
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106787                       # Number of seconds simulated
sim_ticks                                106787069283                       # Number of ticks simulated
final_tick                               633780966561                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135217                       # Simulator instruction rate (inst/s)
host_op_rate                                   170622                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6561326                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887760                       # Number of bytes of host memory used
host_seconds                                 16275.23                       # Real time elapsed on the host
sim_insts                                  2200690171                       # Number of instructions simulated
sim_ops                                    2776917933                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9349248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5029504                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14382208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1876352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1876352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73041                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112361                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14659                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14659                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87550375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47098436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134681175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17570966                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17570966                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17570966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87550375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47098436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152252142                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256084100                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21952752                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17788998                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016049                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8982010                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8288960                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466295                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91171                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185615617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121990366                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21952752                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10755255                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26726841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6175918                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5901035                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11618916                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222359844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.044727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195633003     87.98%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483908      1.12%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960536      0.88%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592891      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          999592      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1557273      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185750      0.53%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742379      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13204512      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222359844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085725                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476368                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183501281                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8075632                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26617080                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90826                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4075019                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3781175                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42092                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149620570                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75272                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4075019                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184010255                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2733701                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3819506                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26165787                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1555570                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149482134                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43053                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        283028                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       541289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       288466                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210295371                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697501706                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697501706                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39599853                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35708                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19165                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4789091                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14548659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7204663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133622                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600601                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148407973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139399935                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146768                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24786588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51613064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222359844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298586                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162229169     72.96%     72.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25791501     11.60%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12501877      5.62%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8343503      3.75%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7717556      3.47%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591448      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676287      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379039      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129464      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222359844                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400219     59.43%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136363     20.25%     79.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136851     20.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117088435     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113311      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13032983      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7148672      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139399935                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544352                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673433                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501979913                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173230717                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135819193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140073368                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352576                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3314722                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          468                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178937                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4075019                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1856306                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       102082                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148443661                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14548659                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7204663                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19154                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85425                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          468                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239548                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136858758                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12582014                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541175                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19729380                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19405672                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7147366                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534429                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135819642                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135819193                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80450843                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222068835                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530369                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362279                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25636446                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017916                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218284825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166709498     76.37%     76.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277592     11.12%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601053      4.86%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6012679      2.75%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360396      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710393      0.78%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326496      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954621      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332097      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218284825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332097                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364398557                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300966770                       # The number of ROB writes
system.switch_cpus0.timesIdled                3026036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33724256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.560841                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.560841                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390497                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390497                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616461430                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189178208                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138155664                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256084100                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22113134                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17942671                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2037183                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8978976                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8371577                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2400186                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96383                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191563031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123324676                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22113134                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10771763                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27152356                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6222620                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6249680                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11839176                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2035025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229124254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.661217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201971898     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1889353      0.82%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3444361      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3180088      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2019921      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1659023      0.72%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          950396      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          968330      0.42%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13040884      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229124254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086351                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481579                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189599430                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8230802                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27087042                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48014                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4158962                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3824090                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151401563                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4158962                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190085739                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1431982                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5672416                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26619580                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1155564                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151273874                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        202823                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       491888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214546480                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704684785                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704684785                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176510093                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38036368                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34760                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17380                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4236450                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14299242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7384868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84733                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1640584                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150262811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141826451                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119532                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22771473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48020943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    229124254                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.618994                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293453                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167955779     73.30%     73.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25899840     11.30%     84.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13927617      6.08%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7060602      3.08%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8404603      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2727524      1.19%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2551324      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       450125      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146840      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229124254                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         428243     59.55%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149158     20.74%     80.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141743     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119263279     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2033500      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17380      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13150676      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7361616      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141826451                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553828                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             719144                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005071                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    513615830                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173069259                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138756185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142545595                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275731                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2792388                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95356                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4158962                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1015997                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       118889                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150297571                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14299242                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7384868                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17380                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1085076                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1137572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2222648                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139781996                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12688860                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2044453                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20050308                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19729338                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7361448                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.545844                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138756226                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138756185                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80094212                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223122203                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.541838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358970                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102798967                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126576080                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23721798                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2063028                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224965292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171659827     76.31%     76.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24542256     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12723568      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4090225      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5619972      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1884874      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1090281      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964243      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2390046      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224965292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102798967                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126576080                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18796366                       # Number of memory references committed
system.switch_cpus1.commit.loads             11506854                       # Number of loads committed
system.switch_cpus1.commit.membars              17380                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18269988                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114035349                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2610700                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2390046                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372873124                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304754759                       # The number of ROB writes
system.switch_cpus1.timesIdled                2972360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26959846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102798967                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126576080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102798967                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.491115                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.491115                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.401427                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.401427                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628715467                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194188816                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139694626                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34760                       # number of misc regfile writes
system.l20.replacements                         80317                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             492                       # Total number of references to valid blocks.
system.l20.sampled_refs                         80445                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.006116                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           15.061757                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.018098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   112.815632                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.104512                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.117670                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000141                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.881372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000817                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          491                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    491                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7264                       # number of Writeback hits
system.l20.Writeback_hits::total                 7264                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          491                       # number of demand (read+write) hits
system.l20.demand_hits::total                     491                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          491                       # number of overall hits
system.l20.overall_hits::total                    491                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        73041                       # number of ReadReq misses
system.l20.ReadReq_misses::total                73054                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        73041                       # number of demand (read+write) misses
system.l20.demand_misses::total                 73054                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        73041                       # number of overall misses
system.l20.overall_misses::total                73054                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2473492                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  15031495206                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    15033968698                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2473492                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  15031495206                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     15033968698                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2473492                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  15031495206                       # number of overall miss cycles
system.l20.overall_miss_latency::total    15033968698                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73532                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73545                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7264                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7264                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73532                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73545                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73532                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73545                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.993323                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.993324                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.993323                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.993324                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.993323                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.993324                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205795.309566                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205792.546582                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205795.309566                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205792.546582                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205795.309566                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205792.546582                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6771                       # number of writebacks
system.l20.writebacks::total                     6771                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        73041                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           73054                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        73041                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            73054                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        73041                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           73054                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10651715099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10653409660                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10651715099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10653409660                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10651715099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10653409660                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.993323                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.993324                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.993323                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.993324                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.993323                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.993324                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145831.999822                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145829.244942                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145831.999822                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145829.244942                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145831.999822                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145829.244942                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         47764                       # number of replacements
system.l21.tagsinuse                              128                       # Cycle average of tags in use
system.l21.total_refs                             618                       # Total number of references to valid blocks.
system.l21.sampled_refs                         47892                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.012904                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           23.652609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.049516                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   104.119936                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.177940                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.184786                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000387                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.813437                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.001390                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          595                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    595                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8477                       # number of Writeback hits
system.l21.Writeback_hits::total                 8477                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          595                       # number of demand (read+write) hits
system.l21.demand_hits::total                     595                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          595                       # number of overall hits
system.l21.overall_hits::total                    595                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        39293                       # number of ReadReq misses
system.l21.ReadReq_misses::total                39307                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        39293                       # number of demand (read+write) misses
system.l21.demand_misses::total                 39307                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        39293                       # number of overall misses
system.l21.overall_misses::total                39307                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2424323                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7985224576                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7987648899                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2424323                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7985224576                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7987648899                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2424323                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7985224576                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7987648899                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39888                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39902                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8477                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8477                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39888                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39902                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39888                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39902                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.985083                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.985088                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.985083                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.985088                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.985083                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.985088                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203222.573385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203211.868090                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203222.573385                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203211.868090                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203222.573385                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203211.868090                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7888                       # number of writebacks
system.l21.writebacks::total                     7888                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        39293                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           39307                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        39293                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            39307                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        39293                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           39307                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5620257739                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5621840097                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5620257739                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5621840097                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5620257739                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5621840097                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.985083                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.985088                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.985083                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.985088                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.985083                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.985088                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143034.579671                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143023.891343                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143034.579671                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143023.891343                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143034.579671                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143023.891343                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996689                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011626524                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060339.152749                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11618900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11618900                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11618900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11618900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11618900                       # number of overall hits
system.cpu0.icache.overall_hits::total       11618900                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100024                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100024                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11618916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11618916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11618916                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11618916                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11618916                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11618916                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482829                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2432.412167                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.054377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.945623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9419333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9419333                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18903                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18903                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411991                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411991                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411991                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411991                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185243                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185243                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185243                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185243                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185243                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185243                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41163748461                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41163748461                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41163748461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41163748461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41163748461                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41163748461                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9604576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9604576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16597234                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16597234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16597234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16597234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019287                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011161                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011161                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011161                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 222214.866208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 222214.866208                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 222214.866208                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 222214.866208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 222214.866208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 222214.866208                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7264                       # number of writebacks
system.cpu0.dcache.writebacks::total             7264                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111711                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111711                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       111711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       111711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       111711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       111711                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15686481164                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15686481164                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15686481164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15686481164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15686481164                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15686481164                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213328.634662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 213328.634662                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 213328.634662                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 213328.634662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 213328.634662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 213328.634662                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997074                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009738010                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180859.632829                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997074                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11839160                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11839160                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11839160                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11839160                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11839160                       # number of overall hits
system.cpu1.icache.overall_hits::total       11839160                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3021435                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3021435                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11839176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11839176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11839176                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11839176                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11839176                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11839176                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39888                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168229504                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40144                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4190.651255                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.263723                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.736277                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9535726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9535726                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7256490                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7256490                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17380                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17380                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16792216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16792216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16792216                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16792216                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120261                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120261                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120261                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120261                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120261                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120261                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26925838174                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26925838174                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26925838174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26925838174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26925838174                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26925838174                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9655987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9655987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7256490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7256490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16912477                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16912477                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16912477                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16912477                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012455                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012455                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 223895.013130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 223895.013130                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 223895.013130                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 223895.013130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 223895.013130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 223895.013130                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8477                       # number of writebacks
system.cpu1.dcache.writebacks::total             8477                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80373                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80373                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39888                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39888                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39888                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8361893169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8361893169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8361893169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8361893169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8361893169                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8361893169                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 209634.305280                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 209634.305280                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 209634.305280                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 209634.305280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 209634.305280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 209634.305280                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
