$version Generated by VerilatedVcd $end
$date Fri Nov 13 11:37:32 2020
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % level $end
  $var wire  1 & mealy_tick $end
  $var wire  1 ' moore_tick $end
  $var wire  1 $ reset $end
  $scope module edge_detector $end
   $var wire  1 # clk $end
   $var wire  2 / edge_moore [1:0] $end
   $var wire  1 % level $end
   $var wire  1 & mealy_tick $end
   $var wire  1 ' moore_tick $end
   $var wire  1 - one_mealy [0:0] $end
   $var wire  2 0 one_moore [1:0] $end
   $var wire  1 $ reset $end
   $var wire  1 ) state_mealy_next $end
   $var wire  1 ( state_mealy_reg $end
   $var wire  2 + state_moore_next [1:0] $end
   $var wire  2 * state_moore_reg [1:0] $end
   $var wire  1 , zero_mealy [0:0] $end
   $var wire  2 . zero_moore [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#18
0#
1$
0%
0&
0'
0(
0)
b00 *
b00 +
0,
1-
b00 .
b01 /
b10 0
#20
1#
#25
0#
#28
#30
1#
#35
0#
#38
1%
1&
1)
b01 +
#40
1#
0&
1'
1(
b01 *
b10 +
#45
0#
#48
0%
0)
b00 +
#50
1#
0'
0(
b00 *
#55
0#
