 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:56:36 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0118    0.0071     0.5071 f                   
  tdi (net)                      6                 0.0000     0.5071 f                   
  U286/Z (CKBD8BWP16P90CPD)              0.0509    0.0476 *   0.5548 f                   0.80
  dbg_datm_si[0] (net)           1                 0.0000     0.5548 f                   
  dbg_datm_si[0] (out)                   0.0513    0.0076 *   0.5624 f                   
  data arrival time                                           0.5624                     

  clock clock (rise edge)                          1.1500     1.1500                     
  clock network delay (ideal)                      0.0000     1.1500                     
  clock uncertainty                               -0.0700     1.0800                     
  output external delay                           -0.5000     0.5800                     
  data required time                                          0.5800                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.5800                     
  data arrival time                                          -0.5624                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0176                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0052    0.0011     0.5011 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5011 f                   
  U281/ZN (AOI22D1BWP16P90CPDULVT)                      0.0075    0.0071 *   0.5082 r                   0.80
  n474 (net)                                    1                 0.0000     0.5082 r                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0062    0.0061 *   0.5143 f                   0.80
  n256 (net)                                    1                 0.0000     0.5143 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0062    0.0001 *   0.5144 f                   0.80
  data arrival time                                                          0.5144                     

  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  clock uncertainty                                              -0.0700     0.5050                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5050 f                   
  library setup time                                             -0.0051     0.4999                     
  data required time                                                         0.4999                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.4999                     
  data arrival time                                                         -0.5144                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0145                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0400   0.0000    0.5750 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0091    0.0495     0.6245 r                   0.80
  n405 (net)                                    1                 0.0000     0.6245 r                   
  U532/Z (CKBD14BWP16P90CPDULVT)                        0.0216    0.0226 *   0.6472 r                   0.80
  tdo (net)                                     1                 0.0000     0.6472 r                   
  tdo (out)                                             0.0225    0.0061 *   0.6533 r                   
  data arrival time                                                          0.6533                     

  clock clock (rise edge)                                         1.1500     1.1500                     
  clock network delay (ideal)                                     0.0000     1.1500                     
  clock uncertainty                                              -0.0700     1.0800                     
  output external delay                                          -0.5000     0.5800                     
  data required time                                                         0.5800                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5800                     
  data arrival time                                                         -0.6533                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0733                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0327   0.0840   0.0840 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0840 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0338    0.0345 *   0.1184 f                   0.80
  n391 (net)                                    8                 0.0000     0.1184 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0197    0.0232 *   0.1416 r                   0.80
  n219 (net)                                    3                 0.0000     0.1416 r                   
  U273/ZN (IND2D1BWP16P90CPD)                           0.0521    0.0418 *   0.1834 f                   0.80
  n217 (net)                                    7                 0.0000     0.1834 f                   
  U271/ZN (OAI211D1BWP16P90CPD)                         0.0247    0.0225 *   0.2059 r                   0.80
  n141 (net)                                    2                 0.0000     0.2059 r                   
  U260/ZN (NR3SKPBD1BWP16P90CPD)                        0.0184    0.0216 *   0.2275 f                   0.80
  n143 (net)                                    1                 0.0000     0.2275 f                   
  U256/ZN (IAO21D1BWP16P90CPD)                          0.0259    0.0234 *   0.2509 r                   0.80
  n146 (net)                                    4                 0.0000     0.2509 r                   
  U255/Z (OA21D1BWP16P90CPD)                            0.0100    0.0287 *   0.2796 r                   0.80
  n456 (net)                                    1                 0.0000     0.2796 r                   
  U275/ZN (AOI21D2BWP16P90CPDULVT)                      0.0082    0.0054 *   0.2849 f                   0.80
  n455 (net)                                    1                 0.0000     0.2849 f                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0085    0.0080 *   0.2930 r                   0.80
  n256 (net)                                    1                 0.0000     0.2930 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0085    0.0001 *   0.2930 r                   0.80
  data arrival time                                                          0.2930                     

  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  clock uncertainty                                              -0.0700     0.5050                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5050 f                   
  library setup time                                              0.0023     0.5073                     
  data required time                                                         0.5073                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5073                     
  data arrival time                                                         -0.2930                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2142                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0084    0.0054     0.5054 f                   
  tdi (net)                      6                 0.0000     0.5054 f                   
  U286/Z (CKBD8BWP16P90CPD)              0.0370    0.0368 *   0.5422 f                   0.88
  dbg_datm_si[0] (net)           1                 0.0000     0.5422 f                   
  dbg_datm_si[0] (out)                   0.0370    0.0027 *   0.5449 f                   
  data arrival time                                           0.5449                     

  clock clock (rise edge)                          1.1500     1.1500                     
  clock network delay (ideal)                      0.0000     1.1500                     
  clock uncertainty                               -0.0100     1.1400                     
  output external delay                           -0.5000     0.6400                     
  data required time                                          0.6400                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6400                     
  data arrival time                                          -0.5449                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0951                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0038    0.0009     0.5009 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5009 f                   
  U281/ZN (AOI22D1BWP16P90CPDULVT)                      0.0058    0.0062 *   0.5071 r                   0.88
  n474 (net)                                    1                 0.0000     0.5071 r                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0043    0.0044 *   0.5115 f                   0.88
  n256 (net)                                    1                 0.0000     0.5115 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0043    0.0000 *   0.5115 f                   0.88
  data arrival time                                                          0.5115                     

  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  clock uncertainty                                              -0.0100     0.5650                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5650 f                   
  library setup time                                             -0.0014     0.5636                     
  data required time                                                         0.5636                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5636                     
  data arrival time                                                         -0.5115                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0521                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0600   0.0000    0.5750 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0067    0.0426     0.6176 r                   0.88
  n405 (net)                                    1                 0.0000     0.6176 r                   
  U532/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0187 *   0.6363 r                   0.88
  tdo (net)                                     1                 0.0000     0.6363 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6381 r                   
  data arrival time                                                          0.6381                     

  clock clock (rise edge)                                         1.1500     1.1500                     
  clock network delay (ideal)                                     0.0000     1.1500                     
  clock uncertainty                                              -0.0100     1.1400                     
  output external delay                                          -0.5000     0.6400                     
  data required time                                                         0.6400                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6400                     
  data arrival time                                                         -0.6381                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0019                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0249   0.0691   0.0691 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0691 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0233    0.0246 *   0.0938 f                   0.88
  n391 (net)                                    8                 0.0000     0.0938 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0142    0.0186 *   0.1124 r                   0.88
  n219 (net)                                    3                 0.0000     0.1124 r                   
  U273/ZN (IND2D1BWP16P90CPD)                           0.0335    0.0283 *   0.1407 f                   0.88
  n217 (net)                                    7                 0.0000     0.1407 f                   
  U271/ZN (OAI211D1BWP16P90CPD)                         0.0177    0.0169 *   0.1576 r                   0.88
  n141 (net)                                    2                 0.0000     0.1576 r                   
  U260/ZN (NR3SKPBD1BWP16P90CPD)                        0.0133    0.0149 *   0.1724 f                   0.88
  n143 (net)                                    1                 0.0000     0.1724 f                   
  U256/ZN (IAO21D1BWP16P90CPD)                          0.0193    0.0184 *   0.1909 r                   0.88
  n146 (net)                                    4                 0.0000     0.1909 r                   
  U255/Z (OA21D1BWP16P90CPD)                            0.0075    0.0209 *   0.2117 r                   0.88
  n456 (net)                                    1                 0.0000     0.2117 r                   
  U275/ZN (AOI21D2BWP16P90CPDULVT)                      0.0060    0.0040 *   0.2157 f                   0.88
  n455 (net)                                    1                 0.0000     0.2157 f                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0070    0.0069 *   0.2226 r                   0.88
  n256 (net)                                    1                 0.0000     0.2226 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0070    0.0000 *   0.2227 r                   0.88
  data arrival time                                                          0.2227                     

  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  clock uncertainty                                              -0.0100     0.5650                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5650 f                   
  library setup time                                              0.0063     0.5713                     
  data required time                                                         0.5713                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5713                     
  data arrival time                                                         -0.2227                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3486                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0164    0.0099     0.5099 f                   
  tdi (net)                      6                 0.0000     0.5099 f                   
  U286/Z (CKBD8BWP16P90CPD)              0.0695    0.0662 *   0.5760 f                   0.72
  dbg_datm_si[0] (net)           1                 0.0000     0.5760 f                   
  dbg_datm_si[0] (out)                   0.0708    0.0141 *   0.5901 f                   
  data arrival time                                           0.5901                     

  clock clock (rise edge)                          1.1500     1.1500                     
  clock network delay (ideal)                      0.0000     1.1500                     
  clock uncertainty                               -0.0100     1.1400                     
  output external delay                           -0.5000     0.6400                     
  data required time                                          0.6400                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6400                     
  data arrival time                                          -0.5901                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0499                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0074    0.0016     0.5016 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5016 f                   
  U281/ZN (AOI22D1BWP16P90CPDULVT)                      0.0094    0.0092 *   0.5107 r                   0.72
  n474 (net)                                    1                 0.0000     0.5107 r                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0078    0.0080 *   0.5187 f                   0.72
  n256 (net)                                    1                 0.0000     0.5187 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0078    0.0001 *   0.5188 f                   0.72
  data arrival time                                                          0.5188                     

  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  clock uncertainty                                              -0.0100     0.5650                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5650 f                   
  library setup time                                             -0.0030     0.5620                     
  data required time                                                         0.5620                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5620                     
  data arrival time                                                         -0.5188                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0432                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0700   0.0000    0.5750 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0115    0.0700     0.6450 r                   0.72
  n405 (net)                                    1                 0.0000     0.6450 r                   
  U532/Z (CKBD14BWP16P90CPDULVT)                        0.0262    0.0283 *   0.6732 r                   0.72
  tdo (net)                                     1                 0.0000     0.6732 r                   
  tdo (out)                                             0.0293    0.0120 *   0.6852 r                   
  data arrival time                                                          0.6852                     

  clock clock (rise edge)                                         1.1500     1.1500                     
  clock network delay (ideal)                                     0.0000     1.1500                     
  clock uncertainty                                              -0.0100     1.1400                     
  output external delay                                          -0.5000     0.6400                     
  data required time                                                         0.6400                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6400                     
  data arrival time                                                         -0.6852                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0452                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0462   0.1348   0.1348 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1348 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0481    0.0516 *   0.1864 f                   0.72
  n391 (net)                                    8                 0.0000     0.1864 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0283    0.0358 *   0.2223 r                   0.72
  n219 (net)                                    3                 0.0000     0.2223 r                   
  U273/ZN (IND2D1BWP16P90CPD)                           0.0767    0.0632 *   0.2855 f                   0.72
  n217 (net)                                    7                 0.0000     0.2855 f                   
  U271/ZN (OAI211D1BWP16P90CPD)                         0.0370    0.0363 *   0.3218 r                   0.72
  n141 (net)                                    2                 0.0000     0.3218 r                   
  U260/ZN (NR3SKPBD1BWP16P90CPD)                        0.0263    0.0348 *   0.3565 f                   0.72
  n143 (net)                                    1                 0.0000     0.3565 f                   
  U256/ZN (IAO21D1BWP16P90CPD)                          0.0381    0.0356 *   0.3921 r                   0.72
  n146 (net)                                    4                 0.0000     0.3921 r                   
  U255/Z (OA21D1BWP16P90CPD)                            0.0145    0.0452 *   0.4373 r                   0.72
  n456 (net)                                    1                 0.0000     0.4373 r                   
  U275/ZN (AOI21D2BWP16P90CPDULVT)                      0.0108    0.0072 *   0.4445 f                   0.72
  n455 (net)                                    1                 0.0000     0.4445 f                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0106    0.0106 *   0.4551 r                   0.72
  n256 (net)                                    1                 0.0000     0.4551 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0106    0.0001 *   0.4552 r                   0.72
  data arrival time                                                          0.4552                     

  clock clock (fall edge)                                         0.5750     0.5750                     
  clock network delay (ideal)                                     0.0000     0.5750                     
  clock uncertainty                                              -0.0100     0.5650                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5650 f                   
  library setup time                                              0.0087     0.5737                     
  data required time                                                         0.5737                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5737                     
  data arrival time                                                         -0.4552                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1185                     


1
