
STMF446_SteppingMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006754  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08006924  08006924  00016924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ce8  08006ce8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006ce8  08006ce8  00016ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006cf0  08006cf0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cf0  08006cf0  00016cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006cf4  08006cf4  00016cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006cf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000800  20000070  08006d68  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000870  08006d68  00020870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105ba  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000245d  00000000  00000000  0003065a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  00032ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd0  00000000  00000000  00033970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003fac  00000000  00000000  00034740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000113bc  00000000  00000000  000386ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5b36  00000000  00000000  00049aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011f5de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f8  00000000  00000000  0011f630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800690c 	.word	0x0800690c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800690c 	.word	0x0800690c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <tmc2209_readWriteArray>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void tmc2209_readWriteArray(uint8_t channel, uint8_t *data, size_t writeLength, size_t readLength)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60b9      	str	r1, [r7, #8]
 80005bc:	607a      	str	r2, [r7, #4]
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	//set your uart read write
	//UART_readWrite(channelToUART(channel), data, writeLength, readLength);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
 80005c4:	480e      	ldr	r0, [pc, #56]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005c6:	f004 f82f 	bl	8004628 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(&huart1, data, writeLength,3000);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005d2:	68b9      	ldr	r1, [r7, #8]
 80005d4:	480a      	ldr	r0, [pc, #40]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005d6:	f003 fc15 	bl	8003e04 <HAL_UART_Transmit>

	if(readLength > 0){
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d00a      	beq.n	80005f6 <tmc2209_readWriteArray+0x42>
		HAL_HalfDuplex_EnableReceiver(&huart1);
 80005e0:	4807      	ldr	r0, [pc, #28]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005e2:	f004 f855 	bl	8004690 <HAL_HalfDuplex_EnableReceiver>
		HAL_UART_Receive(&huart1, data, readLength, 3000);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005ee:	68b9      	ldr	r1, [r7, #8]
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005f2:	f003 fc99 	bl	8003f28 <HAL_UART_Receive>
	}
}
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	200000d4 	.word	0x200000d4

08000604 <tmc2209_CRC8>:

uint8_t tmc2209_CRC8(uint8_t *data, size_t length)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
	return TMC2209_CRC(data, length);
 800060e:	2201      	movs	r2, #1
 8000610:	6839      	ldr	r1, [r7, #0]
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f004 fde2 	bl	80051dc <tmc_CRC8>
 8000618:	4603      	mov	r3, r0
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <reset>:

static uint8_t reset()
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	//StepDir_init(STEPDIR_PRECISION);
	//StepDir_setPins(0, Pins.STEP, Pins.DIR, Pins.DIAG);

	return tmc2209_reset(&TMC2209);
 8000628:	4802      	ldr	r0, [pc, #8]	; (8000634 <reset+0x10>)
 800062a:	f005 f80f 	bl	800564c <tmc2209_reset>
 800062e:	4603      	mov	r3, r0
}
 8000630:	4618      	mov	r0, r3
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2000015c 	.word	0x2000015c

08000638 <restore>:

static uint8_t restore()
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	return tmc2209_restore(&TMC2209);
 800063c:	4802      	ldr	r0, [pc, #8]	; (8000648 <restore+0x10>)
 800063e:	f005 f83f 	bl	80056c0 <tmc2209_restore>
 8000642:	4603      	mov	r3, r0
}
 8000644:	4618      	mov	r0, r3
 8000646:	bd80      	pop	{r7, pc}
 8000648:	2000015c 	.word	0x2000015c

0800064c <TMC2209_INIT>:


void TMC2209_INIT()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af02      	add	r7, sp, #8
	tmc_fillCRC8Table(0x07, true, 1);
 8000652:	2201      	movs	r2, #1
 8000654:	2101      	movs	r1, #1
 8000656:	2007      	movs	r0, #7
 8000658:	f004 fd08 	bl	800506c <tmc_fillCRC8Table>

	TMC2209_config.reset = reset;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <TMC2209_INIT+0x38>)
 800065e:	4a0a      	ldr	r2, [pc, #40]	; (8000688 <TMC2209_INIT+0x3c>)
 8000660:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	TMC2209_config.restore = restore;
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <TMC2209_INIT+0x38>)
 8000666:	4a09      	ldr	r2, [pc, #36]	; (800068c <TMC2209_INIT+0x40>)
 8000668:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	tmc2209_init(&TMC2209, 0, 0, &TMC2209_config, &tmc2209_defaultRegisterResetState[0]);
 800066c:	4b08      	ldr	r3, [pc, #32]	; (8000690 <TMC2209_INIT+0x44>)
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	4b04      	ldr	r3, [pc, #16]	; (8000684 <TMC2209_INIT+0x38>)
 8000672:	2200      	movs	r2, #0
 8000674:	2100      	movs	r1, #0
 8000676:	4807      	ldr	r0, [pc, #28]	; (8000694 <TMC2209_INIT+0x48>)
 8000678:	f004 ff04 	bl	8005484 <tmc2209_init>


	//restore();
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200003e4 	.word	0x200003e4
 8000688:	08000625 	.word	0x08000625
 800068c:	08000639 	.word	0x08000639
 8000690:	080069b8 	.word	0x080069b8
 8000694:	2000015c 	.word	0x2000015c

08000698 <HAL_GPIO_EXTI_Callback>:
	return &TMC2209;
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	80fb      	strh	r3, [r7, #6]
	//stepper 0 end stop senssor
		if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 80006a2:	2140      	movs	r1, #64	; 0x40
 80006a4:	4808      	ldr	r0, [pc, #32]	; (80006c8 <HAL_GPIO_EXTI_Callback+0x30>)
 80006a6:	f001 fd27 	bl	80020f8 <HAL_GPIO_ReadPin>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d103      	bne.n	80006b8 <HAL_GPIO_EXTI_Callback+0x20>
			end_stop_state = 0;
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <HAL_GPIO_EXTI_Callback+0x34>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
//		}
//		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)){
//			current_stall = 1;
//		}
//	}
}
 80006b6:	e002      	b.n	80006be <HAL_GPIO_EXTI_Callback+0x26>
					end_stop_state = 1;
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <HAL_GPIO_EXTI_Callback+0x34>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	701a      	strb	r2, [r3, #0]
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40020400 	.word	0x40020400
 80006cc:	20000648 	.word	0x20000648

080006d0 <Step0>:
void Step0(){                                       //step pin
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	//pull+

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006da:	4805      	ldr	r0, [pc, #20]	; (80006f0 <Step0+0x20>)
 80006dc:	f001 fd24 	bl	8002128 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e6:	4802      	ldr	r0, [pc, #8]	; (80006f0 <Step0+0x20>)
 80006e8:	f001 fd1e 	bl	8002128 <HAL_GPIO_WritePin>
	/*
	 * pull-
	 * HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
	 * HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
	 */
}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40020400 	.word	0x40020400

080006f4 <Dir0>:

void Dir0(int dir){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, dir); //Dir0関数にdirピンを指定して格納
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	461a      	mov	r2, r3
 8000702:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000706:	4803      	ldr	r0, [pc, #12]	; (8000714 <Dir0+0x20>)
 8000708:	f001 fd0e 	bl	8002128 <HAL_GPIO_WritePin>
}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40020400 	.word	0x40020400

08000718 <resetStepper>:
	si->stepPosition = 0;
	si->movementDone = 0;
}


void resetStepper(volatile stepperInfo* si){    //resetStepper関数に引数をstepperInfo構造隊にポイント型変数siとして与える
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
	si->c0 = si->acceleration;      //変数*siがメンバc0にアクセス.した値に変数*siがメンバaccelerationにアクセス.した値を代入する
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	edd3 7a00 	vldr	s15, [r3]
 8000726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800072a:	ee17 2a90 	vmov	r2, s15
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	615a      	str	r2, [r3, #20]
	si->d = si->c0;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	ee07 3a90 	vmov	s15, r3
 800073a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	si->di = si->d;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800074a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800074e:	ee17 2a90 	vmov	r2, s15
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	649a      	str	r2, [r3, #72]	; 0x48
	si->stepCount = 0;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	2200      	movs	r2, #0
 800075a:	64da      	str	r2, [r3, #76]	; 0x4c
	si->n = 0;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2200      	movs	r2, #0
 8000760:	641a      	str	r2, [r3, #64]	; 0x40
	si->rampUpStepCount = 0;
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	; 0x3c
	si->movementDone = 0;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2200      	movs	r2, #0
 800076c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8000770:	bf00      	nop
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <prepareMovement>:

volatile uint8_t remainingSteppersFlag = 0; //remainingSteppersFlagをuint8_t型で定義し、初期化

void prepareMovement(int steps){
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	if(steps == 0){
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d039      	beq.n	80007fe <prepareMovement+0x82>
		return;
	}
	volatile stepperInfo* si = &steppers[0];
 800078a:	4b1f      	ldr	r3, [pc, #124]	; (8000808 <prepareMovement+0x8c>)
 800078c:	60fb      	str	r3, [r7, #12]
	if(si->dir_inv){
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	6a1b      	ldr	r3, [r3, #32]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d011      	beq.n	80007ba <prepareMovement+0x3e>
		si->dirFunc( steps < 0 ? 0 : 1);
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	43d2      	mvns	r2, r2
 800079e:	0fd2      	lsrs	r2, r2, #31
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	4610      	mov	r0, r2
 80007a4:	4798      	blx	r3
		si->dir = steps > 0 ? -1:1;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	dd02      	ble.n	80007b2 <prepareMovement+0x36>
 80007ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007b0:	e000      	b.n	80007b4 <prepareMovement+0x38>
 80007b2:	2201      	movs	r2, #1
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	61da      	str	r2, [r3, #28]
 80007b8:	e00e      	b.n	80007d8 <prepareMovement+0x5c>
	}else{
		si->dirFunc( steps < 0 ? 1 : 0);
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	0fd2      	lsrs	r2, r2, #31
 80007c2:	4610      	mov	r0, r2
 80007c4:	4798      	blx	r3
		si->dir = steps > 0 ? 1:-1;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	dd01      	ble.n	80007d0 <prepareMovement+0x54>
 80007cc:	2201      	movs	r2, #1
 80007ce:	e001      	b.n	80007d4 <prepareMovement+0x58>
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	61da      	str	r2, [r3, #28]
	}
		si->totalSteps = abs(steps);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	bfb8      	it	lt
 80007de:	425b      	neglt	r3, r3
 80007e0:	461a      	mov	r2, r3
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	635a      	str	r2, [r3, #52]	; 0x34
		resetStepper(si);
 80007e6:	68f8      	ldr	r0, [r7, #12]
 80007e8:	f7ff ff96 	bl	8000718 <resetStepper>
		remainingSteppersFlag |= (1 << 0);
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <prepareMovement+0x90>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	f043 0301 	orr.w	r3, r3, #1
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	4b04      	ldr	r3, [pc, #16]	; (800080c <prepareMovement+0x90>)
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	e000      	b.n	8000800 <prepareMovement+0x84>
		return;
 80007fe:	bf00      	nop

}
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200005f8 	.word	0x200005f8
 800080c:	2000064c 	.word	0x2000064c

08000810 <prepareAbsoluteMovement>:

void prepareAbsoluteMovement(int absolute_steps){   //prepareAbsoluteMovementで与えられたステップ数だけモータを回す(main文から）
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	printf("absolute_steps:%d\r\n",absolute_steps);
 8000818:	6879      	ldr	r1, [r7, #4]
 800081a:	4820      	ldr	r0, [pc, #128]	; (800089c <prepareAbsoluteMovement+0x8c>)
 800081c:	f004 ff9c 	bl	8005758 <iprintf>
	volatile stepperInfo* si = &steppers[0];	//steppers[0]のアドレスをstepperInfo* si に代入
 8000820:	4b1f      	ldr	r3, [pc, #124]	; (80008a0 <prepareAbsoluteMovement+0x90>)
 8000822:	60fb      	str	r3, [r7, #12]
	int steps = absolute_steps - si->stepPosition;	//目標値からstepPositionを引いた値（stepposition=毎ステップカウントされるdirの値)
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	60bb      	str	r3, [r7, #8]
	printf("steps:%d\r\n",steps);
 800082e:	68b9      	ldr	r1, [r7, #8]
 8000830:	481c      	ldr	r0, [pc, #112]	; (80008a4 <prepareAbsoluteMovement+0x94>)
 8000832:	f004 ff91 	bl	8005758 <iprintf>
	if(steps == 0){
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d02b      	beq.n	8000894 <prepareAbsoluteMovement+0x84>
					return;
				}
	si->dirFunc( steps < 0 ? 1 : 0);
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	689b      	ldr	r3, [r3, #8]
 8000840:	68ba      	ldr	r2, [r7, #8]
 8000842:	0fd2      	lsrs	r2, r2, #31
 8000844:	4610      	mov	r0, r2
 8000846:	4798      	blx	r3
	si->dir = steps > 0 ? 1:-1;
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	2b00      	cmp	r3, #0
 800084c:	dd01      	ble.n	8000852 <prepareAbsoluteMovement+0x42>
 800084e:	2201      	movs	r2, #1
 8000850:	e001      	b.n	8000856 <prepareAbsoluteMovement+0x46>
 8000852:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	61da      	str	r2, [r3, #28]
	//printf("prepareAbsoluteMovement\r\n");
	si->totalSteps = abs(steps);	//stepsの値をアブソリュートでtotalstepsに格納
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	2b00      	cmp	r3, #0
 800085e:	bfb8      	it	lt
 8000860:	425b      	neglt	r3, r3
 8000862:	461a      	mov	r2, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	635a      	str	r2, [r3, #52]	; 0x34
	printf("steps:%d\r\n",si->totalSteps);
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800086c:	4619      	mov	r1, r3
 800086e:	480d      	ldr	r0, [pc, #52]	; (80008a4 <prepareAbsoluteMovement+0x94>)
 8000870:	f004 ff72 	bl	8005758 <iprintf>

	resetStepper(si);
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff ff4f 	bl	8000718 <resetStepper>
	printf("steps:%d\r\n",steps);
 800087a:	68b9      	ldr	r1, [r7, #8]
 800087c:	4809      	ldr	r0, [pc, #36]	; (80008a4 <prepareAbsoluteMovement+0x94>)
 800087e:	f004 ff6b 	bl	8005758 <iprintf>
	remainingSteppersFlag |= (1 << 0);
 8000882:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <prepareAbsoluteMovement+0x98>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <prepareAbsoluteMovement+0x98>)
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	e000      	b.n	8000896 <prepareAbsoluteMovement+0x86>
					return;
 8000894:	bf00      	nop
}
 8000896:	3710      	adds	r7, #16
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	08006924 	.word	0x08006924
 80008a0:	200005f8 	.word	0x200005f8
 80008a4:	08006938 	.word	0x08006938
 80008a8:	2000064c 	.word	0x2000064c

080008ac <setNextInterruptInterval>:
volatile uint8_t nextStepperFlag = 0;

void setNextInterruptInterval(){
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0

	unsigned int mind = 999999;
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <setNextInterruptInterval+0x7c>)
 80008b4:	607b      	str	r3, [r7, #4]

		if( ((1 << 0)& remainingSteppersFlag) && steppers[0].di < mind ){
 80008b6:	4b1d      	ldr	r3, [pc, #116]	; (800092c <setNextInterruptInterval+0x80>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d007      	beq.n	80008d6 <setNextInterruptInterval+0x2a>
 80008c6:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <setNextInterruptInterval+0x84>)
 80008c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d902      	bls.n	80008d6 <setNextInterruptInterval+0x2a>
			mind = steppers[0].di;
 80008d0:	4b17      	ldr	r3, [pc, #92]	; (8000930 <setNextInterruptInterval+0x84>)
 80008d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008d4:	607b      	str	r3, [r7, #4]
		}
		nextStepperFlag = 0;
 80008d6:	4b17      	ldr	r3, [pc, #92]	; (8000934 <setNextInterruptInterval+0x88>)
 80008d8:	2200      	movs	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]

			if( (1 << 0) && steppers[0].di == mind ){
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <setNextInterruptInterval+0x84>)
 80008de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d107      	bne.n	80008f6 <setNextInterruptInterval+0x4a>
				nextStepperFlag |= (1 << 0);
 80008e6:	4b13      	ldr	r3, [pc, #76]	; (8000934 <setNextInterruptInterval+0x88>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <setNextInterruptInterval+0x88>)
 80008f4:	701a      	strb	r2, [r3, #0]
			}

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, mind);		//mindにコンペアを設定
 80008f6:	4b10      	ldr	r3, [pc, #64]	; (8000938 <setNextInterruptInterval+0x8c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	635a      	str	r2, [r3, #52]	; 0x34
			//printf("mind:%d \r\n",mind);

	if (remainingSteppersFlag == 0){
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <setNextInterruptInterval+0x80>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2b00      	cmp	r3, #0
 8000906:	d104      	bne.n	8000912 <setNextInterruptInterval+0x66>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 65500);    //65500→コンペアマッチさせない
 8000908:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <setNextInterruptInterval+0x8c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8000910:	635a      	str	r2, [r3, #52]	; 0x34
	}

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, mind);
 8000912:	4b09      	ldr	r3, [pc, #36]	; (8000938 <setNextInterruptInterval+0x8c>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	635a      	str	r2, [r3, #52]	; 0x34
	return;
 800091a:	bf00      	nop

}
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	000f423f 	.word	0x000f423f
 800092c:	2000064c 	.word	0x2000064c
 8000930:	200005f8 	.word	0x200005f8
 8000934:	2000064d 	.word	0x2000064d
 8000938:	2000008c 	.word	0x2000008c

0800093c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){      //指定したコンペアを超えた時発火
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	//HAL_TIM_OC_Stop_IT(&htim3, TIM_CHANNEL_1);
	if(htim == &htim3){
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a6e      	ldr	r2, [pc, #440]	; (8000b00 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000948:	4293      	cmp	r3, r2
 800094a:	f040 80d5 	bne.w	8000af8 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>
	unsigned int tmpCtr = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_1);	//指定されたタイマーチャンネルのコンペアを所得
 800094e:	4b6c      	ldr	r3, [pc, #432]	; (8000b00 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000954:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 65500);			//コンペアを65500にセット
 8000956:	4b6a      	ldr	r3, [pc, #424]	; (8000b00 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 800095e:	635a      	str	r2, [r3, #52]	; 0x34

	if( homing_flag & (1 << 0)){
 8000960:	4b68      	ldr	r3, [pc, #416]	; (8000b04 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	f003 0301 	and.w	r3, r3, #1
 8000968:	2b00      	cmp	r3, #0
 800096a:	d00d      	beq.n	8000988 <HAL_TIM_OC_DelayElapsedCallback+0x4c>
				if(end_stop_state & (1 << 0)){
 800096c:	4b66      	ldr	r3, [pc, #408]	; (8000b08 <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	2b00      	cmp	r3, #0
 8000976:	d007      	beq.n	8000988 <HAL_TIM_OC_DelayElapsedCallback+0x4c>
					remainingSteppersFlag &= ~(1 << 0);
 8000978:	4b64      	ldr	r3, [pc, #400]	; (8000b0c <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	f023 0301 	bic.w	r3, r3, #1
 8000982:	b2da      	uxtb	r2, r3
 8000984:	4b61      	ldr	r3, [pc, #388]	; (8000b0c <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 8000986:	701a      	strb	r2, [r3, #0]
				}
			}
	if ( ! (nextStepperFlag & (1 << 0)) ){				//nextStepperFlagが真でない(0なら)
 8000988:	4b61      	ldr	r3, [pc, #388]	; (8000b10 <HAL_TIM_OC_DelayElapsedCallback+0x1d4>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	2b00      	cmp	r3, #0
 8000994:	d105      	bne.n	80009a2 <HAL_TIM_OC_DelayElapsedCallback+0x66>
			steppers[0].di -= tmpCtr;           //tmpCtrの値からsteppers[i].di引いた値を新しくsteppers[i].diに代入
 8000996:	4b5f      	ldr	r3, [pc, #380]	; (8000b14 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 8000998:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	4a5d      	ldr	r2, [pc, #372]	; (8000b14 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80009a0:	6493      	str	r3, [r2, #72]	; 0x48
		}
		//printf("steppers:%ld \r\n",steppers[0].di);

		volatile stepperInfo* s = &steppers[0];
 80009a2:	4b5c      	ldr	r3, [pc, #368]	; (8000b14 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80009a4:	60bb      	str	r3, [r7, #8]

		if( (s->stepCount) < (s->totalSteps)&& !(current_stall)  ){		//1周ごとにカウントしたstepCountがabs(steps)より小さかったら==動作が終了するまで
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ae:	429a      	cmp	r2, r3
 80009b0:	d224      	bcs.n	80009fc <HAL_TIM_OC_DelayElapsedCallback+0xc0>
 80009b2:	4b59      	ldr	r3, [pc, #356]	; (8000b18 <HAL_TIM_OC_DelayElapsedCallback+0x1dc>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d120      	bne.n	80009fc <HAL_TIM_OC_DelayElapsedCallback+0xc0>
			s->stepFunc();
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	68db      	ldr	r3, [r3, #12]
 80009be:	4798      	blx	r3
			s->stepCount++;							//カウントし続ける
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c4:	1c5a      	adds	r2, r3, #1
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	64da      	str	r2, [r3, #76]	; 0x4c
			s->stepPosition += s->dir;		//dir(+もしくはー(dirの向き）を加算してstepPositionに格納
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	69da      	ldr	r2, [r3, #28]
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	699b      	ldr	r3, [r3, #24]
 80009d2:	441a      	add	r2, r3
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	619a      	str	r2, [r3, #24]
			if ( (s->stepCount) >= (s->totalSteps) ){	//stepCountがtotalStepsを超えたとき
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d30b      	bcc.n	80009fc <HAL_TIM_OC_DelayElapsedCallback+0xc0>
				s->movementDone = 1;	//movementDoneを1にする
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	2201      	movs	r2, #1
 80009e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
				remainingSteppersFlag &= ~(1 << 0);
 80009ec:	4b47      	ldr	r3, [pc, #284]	; (8000b0c <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	f023 0301 	bic.w	r3, r3, #1
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	4b44      	ldr	r3, [pc, #272]	; (8000b0c <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 80009fa:	701a      	strb	r2, [r3, #0]
			}
		}

		if (s->rampUpStepCount == 0){
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d142      	bne.n	8000a8a <HAL_TIM_OC_DelayElapsedCallback+0x14e>
			s->n++;									//sにnを代入して、nをプラス1する
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a08:	1c5a      	adds	r2, r3, #1
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	641a      	str	r2, [r3, #64]	; 0x40
			s->d = s->d - (2*s->d) / (4*s->n +1);	//加減速遅延時間
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8000a1a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	3301      	adds	r3, #1
 8000a26:	ee07 3a90 	vmov	s15, r3
 8000a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a2e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000a32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			if (s->d <= s->minStepInterval ){		//加減速遅延時間がminStepIntervalより短いなら（定数で指定）
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	ee07 3a90 	vmov	s15, r3
 8000a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a56:	d80c      	bhi.n	8000a72 <HAL_TIM_OC_DelayElapsedCallback+0x136>
				s->d = s->minStepInterval;			//minStepIntervalを加減速遅延時間にする
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	ee07 3a90 	vmov	s15, r3
 8000a60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
				s->rampUpStepCount = s->stepCount;	//rampUpStepCountはstepCountとする
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	63da      	str	r2, [r3, #60]	; 0x3c
			}
			if (s->stepCount >= (s->totalSteps / 2) ){  //目標値から現在のステップを引いた値の1/2よりstepCountが大きくなったとき
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a7a:	085b      	lsrs	r3, r3, #1
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d32c      	bcc.n	8000ada <HAL_TIM_OC_DelayElapsedCallback+0x19e>
				s->rampUpStepCount = s->stepCount;		//rampUpStepCountはstepCountとする
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a88:	e027      	b.n	8000ada <HAL_TIM_OC_DelayElapsedCallback+0x19e>
			}
		} else if ( s->stepCount >= s->totalSteps - s->rampUpStepCount) {	//目標値から現在のステップを引いた値からrampUpStepCountを引いた値がstepCountより小さいなら
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a92:	68bb      	ldr	r3, [r7, #8]
 8000a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a96:	1acb      	subs	r3, r1, r3
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d31e      	bcc.n	8000ada <HAL_TIM_OC_DelayElapsedCallback+0x19e>
			s->d = (s->d * (4 * s->n + 1)) / (4 * s->n + 1 -2);				//減速の時のステップ
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	ee07 3a90 	vmov	s15, r3
 8000aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ab2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	3b01      	subs	r3, #1
 8000abe:	ee07 3a90 	vmov	s15, r3
 8000ac2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			s->n--;		//sにnを代入し、nから1を引く
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad4:	1e5a      	subs	r2, r3, #1
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	641a      	str	r2, [r3, #64]	; 0x40
		}
		s->di = s->d;	//計算結果sをstepperInfoのメンバdに代入したものをメンバdiに代入
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8000ae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ae4:	ee17 2a90 	vmov	r2, s15
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	649a      	str	r2, [r3, #72]	; 0x48
		//printf("stepPosition:%ld \r\n",s->stepPosition);
		setNextInterruptInterval();
 8000aec:	f7ff fede 	bl	80008ac <setNextInterruptInterval>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000af0:	4b03      	ldr	r3, [pc, #12]	; (8000b00 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2200      	movs	r2, #0
 8000af6:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8000af8:	bf00      	nop
 8000afa:	3710      	adds	r7, #16
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	2000008c 	.word	0x2000008c
 8000b04:	20000649 	.word	0x20000649
 8000b08:	20000648 	.word	0x20000648
 8000b0c:	2000064c 	.word	0x2000064c
 8000b10:	2000064d 	.word	0x2000064d
 8000b14:	200005f8 	.word	0x200005f8
 8000b18:	2000064a 	.word	0x2000064a

08000b1c <runAndWait>:
	prepareMovement(steppers[0].stall_off);	//stall_off
	current_stall=0;
	return;
}

void runAndWait(){
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	setNextInterruptInterval();
 8000b20:	f7ff fec4 	bl	80008ac <setNextInterruptInterval>
//	while(remainingSteppersFlag && !(current_stall));
	while(remainingSteppersFlag);
 8000b24:	bf00      	nop
 8000b26:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <runAndWait+0x20>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1fa      	bne.n	8000b26 <runAndWait+0xa>

//	if(current_stall==1){
//		stallguard_back();
//	}
	HAL_Delay(100);
 8000b30:	2064      	movs	r0, #100	; 0x64
 8000b32:	f000 ff85 	bl	8001a40 <HAL_Delay>

	//printf("posi%d\r\n",re->totalSteps);
}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	2000064c 	.word	0x2000064c

08000b40 <AbsoluteReset>:
void AbsoluteReset(){
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
	volatile stepperInfo* re = &steppers[0];
 8000b46:	4b0f      	ldr	r3, [pc, #60]	; (8000b84 <AbsoluteReset+0x44>)
 8000b48:	607b      	str	r3, [r7, #4]

	re->n = 0;  //変数*siがメンバnにアクセス.した値に0を代入する
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	641a      	str	r2, [r3, #64]	; 0x40
	re->d = 0;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	f04f 0200 	mov.w	r2, #0
 8000b56:	645a      	str	r2, [r3, #68]	; 0x44
	re->di = 0;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	649a      	str	r2, [r3, #72]	; 0x48
	re->stepCount = 0;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	64da      	str	r2, [r3, #76]	; 0x4c
	re->rampUpStepCount = 0;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2200      	movs	r2, #0
 8000b68:	63da      	str	r2, [r3, #60]	; 0x3c
	re->totalSteps = 0;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	635a      	str	r2, [r3, #52]	; 0x34
	re->stepPosition = 0;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2200      	movs	r2, #0
 8000b74:	619a      	str	r2, [r3, #24]
	printf("RestOK\r\n");
 8000b76:	4804      	ldr	r0, [pc, #16]	; (8000b88 <AbsoluteReset+0x48>)
 8000b78:	f004 fe74 	bl	8005864 <puts>
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	200005f8 	.word	0x200005f8
 8000b88:	08006944 	.word	0x08006944

08000b8c <stepperHoming>:


void stepperHoming(){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	homing_flag |= (1 << 0);
 8000b90:	4b2e      	ldr	r3, [pc, #184]	; (8000c4c <stepperHoming+0xc0>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	4b2c      	ldr	r3, [pc, #176]	; (8000c4c <stepperHoming+0xc0>)
 8000b9c:	701a      	strb	r2, [r3, #0]
	//seeking
	steppers[0].minStepInterval = steppers[0].seeking_vel;	//ホームピンに反応するまでモータ回す
 8000b9e:	4b2c      	ldr	r3, [pc, #176]	; (8000c50 <stepperHoming+0xc4>)
 8000ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	4b2a      	ldr	r3, [pc, #168]	; (8000c50 <stepperHoming+0xc4>)
 8000ba6:	605a      	str	r2, [r3, #4]
	prepareMovement( -100000000);
 8000ba8:	482a      	ldr	r0, [pc, #168]	; (8000c54 <stepperHoming+0xc8>)
 8000baa:	f7ff fde7 	bl	800077c <prepareMovement>
	runAndWait();
 8000bae:	f7ff ffb5 	bl	8000b1c <runAndWait>
	HAL_Delay(500);
 8000bb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bb6:	f000 ff43 	bl	8001a40 <HAL_Delay>
	//pull-off

	homing_flag &= ~(1 << 0);								//homing_flagが反応したらpull_offだけモータ回す
 8000bba:	4b24      	ldr	r3, [pc, #144]	; (8000c4c <stepperHoming+0xc0>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	f023 0301 	bic.w	r3, r3, #1
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b21      	ldr	r3, [pc, #132]	; (8000c4c <stepperHoming+0xc0>)
 8000bc6:	701a      	strb	r2, [r3, #0]
	prepareMovement(steppers[0].pull_off);
 8000bc8:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <stepperHoming+0xc4>)
 8000bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fdd5 	bl	800077c <prepareMovement>
	runAndWait();
 8000bd2:	f7ff ffa3 	bl	8000b1c <runAndWait>
	HAL_Delay(500);
 8000bd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bda:	f000 ff31 	bl	8001a40 <HAL_Delay>
	//homing

	homing_flag |= (1 << 0);								//ホームピンに反応するまでモータ回す
 8000bde:	4b1b      	ldr	r3, [pc, #108]	; (8000c4c <stepperHoming+0xc0>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	f043 0301 	orr.w	r3, r3, #1
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <stepperHoming+0xc0>)
 8000bea:	701a      	strb	r2, [r3, #0]
	steppers[0].minStepInterval = steppers[0].homing_vel;
 8000bec:	4b18      	ldr	r3, [pc, #96]	; (8000c50 <stepperHoming+0xc4>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <stepperHoming+0xc4>)
 8000bf4:	605a      	str	r2, [r3, #4]
	prepareMovement( -100000000);
 8000bf6:	4817      	ldr	r0, [pc, #92]	; (8000c54 <stepperHoming+0xc8>)
 8000bf8:	f7ff fdc0 	bl	800077c <prepareMovement>
	runAndWait();
 8000bfc:	f7ff ff8e 	bl	8000b1c <runAndWait>
	HAL_Delay(500);
 8000c00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c04:	f000 ff1c 	bl	8001a40 <HAL_Delay>
	//pull-off
	homing_flag &= ~(1 << 0);
 8000c08:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <stepperHoming+0xc0>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	f023 0301 	bic.w	r3, r3, #1
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <stepperHoming+0xc0>)
 8000c14:	701a      	strb	r2, [r3, #0]
	prepareMovement(steppers[0].pull_off);
 8000c16:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <stepperHoming+0xc4>)
 8000c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fdae 	bl	800077c <prepareMovement>
	runAndWait();
 8000c20:	f7ff ff7c 	bl	8000b1c <runAndWait>
	HAL_Delay(500);
 8000c24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c28:	f000 ff0a 	bl	8001a40 <HAL_Delay>

	steppers[0].stepPosition = 0;
 8000c2c:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <stepperHoming+0xc4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	619a      	str	r2, [r3, #24]
	steppers[0].homing = 1;
 8000c32:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <stepperHoming+0xc4>)
 8000c34:	2201      	movs	r2, #1
 8000c36:	741a      	strb	r2, [r3, #16]
	steppers[0].minStepInterval = 500;
 8000c38:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <stepperHoming+0xc4>)
 8000c3a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000c3e:	605a      	str	r2, [r3, #4]
	printf("homing:\r\n");
 8000c40:	4805      	ldr	r0, [pc, #20]	; (8000c58 <stepperHoming+0xcc>)
 8000c42:	f004 fe0f 	bl	8005864 <puts>

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000649 	.word	0x20000649
 8000c50:	200005f8 	.word	0x200005f8
 8000c54:	fa0a1f00 	.word	0xfa0a1f00
 8000c58:	0800694c 	.word	0x0800694c

08000c5c <TMCsetup>:
void TMCsetup(){	//TMCレジスタ設定
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
	int32_t value = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	607b      	str	r3, [r7, #4]
//
//	value=0;
//	value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_PDN_DISABLE_MASK,TMC2209_PDN_DISABLE_SHIFT);
	value = 1;
 8000c66:	2301      	movs	r3, #1
 8000c68:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_PDN_DISABLE_MASK, TMC2209_PDN_DISABLE_SHIFT, value);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	48c7      	ldr	r0, [pc, #796]	; (8000f8c <TMCsetup+0x330>)
 8000c6e:	f004 fba6 	bl	80053be <tmc2209_readInt>
 8000c72:	4603      	mov	r3, r0
 8000c74:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	019b      	lsls	r3, r3, #6
 8000c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c80:	4313      	orrs	r3, r2
 8000c82:	461a      	mov	r2, r3
 8000c84:	2100      	movs	r1, #0
 8000c86:	48c1      	ldr	r0, [pc, #772]	; (8000f8c <TMCsetup+0x330>)
 8000c88:	f004 fb49 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000c8c:	f000 fecc 	bl	8001a28 <HAL_GetTick>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4619      	mov	r1, r3
 8000c94:	48bd      	ldr	r0, [pc, #756]	; (8000f8c <TMCsetup+0x330>)
 8000c96:	f004 fcc8 	bl	800562a <tmc2209_periodicJob>

	value = 25;
 8000c9a:	2319      	movs	r3, #25
 8000c9c:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT, value);	//実行電流
 8000c9e:	2110      	movs	r1, #16
 8000ca0:	48ba      	ldr	r0, [pc, #744]	; (8000f8c <TMCsetup+0x330>)
 8000ca2:	f004 fb8c 	bl	80053be <tmc2209_readInt>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	2110      	movs	r1, #16
 8000cba:	48b4      	ldr	r0, [pc, #720]	; (8000f8c <TMCsetup+0x330>)
 8000cbc:	f004 fb2f 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000cc0:	f000 feb2 	bl	8001a28 <HAL_GetTick>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	48b0      	ldr	r0, [pc, #704]	; (8000f8c <TMCsetup+0x330>)
 8000cca:	f004 fcae 	bl	800562a <tmc2209_periodicJob>

	value= 25;																						//モーター待機時の電流の設定
 8000cce:	2319      	movs	r3, #25
 8000cd0:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209,TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT, value);
 8000cd2:	2110      	movs	r1, #16
 8000cd4:	48ad      	ldr	r0, [pc, #692]	; (8000f8c <TMCsetup+0x330>)
 8000cd6:	f004 fb72 	bl	80053be <tmc2209_readInt>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	f023 021f 	bic.w	r2, r3, #31
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f003 031f 	and.w	r3, r3, #31
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	461a      	mov	r2, r3
 8000cea:	2110      	movs	r1, #16
 8000cec:	48a7      	ldr	r0, [pc, #668]	; (8000f8c <TMCsetup+0x330>)
 8000cee:	f004 fb16 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000cf2:	f000 fe99 	bl	8001a28 <HAL_GetTick>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	48a4      	ldr	r0, [pc, #656]	; (8000f8c <TMCsetup+0x330>)
 8000cfc:	f004 fc95 	bl	800562a <tmc2209_periodicJob>

	value=100;											//SG_RESULTと比較して、
 8000d00:	2364      	movs	r3, #100	; 0x64
 8000d02:	607b      	str	r3, [r7, #4]
	tmc2209_writeInt(&TMC2209, TMC2209_SGTHRS, value);
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	2140      	movs	r1, #64	; 0x40
 8000d08:	48a0      	ldr	r0, [pc, #640]	; (8000f8c <TMCsetup+0x330>)
 8000d0a:	f004 fb08 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000d0e:	f000 fe8b 	bl	8001a28 <HAL_GetTick>
 8000d12:	4603      	mov	r3, r0
 8000d14:	4619      	mov	r1, r3
 8000d16:	489d      	ldr	r0, [pc, #628]	; (8000f8c <TMCsetup+0x330>)
 8000d18:	f004 fc87 	bl	800562a <tmc2209_periodicJob>

	value=400;
 8000d1c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000d20:	607b      	str	r3, [r7, #4]
	tmc2209_writeInt(&TMC2209, TMC2209_TCOOLTHRS, value);
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	2114      	movs	r1, #20
 8000d26:	4899      	ldr	r0, [pc, #612]	; (8000f8c <TMCsetup+0x330>)
 8000d28:	f004 faf9 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000d2c:	f000 fe7c 	bl	8001a28 <HAL_GetTick>
 8000d30:	4603      	mov	r3, r0
 8000d32:	4619      	mov	r1, r3
 8000d34:	4895      	ldr	r0, [pc, #596]	; (8000f8c <TMCsetup+0x330>)
 8000d36:	f004 fc78 	bl	800562a <tmc2209_periodicJob>

	value = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_EN_SPREADCYCLE_MASK, TMC2209_EN_SPREADCYCLE_SHIFT ,value);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4892      	ldr	r0, [pc, #584]	; (8000f8c <TMCsetup+0x330>)
 8000d42:	f004 fb3c 	bl	80053be <tmc2209_readInt>
 8000d46:	4603      	mov	r3, r0
 8000d48:	f023 0204 	bic.w	r2, r3, #4
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	4313      	orrs	r3, r2
 8000d56:	461a      	mov	r2, r3
 8000d58:	2100      	movs	r1, #0
 8000d5a:	488c      	ldr	r0, [pc, #560]	; (8000f8c <TMCsetup+0x330>)
 8000d5c:	f004 fadf 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000d60:	f000 fe62 	bl	8001a28 <HAL_GetTick>
 8000d64:	4603      	mov	r3, r0
 8000d66:	4619      	mov	r1, r3
 8000d68:	4888      	ldr	r0, [pc, #544]	; (8000f8c <TMCsetup+0x330>)
 8000d6a:	f004 fc5e 	bl	800562a <tmc2209_periodicJob>

	value=100;
 8000d6e:	2364      	movs	r3, #100	; 0x64
 8000d70:	607b      	str	r3, [r7, #4]
	tmc2209_writeInt(&TMC2209, TMC2209_TPWMTHRS, value);
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	2113      	movs	r1, #19
 8000d76:	4885      	ldr	r0, [pc, #532]	; (8000f8c <TMCsetup+0x330>)
 8000d78:	f004 fad1 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000d7c:	f000 fe54 	bl	8001a28 <HAL_GetTick>
 8000d80:	4603      	mov	r3, r0
 8000d82:	4619      	mov	r1, r3
 8000d84:	4881      	ldr	r0, [pc, #516]	; (8000f8c <TMCsetup+0x330>)
 8000d86:	f004 fc50 	bl	800562a <tmc2209_periodicJob>

	value=0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_INTERNAL_RSENSE_MASK, TMC2209_INTERNAL_RSENSE_SHIFT, value);
 8000d8e:	2100      	movs	r1, #0
 8000d90:	487e      	ldr	r0, [pc, #504]	; (8000f8c <TMCsetup+0x330>)
 8000d92:	f004 fb14 	bl	80053be <tmc2209_readInt>
 8000d96:	4603      	mov	r3, r0
 8000d98:	f023 0202 	bic.w	r2, r3, #2
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	4313      	orrs	r3, r2
 8000da6:	461a      	mov	r2, r3
 8000da8:	2100      	movs	r1, #0
 8000daa:	4878      	ldr	r0, [pc, #480]	; (8000f8c <TMCsetup+0x330>)
 8000dac:	f004 fab7 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000db0:	f000 fe3a 	bl	8001a28 <HAL_GetTick>
 8000db4:	4603      	mov	r3, r0
 8000db6:	4619      	mov	r1, r3
 8000db8:	4874      	ldr	r0, [pc, #464]	; (8000f8c <TMCsetup+0x330>)
 8000dba:	f004 fc36 	bl	800562a <tmc2209_periodicJob>

	value=1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_PWMCONF, TMC2209_PWM_FREQ_MASK, TMC2209_PWM_FREQ_SHIFT, value);
 8000dc2:	2170      	movs	r1, #112	; 0x70
 8000dc4:	4871      	ldr	r0, [pc, #452]	; (8000f8c <TMCsetup+0x330>)
 8000dc6:	f004 fafa 	bl	80053be <tmc2209_readInt>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	041b      	lsls	r3, r3, #16
 8000dd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	461a      	mov	r2, r3
 8000ddc:	2170      	movs	r1, #112	; 0x70
 8000dde:	486b      	ldr	r0, [pc, #428]	; (8000f8c <TMCsetup+0x330>)
 8000de0:	f004 fa9d 	bl	800531e <tmc2209_writeInt>

	value = 1;
 8000de4:	2301      	movs	r3, #1
 8000de6:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT,value);
 8000de8:	2100      	movs	r1, #0
 8000dea:	4868      	ldr	r0, [pc, #416]	; (8000f8c <TMCsetup+0x330>)
 8000dec:	f004 fae7 	bl	80053be <tmc2209_readInt>
 8000df0:	4603      	mov	r3, r0
 8000df2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	01db      	lsls	r3, r3, #7
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	461a      	mov	r2, r3
 8000e00:	2100      	movs	r1, #0
 8000e02:	4862      	ldr	r0, [pc, #392]	; (8000f8c <TMCsetup+0x330>)
 8000e04:	f004 fa8b 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000e08:	f000 fe0e 	bl	8001a28 <HAL_GetTick>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	4619      	mov	r1, r3
 8000e10:	485e      	ldr	r0, [pc, #376]	; (8000f8c <TMCsetup+0x330>)
 8000e12:	f004 fc0a 	bl	800562a <tmc2209_periodicJob>

	value = 1;
 8000e16:	2301      	movs	r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT,value);
 8000e1a:	216c      	movs	r1, #108	; 0x6c
 8000e1c:	485b      	ldr	r0, [pc, #364]	; (8000f8c <TMCsetup+0x330>)
 8000e1e:	f004 face 	bl	80053be <tmc2209_readInt>
 8000e22:	4603      	mov	r3, r0
 8000e24:	f023 020f 	bic.w	r2, r3, #15
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f003 030f 	and.w	r3, r3, #15
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	461a      	mov	r2, r3
 8000e32:	216c      	movs	r1, #108	; 0x6c
 8000e34:	4855      	ldr	r0, [pc, #340]	; (8000f8c <TMCsetup+0x330>)
 8000e36:	f004 fa72 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000e3a:	f000 fdf5 	bl	8001a28 <HAL_GetTick>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4619      	mov	r1, r3
 8000e42:	4852      	ldr	r0, [pc, #328]	; (8000f8c <TMCsetup+0x330>)
 8000e44:	f004 fbf1 	bl	800562a <tmc2209_periodicJob>

	value = 4;
 8000e48:	2304      	movs	r3, #4
 8000e4a:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT,value);
 8000e4c:	216c      	movs	r1, #108	; 0x6c
 8000e4e:	484f      	ldr	r0, [pc, #316]	; (8000f8c <TMCsetup+0x330>)
 8000e50:	f004 fab5 	bl	80053be <tmc2209_readInt>
 8000e54:	4603      	mov	r3, r0
 8000e56:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	061b      	lsls	r3, r3, #24
 8000e5e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000e62:	4313      	orrs	r3, r2
 8000e64:	461a      	mov	r2, r3
 8000e66:	216c      	movs	r1, #108	; 0x6c
 8000e68:	4848      	ldr	r0, [pc, #288]	; (8000f8c <TMCsetup+0x330>)
 8000e6a:	f004 fa58 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000e6e:	f000 fddb 	bl	8001a28 <HAL_GetTick>
 8000e72:	4603      	mov	r3, r0
 8000e74:	4619      	mov	r1, r3
 8000e76:	4845      	ldr	r0, [pc, #276]	; (8000f8c <TMCsetup+0x330>)
 8000e78:	f004 fbd7 	bl	800562a <tmc2209_periodicJob>

	value=4;
 8000e7c:	2304      	movs	r3, #4
 8000e7e:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLDDELAY_MASK, TMC2209_IHOLDDELAY_SHIFT, value);
 8000e80:	2110      	movs	r1, #16
 8000e82:	4842      	ldr	r0, [pc, #264]	; (8000f8c <TMCsetup+0x330>)
 8000e84:	f004 fa9b 	bl	80053be <tmc2209_readInt>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	041b      	lsls	r3, r3, #16
 8000e92:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000e96:	4313      	orrs	r3, r2
 8000e98:	461a      	mov	r2, r3
 8000e9a:	2110      	movs	r1, #16
 8000e9c:	483b      	ldr	r0, [pc, #236]	; (8000f8c <TMCsetup+0x330>)
 8000e9e:	f004 fa3e 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000ea2:	f000 fdc1 	bl	8001a28 <HAL_GetTick>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4838      	ldr	r0, [pc, #224]	; (8000f8c <TMCsetup+0x330>)
 8000eac:	f004 fbbd 	bl	800562a <tmc2209_periodicJob>

	value = 100;
 8000eb0:	2364      	movs	r3, #100	; 0x64
 8000eb2:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_PWMCONF, TMC2209_PWM_GRAD_MASK, TMC2209_PWM_GRAD_SHIFT, value);
 8000eb4:	2170      	movs	r1, #112	; 0x70
 8000eb6:	4835      	ldr	r0, [pc, #212]	; (8000f8c <TMCsetup+0x330>)
 8000eb8:	f004 fa81 	bl	80053be <tmc2209_readInt>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	461a      	mov	r2, r3
 8000ecc:	2170      	movs	r1, #112	; 0x70
 8000ece:	482f      	ldr	r0, [pc, #188]	; (8000f8c <TMCsetup+0x330>)
 8000ed0:	f004 fa25 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000ed4:	f000 fda8 	bl	8001a28 <HAL_GetTick>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	4619      	mov	r1, r3
 8000edc:	482b      	ldr	r0, [pc, #172]	; (8000f8c <TMCsetup+0x330>)
 8000ede:	f004 fba4 	bl	800562a <tmc2209_periodicJob>

	value=5;
 8000ee2:	2305      	movs	r3, #5
 8000ee4:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_COOLCONF, TMC2209_SEMIN_MASK, TMC2209_SEMIN_SHIFT, value);
 8000ee6:	2142      	movs	r1, #66	; 0x42
 8000ee8:	4828      	ldr	r0, [pc, #160]	; (8000f8c <TMCsetup+0x330>)
 8000eea:	f004 fa68 	bl	80053be <tmc2209_readInt>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	f023 020f 	bic.w	r2, r3, #15
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f003 030f 	and.w	r3, r3, #15
 8000efa:	4313      	orrs	r3, r2
 8000efc:	461a      	mov	r2, r3
 8000efe:	2142      	movs	r1, #66	; 0x42
 8000f00:	4822      	ldr	r0, [pc, #136]	; (8000f8c <TMCsetup+0x330>)
 8000f02:	f004 fa0c 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000f06:	f000 fd8f 	bl	8001a28 <HAL_GetTick>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	481f      	ldr	r0, [pc, #124]	; (8000f8c <TMCsetup+0x330>)
 8000f10:	f004 fb8b 	bl	800562a <tmc2209_periodicJob>

	value = 2;
 8000f14:	2302      	movs	r3, #2
 8000f16:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_COOLCONF, TMC2209_SEMAX_MASK, TMC2209_SEMAX_SHIFT, value);
 8000f18:	2142      	movs	r1, #66	; 0x42
 8000f1a:	481c      	ldr	r0, [pc, #112]	; (8000f8c <TMCsetup+0x330>)
 8000f1c:	f004 fa4f 	bl	80053be <tmc2209_readInt>
 8000f20:	4603      	mov	r3, r0
 8000f22:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	021b      	lsls	r3, r3, #8
 8000f2a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	2142      	movs	r1, #66	; 0x42
 8000f34:	4815      	ldr	r0, [pc, #84]	; (8000f8c <TMCsetup+0x330>)
 8000f36:	f004 f9f2 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000f3a:	f000 fd75 	bl	8001a28 <HAL_GetTick>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	; (8000f8c <TMCsetup+0x330>)
 8000f44:	f004 fb71 	bl	800562a <tmc2209_periodicJob>

	value = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_TBL_MASK, TMC2209_TBL_SHIFT, value);
 8000f4c:	216c      	movs	r1, #108	; 0x6c
 8000f4e:	480f      	ldr	r0, [pc, #60]	; (8000f8c <TMCsetup+0x330>)
 8000f50:	f004 fa35 	bl	80053be <tmc2209_readInt>
 8000f54:	4603      	mov	r3, r0
 8000f56:	f423 32c0 	bic.w	r2, r3, #98304	; 0x18000
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	03db      	lsls	r3, r3, #15
 8000f5e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000f62:	4313      	orrs	r3, r2
 8000f64:	461a      	mov	r2, r3
 8000f66:	216c      	movs	r1, #108	; 0x6c
 8000f68:	4808      	ldr	r0, [pc, #32]	; (8000f8c <TMCsetup+0x330>)
 8000f6a:	f004 f9d8 	bl	800531e <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000f6e:	f000 fd5b 	bl	8001a28 <HAL_GetTick>
 8000f72:	4603      	mov	r3, r0
 8000f74:	4619      	mov	r1, r3
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <TMCsetup+0x330>)
 8000f78:	f004 fb57 	bl	800562a <tmc2209_periodicJob>

	  printf("TMC SetUpOK\r\n");
 8000f7c:	4804      	ldr	r0, [pc, #16]	; (8000f90 <TMCsetup+0x334>)
 8000f7e:	f004 fc71 	bl	8005864 <puts>


}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	2000015c 	.word	0x2000015c
 8000f90:	08006958 	.word	0x08006958

08000f94 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8000f98:	4b58      	ldr	r3, [pc, #352]	; (80010fc <main+0x168>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f004 fc67 	bl	8005874 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f000 fcd9 	bl	800195c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f8c7 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f000 f9f9 	bl	80013a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fb2:	f000 f9cd 	bl	8001350 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fb6:	f000 f92d 	bl	8001214 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000fba:	f000 f99f 	bl	80012fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  TMC2209_INIT();
 8000fbe:	f7ff fb45 	bl	800064c <TMC2209_INIT>
  //rxbufを受信したらフラグを
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	484e      	ldr	r0, [pc, #312]	; (8001100 <main+0x16c>)
 8000fc6:	f001 ff71 	bl	8002eac <HAL_TIM_OC_Start_IT>
  printf("Hello\r\n");
 8000fca:	484e      	ldr	r0, [pc, #312]	; (8001104 <main+0x170>)
 8000fcc:	f004 fc4a 	bl	8005864 <puts>
  steppers[0].dirFunc = Dir0;
 8000fd0:	4b4d      	ldr	r3, [pc, #308]	; (8001108 <main+0x174>)
 8000fd2:	4a4e      	ldr	r2, [pc, #312]	; (800110c <main+0x178>)
 8000fd4:	609a      	str	r2, [r3, #8]
  steppers[0].stepFunc = Step0;
 8000fd6:	4b4c      	ldr	r3, [pc, #304]	; (8001108 <main+0x174>)
 8000fd8:	4a4d      	ldr	r2, [pc, #308]	; (8001110 <main+0x17c>)
 8000fda:	60da      	str	r2, [r3, #12]
  steppers[0].acceleration = 1000;
 8000fdc:	4b4a      	ldr	r3, [pc, #296]	; (8001108 <main+0x174>)
 8000fde:	4a4d      	ldr	r2, [pc, #308]	; (8001114 <main+0x180>)
 8000fe0:	601a      	str	r2, [r3, #0]
  steppers[0].minStepInterval = 100;
 8000fe2:	4b49      	ldr	r3, [pc, #292]	; (8001108 <main+0x174>)
 8000fe4:	2264      	movs	r2, #100	; 0x64
 8000fe6:	605a      	str	r2, [r3, #4]
  steppers[0].homing = 0;
 8000fe8:	4b47      	ldr	r3, [pc, #284]	; (8001108 <main+0x174>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	741a      	strb	r2, [r3, #16]
  steppers[0].dir_inv = 0;
 8000fee:	4b46      	ldr	r3, [pc, #280]	; (8001108 <main+0x174>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	621a      	str	r2, [r3, #32]
  steppers[0].seeking_vel = 200;
 8000ff4:	4b44      	ldr	r3, [pc, #272]	; (8001108 <main+0x174>)
 8000ff6:	22c8      	movs	r2, #200	; 0xc8
 8000ff8:	62da      	str	r2, [r3, #44]	; 0x2c
  steppers[0].homing_vel = 200;
 8000ffa:	4b43      	ldr	r3, [pc, #268]	; (8001108 <main+0x174>)
 8000ffc:	22c8      	movs	r2, #200	; 0xc8
 8000ffe:	631a      	str	r2, [r3, #48]	; 0x30
  steppers[0].pull_off = 500;
 8001000:	4b41      	ldr	r3, [pc, #260]	; (8001108 <main+0x174>)
 8001002:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001006:	625a      	str	r2, [r3, #36]	; 0x24
  steppers[0].stall_off=10000;
 8001008:	4b3f      	ldr	r3, [pc, #252]	; (8001108 <main+0x174>)
 800100a:	f242 7210 	movw	r2, #10000	; 0x2710
 800100e:	629a      	str	r2, [r3, #40]	; 0x28
  get_uart_flag=0;
 8001010:	4b41      	ldr	r3, [pc, #260]	; (8001118 <main+0x184>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]

printf("RMD Start\r\n");
 8001016:	4841      	ldr	r0, [pc, #260]	; (800111c <main+0x188>)
 8001018:	f004 fc24 	bl	8005864 <puts>
HAL_UART_Receive_IT(&huart2,(uint8_t *)KeyCommand,1);
 800101c:	2201      	movs	r2, #1
 800101e:	4940      	ldr	r1, [pc, #256]	; (8001120 <main+0x18c>)
 8001020:	4840      	ldr	r0, [pc, #256]	; (8001124 <main+0x190>)
 8001022:	f003 f823 	bl	800406c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  HAL_UART_Transmit_IT(&huart2,(uint8_t *)KeyCommand,1);
	  get_uart_flag=0;
 8001026:	4b3c      	ldr	r3, [pc, #240]	; (8001118 <main+0x184>)
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
	  while(!get_uart_flag){}
 800102c:	bf00      	nop
 800102e:	4b3a      	ldr	r3, [pc, #232]	; (8001118 <main+0x184>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d0fb      	beq.n	800102e <main+0x9a>
	  printf("rxbuf 2 %d\r\n",KeyCommand[0]);
 8001036:	4b3a      	ldr	r3, [pc, #232]	; (8001120 <main+0x18c>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	4619      	mov	r1, r3
 800103c:	483a      	ldr	r0, [pc, #232]	; (8001128 <main+0x194>)
 800103e:	f004 fb8b 	bl	8005758 <iprintf>
	  if(KeyCommand[0]!=0)
 8001042:	4b37      	ldr	r3, [pc, #220]	; (8001120 <main+0x18c>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d055      	beq.n	80010f6 <main+0x162>
	  {
		  switch(KeyCommand[0])
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <main+0x18c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	3b30      	subs	r3, #48	; 0x30
 8001050:	2b04      	cmp	r3, #4
 8001052:	d849      	bhi.n	80010e8 <main+0x154>
 8001054:	a201      	add	r2, pc, #4	; (adr r2, 800105c <main+0xc8>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001071 	.word	0x08001071
 8001060:	0800107d 	.word	0x0800107d
 8001064:	080010a3 	.word	0x080010a3
 8001068:	080010c7 	.word	0x080010c7
 800106c:	080010dd 	.word	0x080010dd
		  {
			  case '0':
				  TMCsetup();
 8001070:	f7ff fdf4 	bl	8000c5c <TMCsetup>
				  KeyCommand[0]=0;
 8001074:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <main+0x18c>)
 8001076:	2200      	movs	r2, #0
 8001078:	701a      	strb	r2, [r3, #0]
				  break;
 800107a:	e03d      	b.n	80010f8 <main+0x164>
			  case '1':
				  //HAL_UART_Transmit_IT(&huart2,(uint8_t *)front, sizeof(front));
				  printf("1:start\r\n");
 800107c:	482b      	ldr	r0, [pc, #172]	; (800112c <main+0x198>)
 800107e:	f004 fbf1 	bl	8005864 <puts>
				  prepareAbsoluteMovement(2000);
 8001082:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001086:	f7ff fbc3 	bl	8000810 <prepareAbsoluteMovement>
				  runAndWait();
 800108a:	f7ff fd47 	bl	8000b1c <runAndWait>
				  HAL_Delay(100);
 800108e:	2064      	movs	r0, #100	; 0x64
 8001090:	f000 fcd6 	bl	8001a40 <HAL_Delay>
				  printf("1:end\r\n");
 8001094:	4826      	ldr	r0, [pc, #152]	; (8001130 <main+0x19c>)
 8001096:	f004 fbe5 	bl	8005864 <puts>
				  KeyCommand[0]=0;
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <main+0x18c>)
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
				  break;
 80010a0:	e02a      	b.n	80010f8 <main+0x164>

			  case '2':
				  printf("1:start\r\n");
 80010a2:	4822      	ldr	r0, [pc, #136]	; (800112c <main+0x198>)
 80010a4:	f004 fbde 	bl	8005864 <puts>
				  prepareAbsoluteMovement(-2000);
 80010a8:	4822      	ldr	r0, [pc, #136]	; (8001134 <main+0x1a0>)
 80010aa:	f7ff fbb1 	bl	8000810 <prepareAbsoluteMovement>
				  runAndWait();
 80010ae:	f7ff fd35 	bl	8000b1c <runAndWait>
				  HAL_Delay(100);
 80010b2:	2064      	movs	r0, #100	; 0x64
 80010b4:	f000 fcc4 	bl	8001a40 <HAL_Delay>
				  printf("1:end\r\n");
 80010b8:	481d      	ldr	r0, [pc, #116]	; (8001130 <main+0x19c>)
 80010ba:	f004 fbd3 	bl	8005864 <puts>
				  KeyCommand[0]=0;
 80010be:	4b18      	ldr	r3, [pc, #96]	; (8001120 <main+0x18c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
				  break;
 80010c4:	e018      	b.n	80010f8 <main+0x164>

			  case '3':
				  stepperHoming();
 80010c6:	f7ff fd61 	bl	8000b8c <stepperHoming>
				  runAndWait();
 80010ca:	f7ff fd27 	bl	8000b1c <runAndWait>
				  HAL_Delay(100);
 80010ce:	2064      	movs	r0, #100	; 0x64
 80010d0:	f000 fcb6 	bl	8001a40 <HAL_Delay>
				  KeyCommand[0]=0;
 80010d4:	4b12      	ldr	r3, [pc, #72]	; (8001120 <main+0x18c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	701a      	strb	r2, [r3, #0]
				  break;
 80010da:	e00d      	b.n	80010f8 <main+0x164>

			  case '4':
				  AbsoluteReset();
 80010dc:	f7ff fd30 	bl	8000b40 <AbsoluteReset>
				  KeyCommand[0]=0;
 80010e0:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <main+0x18c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
				  break;
 80010e6:	e007      	b.n	80010f8 <main+0x164>
			  default:
				  printf("NoCommand");
 80010e8:	4813      	ldr	r0, [pc, #76]	; (8001138 <main+0x1a4>)
 80010ea:	f004 fb35 	bl	8005758 <iprintf>
				  KeyCommand[0]=0;
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <main+0x18c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
				  break;
 80010f4:	e000      	b.n	80010f8 <main+0x164>
		  }
	  }
 80010f6:	bf00      	nop
	  get_uart_flag=0;
 80010f8:	e795      	b.n	8001026 <main+0x92>
 80010fa:	bf00      	nop
 80010fc:	2000000c 	.word	0x2000000c
 8001100:	2000008c 	.word	0x2000008c
 8001104:	08006968 	.word	0x08006968
 8001108:	200005f8 	.word	0x200005f8
 800110c:	080006f5 	.word	0x080006f5
 8001110:	080006d1 	.word	0x080006d1
 8001114:	447a0000 	.word	0x447a0000
 8001118:	2000064b 	.word	0x2000064b
 800111c:	08006970 	.word	0x08006970
 8001120:	20000650 	.word	0x20000650
 8001124:	20000118 	.word	0x20000118
 8001128:	0800697c 	.word	0x0800697c
 800112c:	0800698c 	.word	0x0800698c
 8001130:	08006998 	.word	0x08006998
 8001134:	fffff830 	.word	0xfffff830
 8001138:	080069a0 	.word	0x080069a0

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b094      	sub	sp, #80	; 0x50
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 031c 	add.w	r3, r7, #28
 8001146:	2234      	movs	r2, #52	; 0x34
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f004 fafc 	bl	8005748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	4b29      	ldr	r3, [pc, #164]	; (800120c <SystemClock_Config+0xd0>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	4a28      	ldr	r2, [pc, #160]	; (800120c <SystemClock_Config+0xd0>)
 800116a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800116e:	6413      	str	r3, [r2, #64]	; 0x40
 8001170:	4b26      	ldr	r3, [pc, #152]	; (800120c <SystemClock_Config+0xd0>)
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800117c:	2300      	movs	r3, #0
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	4b23      	ldr	r3, [pc, #140]	; (8001210 <SystemClock_Config+0xd4>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a22      	ldr	r2, [pc, #136]	; (8001210 <SystemClock_Config+0xd4>)
 8001186:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b20      	ldr	r3, [pc, #128]	; (8001210 <SystemClock_Config+0xd4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001194:	603b      	str	r3, [r7, #0]
 8001196:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001198:	2302      	movs	r3, #2
 800119a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800119c:	2301      	movs	r3, #1
 800119e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a0:	2310      	movs	r3, #16
 80011a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a4:	2302      	movs	r3, #2
 80011a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a8:	2300      	movs	r3, #0
 80011aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011ac:	2308      	movs	r3, #8
 80011ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80011b0:	23a0      	movs	r3, #160	; 0xa0
 80011b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011b4:	2302      	movs	r3, #2
 80011b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011bc:	2302      	movs	r3, #2
 80011be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	4618      	mov	r0, r3
 80011c6:	f001 fb2b 	bl	8002820 <HAL_RCC_OscConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011d0:	f000 f9d6 	bl	8001580 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d4:	230f      	movs	r3, #15
 80011d6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d8:	2302      	movs	r3, #2
 80011da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011dc:	2300      	movs	r3, #0
 80011de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	2105      	movs	r1, #5
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 ffca 	bl	800218c <HAL_RCC_ClockConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80011fe:	f000 f9bf 	bl	8001580 <Error_Handler>
  }
}
 8001202:	bf00      	nop
 8001204:	3750      	adds	r7, #80	; 0x50
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40007000 	.word	0x40007000

08001214 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08e      	sub	sp, #56	; 0x38
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800121a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001228:	f107 0320 	add.w	r3, r7, #32
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
 8001240:	615a      	str	r2, [r3, #20]
 8001242:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001244:	4b2b      	ldr	r3, [pc, #172]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001246:	4a2c      	ldr	r2, [pc, #176]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001248:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 800124a:	4b2a      	ldr	r3, [pc, #168]	; (80012f4 <MX_TIM3_Init+0xe0>)
 800124c:	229f      	movs	r2, #159	; 0x9f
 800124e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001250:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001256:	4b27      	ldr	r3, [pc, #156]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001258:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800125c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800126a:	4822      	ldr	r0, [pc, #136]	; (80012f4 <MX_TIM3_Init+0xe0>)
 800126c:	f001 fd76 	bl	8002d5c <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001276:	f000 f983 	bl	8001580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001284:	4619      	mov	r1, r3
 8001286:	481b      	ldr	r0, [pc, #108]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001288:	f002 f88a 	bl	80033a0 <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001292:	f000 f975 	bl	8001580 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001296:	4817      	ldr	r0, [pc, #92]	; (80012f4 <MX_TIM3_Init+0xe0>)
 8001298:	f001 fdaf 	bl	8002dfa <HAL_TIM_OC_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012a2:	f000 f96d 	bl	8001580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	4619      	mov	r1, r3
 80012b4:	480f      	ldr	r0, [pc, #60]	; (80012f4 <MX_TIM3_Init+0xe0>)
 80012b6:	f002 fc73 	bl	8003ba0 <HAL_TIMEx_MasterConfigSynchronization>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012c0:	f000 f95e 	bl	8001580 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80012c4:	2300      	movs	r3, #0
 80012c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2200      	movs	r2, #0
 80012d8:	4619      	mov	r1, r3
 80012da:	4806      	ldr	r0, [pc, #24]	; (80012f4 <MX_TIM3_Init+0xe0>)
 80012dc:	f002 f804 	bl	80032e8 <HAL_TIM_OC_ConfigChannel>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80012e6:	f000 f94b 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	3738      	adds	r7, #56	; 0x38
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000008c 	.word	0x2000008c
 80012f8:	40000400 	.word	0x40000400

080012fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001300:	4b10      	ldr	r3, [pc, #64]	; (8001344 <MX_USART1_UART_Init+0x48>)
 8001302:	4a11      	ldr	r2, [pc, #68]	; (8001348 <MX_USART1_UART_Init+0x4c>)
 8001304:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 500000;
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_USART1_UART_Init+0x48>)
 8001308:	4a10      	ldr	r2, [pc, #64]	; (800134c <MX_USART1_UART_Init+0x50>)
 800130a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800130c:	4b0d      	ldr	r3, [pc, #52]	; (8001344 <MX_USART1_UART_Init+0x48>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_USART1_UART_Init+0x48>)
 8001314:	2200      	movs	r2, #0
 8001316:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_USART1_UART_Init+0x48>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_USART1_UART_Init+0x48>)
 8001320:	220c      	movs	r2, #12
 8001322:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001324:	4b07      	ldr	r3, [pc, #28]	; (8001344 <MX_USART1_UART_Init+0x48>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_USART1_UART_Init+0x48>)
 800132c:	2200      	movs	r2, #0
 800132e:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <MX_USART1_UART_Init+0x48>)
 8001332:	f002 fd12 	bl	8003d5a <HAL_HalfDuplex_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 800133c:	f000 f920 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200000d4 	.word	0x200000d4
 8001348:	40011000 	.word	0x40011000
 800134c:	0007a120 	.word	0x0007a120

08001350 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <MX_USART2_UART_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <MX_USART2_UART_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800135a:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_USART2_UART_Init+0x4c>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <MX_USART2_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <MX_USART2_UART_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <MX_USART2_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <MX_USART2_UART_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <MX_USART2_UART_Init+0x4c>)
 8001388:	f002 fc9a 	bl	8003cc0 <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001392:	f000 f8f5 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000118 	.word	0x20000118
 80013a0:	40004400 	.word	0x40004400

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b54      	ldr	r3, [pc, #336]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a53      	ldr	r2, [pc, #332]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b51      	ldr	r3, [pc, #324]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b4d      	ldr	r3, [pc, #308]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a4c      	ldr	r2, [pc, #304]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b4a      	ldr	r3, [pc, #296]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	4b46      	ldr	r3, [pc, #280]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	4a45      	ldr	r2, [pc, #276]	; (8001510 <MX_GPIO_Init+0x16c>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6313      	str	r3, [r2, #48]	; 0x30
 8001402:	4b43      	ldr	r3, [pc, #268]	; (8001510 <MX_GPIO_Init+0x16c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	4b3f      	ldr	r3, [pc, #252]	; (8001510 <MX_GPIO_Init+0x16c>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a3e      	ldr	r2, [pc, #248]	; (8001510 <MX_GPIO_Init+0x16c>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b3c      	ldr	r3, [pc, #240]	; (8001510 <MX_GPIO_Init+0x16c>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2120      	movs	r1, #32
 800142e:	4839      	ldr	r0, [pc, #228]	; (8001514 <MX_GPIO_Init+0x170>)
 8001430:	f000 fe7a 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 7144 	mov.w	r1, #784	; 0x310
 800143a:	4837      	ldr	r0, [pc, #220]	; (8001518 <MX_GPIO_Init+0x174>)
 800143c:	f000 fe74 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001440:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001446:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800144a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	4831      	ldr	r0, [pc, #196]	; (800151c <MX_GPIO_Init+0x178>)
 8001458:	f000 fcba 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800145c:	2320      	movs	r3, #32
 800145e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001460:	2301      	movs	r3, #1
 8001462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2300      	movs	r3, #0
 800146a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	4828      	ldr	r0, [pc, #160]	; (8001514 <MX_GPIO_Init+0x170>)
 8001474:	f000 fcac 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800147c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	4821      	ldr	r0, [pc, #132]	; (8001514 <MX_GPIO_Init+0x170>)
 800148e:	f000 fc9f 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001492:	2310      	movs	r3, #16
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001496:	2301      	movs	r3, #1
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	4619      	mov	r1, r3
 80014a8:	481b      	ldr	r0, [pc, #108]	; (8001518 <MX_GPIO_Init+0x174>)
 80014aa:	f000 fc91 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80014ae:	2340      	movs	r3, #64	; 0x40
 80014b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014b2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4815      	ldr	r0, [pc, #84]	; (8001518 <MX_GPIO_Init+0x174>)
 80014c4:	f000 fc84 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d6:	2303      	movs	r3, #3
 80014d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	480d      	ldr	r0, [pc, #52]	; (8001518 <MX_GPIO_Init+0x174>)
 80014e2:	f000 fc75 	bl	8001dd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2101      	movs	r1, #1
 80014ea:	2017      	movs	r0, #23
 80014ec:	f000 fba7 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014f0:	2017      	movs	r0, #23
 80014f2:	f000 fbc0 	bl	8001c76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	2101      	movs	r1, #1
 80014fa:	2028      	movs	r0, #40	; 0x28
 80014fc:	f000 fb9f 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001500:	2028      	movs	r0, #40	; 0x28
 8001502:	f000 fbb8 	bl	8001c76 <HAL_NVIC_EnableIRQ>

}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	; 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40023800 	.word	0x40023800
 8001514:	40020000 	.word	0x40020000
 8001518:	40020400 	.word	0x40020400
 800151c:	40020800 	.word	0x40020800

08001520 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)	//printfに必要
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	b29a      	uxth	r2, r3
 8001530:	230a      	movs	r3, #10
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	4803      	ldr	r0, [pc, #12]	; (8001544 <_write+0x24>)
 8001536:	f002 fc65 	bl	8003e04 <HAL_UART_Transmit>
  return len;
 800153a:	687b      	ldr	r3, [r7, #4]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3710      	adds	r7, #16
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000118 	.word	0x20000118

08001548 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)KeyCommand,1);
 8001550:	2201      	movs	r2, #1
 8001552:	4907      	ldr	r1, [pc, #28]	; (8001570 <HAL_UART_RxCpltCallback+0x28>)
 8001554:	4807      	ldr	r0, [pc, #28]	; (8001574 <HAL_UART_RxCpltCallback+0x2c>)
 8001556:	f002 fd89 	bl	800406c <HAL_UART_Receive_IT>
	get_uart_flag = 1;
 800155a:	4b07      	ldr	r3, [pc, #28]	; (8001578 <HAL_UART_RxCpltCallback+0x30>)
 800155c:	2201      	movs	r2, #1
 800155e:	701a      	strb	r2, [r3, #0]
	printf("uart_timer\r\n");
 8001560:	4806      	ldr	r0, [pc, #24]	; (800157c <HAL_UART_RxCpltCallback+0x34>)
 8001562:	f004 f97f 	bl	8005864 <puts>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000650 	.word	0x20000650
 8001574:	20000118 	.word	0x20000118
 8001578:	2000064b 	.word	0x2000064b
 800157c:	080069ac 	.word	0x080069ac

08001580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001584:	b672      	cpsid	i
}
 8001586:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001588:	e7fe      	b.n	8001588 <Error_Handler+0x8>
	...

0800158c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <HAL_MspInit+0x4c>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	4a0f      	ldr	r2, [pc, #60]	; (80015d8 <HAL_MspInit+0x4c>)
 800159c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a0:	6453      	str	r3, [r2, #68]	; 0x44
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <HAL_MspInit+0x4c>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <HAL_MspInit+0x4c>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	4a08      	ldr	r2, [pc, #32]	; (80015d8 <HAL_MspInit+0x4c>)
 80015b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015bc:	6413      	str	r3, [r2, #64]	; 0x40
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_MspInit+0x4c>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c6:	603b      	str	r3, [r7, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800

080015dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a0e      	ldr	r2, [pc, #56]	; (8001624 <HAL_TIM_Base_MspInit+0x48>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d115      	bne.n	800161a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <HAL_TIM_Base_MspInit+0x4c>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	4a0c      	ldr	r2, [pc, #48]	; (8001628 <HAL_TIM_Base_MspInit+0x4c>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	6413      	str	r3, [r2, #64]	; 0x40
 80015fe:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <HAL_TIM_Base_MspInit+0x4c>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2102      	movs	r1, #2
 800160e:	201d      	movs	r0, #29
 8001610:	f000 fb15 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001614:	201d      	movs	r0, #29
 8001616:	f000 fb2e 	bl	8001c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800161a:	bf00      	nop
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40000400 	.word	0x40000400
 8001628:	40023800 	.word	0x40023800

0800162c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	; 0x30
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	f107 031c 	add.w	r3, r7, #28
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a36      	ldr	r2, [pc, #216]	; (8001724 <HAL_UART_MspInit+0xf8>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d12d      	bne.n	80016aa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	61bb      	str	r3, [r7, #24]
 8001652:	4b35      	ldr	r3, [pc, #212]	; (8001728 <HAL_UART_MspInit+0xfc>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001656:	4a34      	ldr	r2, [pc, #208]	; (8001728 <HAL_UART_MspInit+0xfc>)
 8001658:	f043 0310 	orr.w	r3, r3, #16
 800165c:	6453      	str	r3, [r2, #68]	; 0x44
 800165e:	4b32      	ldr	r3, [pc, #200]	; (8001728 <HAL_UART_MspInit+0xfc>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	f003 0310 	and.w	r3, r3, #16
 8001666:	61bb      	str	r3, [r7, #24]
 8001668:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	4b2e      	ldr	r3, [pc, #184]	; (8001728 <HAL_UART_MspInit+0xfc>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a2d      	ldr	r2, [pc, #180]	; (8001728 <HAL_UART_MspInit+0xfc>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <HAL_UART_MspInit+0xfc>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001686:	f44f 7300 	mov.w	r3, #512	; 0x200
 800168a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168c:	2312      	movs	r3, #18
 800168e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001694:	2302      	movs	r3, #2
 8001696:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001698:	2307      	movs	r3, #7
 800169a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169c:	f107 031c 	add.w	r3, r7, #28
 80016a0:	4619      	mov	r1, r3
 80016a2:	4822      	ldr	r0, [pc, #136]	; (800172c <HAL_UART_MspInit+0x100>)
 80016a4:	f000 fb94 	bl	8001dd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016a8:	e038      	b.n	800171c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a20      	ldr	r2, [pc, #128]	; (8001730 <HAL_UART_MspInit+0x104>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d133      	bne.n	800171c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016b4:	2300      	movs	r3, #0
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <HAL_UART_MspInit+0xfc>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	4a1a      	ldr	r2, [pc, #104]	; (8001728 <HAL_UART_MspInit+0xfc>)
 80016be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c2:	6413      	str	r3, [r2, #64]	; 0x40
 80016c4:	4b18      	ldr	r3, [pc, #96]	; (8001728 <HAL_UART_MspInit+0xfc>)
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <HAL_UART_MspInit+0xfc>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d8:	4a13      	ldr	r2, [pc, #76]	; (8001728 <HAL_UART_MspInit+0xfc>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	6313      	str	r3, [r2, #48]	; 0x30
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <HAL_UART_MspInit+0xfc>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016ec:	230c      	movs	r3, #12
 80016ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	2302      	movs	r3, #2
 80016f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f8:	2303      	movs	r3, #3
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016fc:	2307      	movs	r3, #7
 80016fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	4619      	mov	r1, r3
 8001706:	4809      	ldr	r0, [pc, #36]	; (800172c <HAL_UART_MspInit+0x100>)
 8001708:	f000 fb62 	bl	8001dd0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800170c:	2200      	movs	r2, #0
 800170e:	2100      	movs	r1, #0
 8001710:	2026      	movs	r0, #38	; 0x26
 8001712:	f000 fa94 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001716:	2026      	movs	r0, #38	; 0x26
 8001718:	f000 faad 	bl	8001c76 <HAL_NVIC_EnableIRQ>
}
 800171c:	bf00      	nop
 800171e:	3730      	adds	r7, #48	; 0x30
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40011000 	.word	0x40011000
 8001728:	40023800 	.word	0x40023800
 800172c:	40020000 	.word	0x40020000
 8001730:	40004400 	.word	0x40004400

08001734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <NMI_Handler+0x4>

0800173a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <HardFault_Handler+0x4>

08001740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <MemManage_Handler+0x4>

08001746 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800174a:	e7fe      	b.n	800174a <BusFault_Handler+0x4>

0800174c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <UsageFault_Handler+0x4>

08001752 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001780:	f000 f93e 	bl	8001a00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}

08001788 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800178c:	2040      	movs	r0, #64	; 0x40
 800178e:	f000 fce5 	bl	800215c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001792:	2080      	movs	r0, #128	; 0x80
 8001794:	f000 fce2 	bl	800215c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017a0:	4802      	ldr	r0, [pc, #8]	; (80017ac <TIM3_IRQHandler+0x10>)
 80017a2:	f001 fc99 	bl	80030d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	2000008c 	.word	0x2000008c

080017b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017b4:	4802      	ldr	r0, [pc, #8]	; (80017c0 <USART2_IRQHandler+0x10>)
 80017b6:	f002 fc89 	bl	80040cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000118 	.word	0x20000118

080017c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80017c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80017cc:	f000 fcc6 	bl	800215c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	e00a      	b.n	80017fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017e6:	f3af 8000 	nop.w
 80017ea:	4601      	mov	r1, r0
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	60ba      	str	r2, [r7, #8]
 80017f2:	b2ca      	uxtb	r2, r1
 80017f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	3301      	adds	r3, #1
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	429a      	cmp	r2, r3
 8001802:	dbf0      	blt.n	80017e6 <_read+0x12>
	}

return len;
 8001804:	687b      	ldr	r3, [r7, #4]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <_close>:
	}
	return len;
}

int _close(int file)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
	return -1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001836:	605a      	str	r2, [r3, #4]
	return 0;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <_isatty>:

int _isatty(int file)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
	return 1;
 800184e:	2301      	movs	r3, #1
}
 8001850:	4618      	mov	r0, r3
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
	return 0;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
	...

08001878 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001880:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <_sbrk+0x5c>)
 8001882:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <_sbrk+0x60>)
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800188c:	4b13      	ldr	r3, [pc, #76]	; (80018dc <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d102      	bne.n	800189a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <_sbrk+0x64>)
 8001896:	4a12      	ldr	r2, [pc, #72]	; (80018e0 <_sbrk+0x68>)
 8001898:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d207      	bcs.n	80018b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a8:	f003 ff24 	bl	80056f4 <__errno>
 80018ac:	4603      	mov	r3, r0
 80018ae:	220c      	movs	r2, #12
 80018b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018b6:	e009      	b.n	80018cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <_sbrk+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018be:	4b07      	ldr	r3, [pc, #28]	; (80018dc <_sbrk+0x64>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	4a05      	ldr	r2, [pc, #20]	; (80018dc <_sbrk+0x64>)
 80018c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ca:	68fb      	ldr	r3, [r7, #12]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20020000 	.word	0x20020000
 80018d8:	00000400 	.word	0x00000400
 80018dc:	20000654 	.word	0x20000654
 80018e0:	20000870 	.word	0x20000870

080018e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018e8:	4b06      	ldr	r3, [pc, #24]	; (8001904 <SystemInit+0x20>)
 80018ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ee:	4a05      	ldr	r2, [pc, #20]	; (8001904 <SystemInit+0x20>)
 80018f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001908:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001940 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800190c:	480d      	ldr	r0, [pc, #52]	; (8001944 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800190e:	490e      	ldr	r1, [pc, #56]	; (8001948 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001910:	4a0e      	ldr	r2, [pc, #56]	; (800194c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001914:	e002      	b.n	800191c <LoopCopyDataInit>

08001916 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001916:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001918:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800191a:	3304      	adds	r3, #4

0800191c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800191c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800191e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001920:	d3f9      	bcc.n	8001916 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001922:	4a0b      	ldr	r2, [pc, #44]	; (8001950 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001924:	4c0b      	ldr	r4, [pc, #44]	; (8001954 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001926:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001928:	e001      	b.n	800192e <LoopFillZerobss>

0800192a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800192a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800192c:	3204      	adds	r2, #4

0800192e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800192e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001930:	d3fb      	bcc.n	800192a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001932:	f7ff ffd7 	bl	80018e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001936:	f003 fee3 	bl	8005700 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800193a:	f7ff fb2b 	bl	8000f94 <main>
  bx  lr    
 800193e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001940:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001948:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800194c:	08006cf8 	.word	0x08006cf8
  ldr r2, =_sbss
 8001950:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001954:	20000870 	.word	0x20000870

08001958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001958:	e7fe      	b.n	8001958 <ADC_IRQHandler>
	...

0800195c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001960:	4b0e      	ldr	r3, [pc, #56]	; (800199c <HAL_Init+0x40>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a0d      	ldr	r2, [pc, #52]	; (800199c <HAL_Init+0x40>)
 8001966:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800196a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <HAL_Init+0x40>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0a      	ldr	r2, [pc, #40]	; (800199c <HAL_Init+0x40>)
 8001972:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001976:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001978:	4b08      	ldr	r3, [pc, #32]	; (800199c <HAL_Init+0x40>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a07      	ldr	r2, [pc, #28]	; (800199c <HAL_Init+0x40>)
 800197e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001982:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001984:	2003      	movs	r0, #3
 8001986:	f000 f94f 	bl	8001c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800198a:	2000      	movs	r0, #0
 800198c:	f000 f808 	bl	80019a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001990:	f7ff fdfc 	bl	800158c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023c00 	.word	0x40023c00

080019a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_InitTick+0x54>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <HAL_InitTick+0x58>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	4619      	mov	r1, r3
 80019b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 f967 	bl	8001c92 <HAL_SYSTICK_Config>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e00e      	b.n	80019ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b0f      	cmp	r3, #15
 80019d2:	d80a      	bhi.n	80019ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d4:	2200      	movs	r2, #0
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019dc:	f000 f92f 	bl	8001c3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e0:	4a06      	ldr	r2, [pc, #24]	; (80019fc <HAL_InitTick+0x5c>)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e000      	b.n	80019ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000000 	.word	0x20000000
 80019f8:	20000008 	.word	0x20000008
 80019fc:	20000004 	.word	0x20000004

08001a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a04:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <HAL_IncTick+0x20>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <HAL_IncTick+0x24>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4413      	add	r3, r2
 8001a10:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <HAL_IncTick+0x24>)
 8001a12:	6013      	str	r3, [r2, #0]
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	20000008 	.word	0x20000008
 8001a24:	20000658 	.word	0x20000658

08001a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <HAL_GetTick+0x14>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000658 	.word	0x20000658

08001a40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a48:	f7ff ffee 	bl	8001a28 <HAL_GetTick>
 8001a4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a58:	d005      	beq.n	8001a66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <HAL_Delay+0x44>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4413      	add	r3, r2
 8001a64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a66:	bf00      	nop
 8001a68:	f7ff ffde 	bl	8001a28 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d8f7      	bhi.n	8001a68 <HAL_Delay+0x28>
  {
  }
}
 8001a78:	bf00      	nop
 8001a7a:	bf00      	nop
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000008 	.word	0x20000008

08001a88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <__NVIC_SetPriorityGrouping+0x44>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ab0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aba:	4a04      	ldr	r2, [pc, #16]	; (8001acc <__NVIC_SetPriorityGrouping+0x44>)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	60d3      	str	r3, [r2, #12]
}
 8001ac0:	bf00      	nop
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ad4:	4b04      	ldr	r3, [pc, #16]	; (8001ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	0a1b      	lsrs	r3, r3, #8
 8001ada:	f003 0307 	and.w	r3, r3, #7
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	db0b      	blt.n	8001b16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	f003 021f 	and.w	r2, r3, #31
 8001b04:	4907      	ldr	r1, [pc, #28]	; (8001b24 <__NVIC_EnableIRQ+0x38>)
 8001b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0a:	095b      	lsrs	r3, r3, #5
 8001b0c:	2001      	movs	r0, #1
 8001b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	e000e100 	.word	0xe000e100

08001b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	6039      	str	r1, [r7, #0]
 8001b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	db0a      	blt.n	8001b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	490c      	ldr	r1, [pc, #48]	; (8001b74 <__NVIC_SetPriority+0x4c>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	0112      	lsls	r2, r2, #4
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	440b      	add	r3, r1
 8001b4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b50:	e00a      	b.n	8001b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4908      	ldr	r1, [pc, #32]	; (8001b78 <__NVIC_SetPriority+0x50>)
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	3b04      	subs	r3, #4
 8001b60:	0112      	lsls	r2, r2, #4
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	440b      	add	r3, r1
 8001b66:	761a      	strb	r2, [r3, #24]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000e100 	.word	0xe000e100
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b089      	sub	sp, #36	; 0x24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f1c3 0307 	rsb	r3, r3, #7
 8001b96:	2b04      	cmp	r3, #4
 8001b98:	bf28      	it	cs
 8001b9a:	2304      	movcs	r3, #4
 8001b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	2b06      	cmp	r3, #6
 8001ba4:	d902      	bls.n	8001bac <NVIC_EncodePriority+0x30>
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3b03      	subs	r3, #3
 8001baa:	e000      	b.n	8001bae <NVIC_EncodePriority+0x32>
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43da      	mvns	r2, r3
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	401a      	ands	r2, r3
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	fa01 f303 	lsl.w	r3, r1, r3
 8001bce:	43d9      	mvns	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd4:	4313      	orrs	r3, r2
         );
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3724      	adds	r7, #36	; 0x24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bf4:	d301      	bcc.n	8001bfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e00f      	b.n	8001c1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bfa:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <SysTick_Config+0x40>)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c02:	210f      	movs	r1, #15
 8001c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c08:	f7ff ff8e 	bl	8001b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <SysTick_Config+0x40>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c12:	4b04      	ldr	r3, [pc, #16]	; (8001c24 <SysTick_Config+0x40>)
 8001c14:	2207      	movs	r2, #7
 8001c16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	e000e010 	.word	0xe000e010

08001c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff ff29 	bl	8001a88 <__NVIC_SetPriorityGrouping>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	4603      	mov	r3, r0
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c50:	f7ff ff3e 	bl	8001ad0 <__NVIC_GetPriorityGrouping>
 8001c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	6978      	ldr	r0, [r7, #20]
 8001c5c:	f7ff ff8e 	bl	8001b7c <NVIC_EncodePriority>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c66:	4611      	mov	r1, r2
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff ff5d 	bl	8001b28 <__NVIC_SetPriority>
}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff31 	bl	8001aec <__NVIC_EnableIRQ>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ffa2 	bl	8001be4 <SysTick_Config>
 8001ca0:	4603      	mov	r3, r0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b084      	sub	sp, #16
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cb8:	f7ff feb6 	bl	8001a28 <HAL_GetTick>
 8001cbc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d008      	beq.n	8001cdc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2280      	movs	r2, #128	; 0x80
 8001cce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e052      	b.n	8001d82 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 0216 	bic.w	r2, r2, #22
 8001cea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	695a      	ldr	r2, [r3, #20]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cfa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d103      	bne.n	8001d0c <HAL_DMA_Abort+0x62>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d007      	beq.n	8001d1c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 0208 	bic.w	r2, r2, #8
 8001d1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0201 	bic.w	r2, r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d2c:	e013      	b.n	8001d56 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d2e:	f7ff fe7b 	bl	8001a28 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b05      	cmp	r3, #5
 8001d3a:	d90c      	bls.n	8001d56 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2203      	movs	r2, #3
 8001d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e015      	b.n	8001d82 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1e4      	bne.n	8001d2e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d68:	223f      	movs	r2, #63	; 0x3f
 8001d6a:	409a      	lsls	r2, r3
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d004      	beq.n	8001da8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2280      	movs	r2, #128	; 0x80
 8001da2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e00c      	b.n	8001dc2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2205      	movs	r2, #5
 8001dac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0201 	bic.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b089      	sub	sp, #36	; 0x24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
 8001dea:	e165      	b.n	80020b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001dec:	2201      	movs	r2, #1
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	f040 8154 	bne.w	80020b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d005      	beq.n	8001e22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d130      	bne.n	8001e84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4013      	ands	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e58:	2201      	movs	r2, #1
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	69ba      	ldr	r2, [r7, #24]
 8001e64:	4013      	ands	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	091b      	lsrs	r3, r3, #4
 8001e6e:	f003 0201 	and.w	r2, r3, #1
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d017      	beq.n	8001ec0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 0303 	and.w	r3, r3, #3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d123      	bne.n	8001f14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	08da      	lsrs	r2, r3, #3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3208      	adds	r2, #8
 8001ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	220f      	movs	r2, #15
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	4013      	ands	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	08da      	lsrs	r2, r3, #3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3208      	adds	r2, #8
 8001f0e:	69b9      	ldr	r1, [r7, #24]
 8001f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	2203      	movs	r2, #3
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	43db      	mvns	r3, r3
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 0203 	and.w	r2, r3, #3
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 80ae 	beq.w	80020b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	4b5d      	ldr	r3, [pc, #372]	; (80020d0 <HAL_GPIO_Init+0x300>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5e:	4a5c      	ldr	r2, [pc, #368]	; (80020d0 <HAL_GPIO_Init+0x300>)
 8001f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f64:	6453      	str	r3, [r2, #68]	; 0x44
 8001f66:	4b5a      	ldr	r3, [pc, #360]	; (80020d0 <HAL_GPIO_Init+0x300>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f72:	4a58      	ldr	r2, [pc, #352]	; (80020d4 <HAL_GPIO_Init+0x304>)
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	089b      	lsrs	r3, r3, #2
 8001f78:	3302      	adds	r3, #2
 8001f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	220f      	movs	r2, #15
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4013      	ands	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a4f      	ldr	r2, [pc, #316]	; (80020d8 <HAL_GPIO_Init+0x308>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d025      	beq.n	8001fea <HAL_GPIO_Init+0x21a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a4e      	ldr	r2, [pc, #312]	; (80020dc <HAL_GPIO_Init+0x30c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d01f      	beq.n	8001fe6 <HAL_GPIO_Init+0x216>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a4d      	ldr	r2, [pc, #308]	; (80020e0 <HAL_GPIO_Init+0x310>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d019      	beq.n	8001fe2 <HAL_GPIO_Init+0x212>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a4c      	ldr	r2, [pc, #304]	; (80020e4 <HAL_GPIO_Init+0x314>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d013      	beq.n	8001fde <HAL_GPIO_Init+0x20e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a4b      	ldr	r2, [pc, #300]	; (80020e8 <HAL_GPIO_Init+0x318>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d00d      	beq.n	8001fda <HAL_GPIO_Init+0x20a>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a4a      	ldr	r2, [pc, #296]	; (80020ec <HAL_GPIO_Init+0x31c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d007      	beq.n	8001fd6 <HAL_GPIO_Init+0x206>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a49      	ldr	r2, [pc, #292]	; (80020f0 <HAL_GPIO_Init+0x320>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d101      	bne.n	8001fd2 <HAL_GPIO_Init+0x202>
 8001fce:	2306      	movs	r3, #6
 8001fd0:	e00c      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fd2:	2307      	movs	r3, #7
 8001fd4:	e00a      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	e008      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fda:	2304      	movs	r3, #4
 8001fdc:	e006      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e004      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	e002      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <HAL_GPIO_Init+0x21c>
 8001fea:	2300      	movs	r3, #0
 8001fec:	69fa      	ldr	r2, [r7, #28]
 8001fee:	f002 0203 	and.w	r2, r2, #3
 8001ff2:	0092      	lsls	r2, r2, #2
 8001ff4:	4093      	lsls	r3, r2
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ffc:	4935      	ldr	r1, [pc, #212]	; (80020d4 <HAL_GPIO_Init+0x304>)
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	089b      	lsrs	r3, r3, #2
 8002002:	3302      	adds	r3, #2
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800200a:	4b3a      	ldr	r3, [pc, #232]	; (80020f4 <HAL_GPIO_Init+0x324>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	43db      	mvns	r3, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4013      	ands	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	4313      	orrs	r3, r2
 800202c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800202e:	4a31      	ldr	r2, [pc, #196]	; (80020f4 <HAL_GPIO_Init+0x324>)
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002034:	4b2f      	ldr	r3, [pc, #188]	; (80020f4 <HAL_GPIO_Init+0x324>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	4313      	orrs	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002058:	4a26      	ldr	r2, [pc, #152]	; (80020f4 <HAL_GPIO_Init+0x324>)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800205e:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <HAL_GPIO_Init+0x324>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	43db      	mvns	r3, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4013      	ands	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002082:	4a1c      	ldr	r2, [pc, #112]	; (80020f4 <HAL_GPIO_Init+0x324>)
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002088:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <HAL_GPIO_Init+0x324>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020ac:	4a11      	ldr	r2, [pc, #68]	; (80020f4 <HAL_GPIO_Init+0x324>)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	3301      	adds	r3, #1
 80020b6:	61fb      	str	r3, [r7, #28]
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	2b0f      	cmp	r3, #15
 80020bc:	f67f ae96 	bls.w	8001dec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	3724      	adds	r7, #36	; 0x24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40013800 	.word	0x40013800
 80020d8:	40020000 	.word	0x40020000
 80020dc:	40020400 	.word	0x40020400
 80020e0:	40020800 	.word	0x40020800
 80020e4:	40020c00 	.word	0x40020c00
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40021400 	.word	0x40021400
 80020f0:	40021800 	.word	0x40021800
 80020f4:	40013c00 	.word	0x40013c00

080020f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691a      	ldr	r2, [r3, #16]
 8002108:	887b      	ldrh	r3, [r7, #2]
 800210a:	4013      	ands	r3, r2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d002      	beq.n	8002116 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002110:	2301      	movs	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	e001      	b.n	800211a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800211a:	7bfb      	ldrb	r3, [r7, #15]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
 8002134:	4613      	mov	r3, r2
 8002136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002138:	787b      	ldrb	r3, [r7, #1]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800213e:	887a      	ldrh	r2, [r7, #2]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002144:	e003      	b.n	800214e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002146:	887b      	ldrh	r3, [r7, #2]
 8002148:	041a      	lsls	r2, r3, #16
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	619a      	str	r2, [r3, #24]
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002166:	4b08      	ldr	r3, [pc, #32]	; (8002188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	4013      	ands	r3, r2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d006      	beq.n	8002180 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002172:	4a05      	ldr	r2, [pc, #20]	; (8002188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fa8c 	bl	8000698 <HAL_GPIO_EXTI_Callback>
  }
}
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40013c00 	.word	0x40013c00

0800218c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0cc      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021a0:	4b68      	ldr	r3, [pc, #416]	; (8002344 <HAL_RCC_ClockConfig+0x1b8>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 030f 	and.w	r3, r3, #15
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d90c      	bls.n	80021c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ae:	4b65      	ldr	r3, [pc, #404]	; (8002344 <HAL_RCC_ClockConfig+0x1b8>)
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	b2d2      	uxtb	r2, r2
 80021b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b6:	4b63      	ldr	r3, [pc, #396]	; (8002344 <HAL_RCC_ClockConfig+0x1b8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d001      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e0b8      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d020      	beq.n	8002216 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d005      	beq.n	80021ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021e0:	4b59      	ldr	r3, [pc, #356]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	4a58      	ldr	r2, [pc, #352]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d005      	beq.n	8002204 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021f8:	4b53      	ldr	r3, [pc, #332]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	4a52      	ldr	r2, [pc, #328]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002202:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002204:	4b50      	ldr	r3, [pc, #320]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	494d      	ldr	r1, [pc, #308]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 8002212:	4313      	orrs	r3, r2
 8002214:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d044      	beq.n	80022ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d107      	bne.n	800223a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222a:	4b47      	ldr	r3, [pc, #284]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d119      	bne.n	800226a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e07f      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d003      	beq.n	800224a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002246:	2b03      	cmp	r3, #3
 8002248:	d107      	bne.n	800225a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800224a:	4b3f      	ldr	r3, [pc, #252]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d109      	bne.n	800226a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e06f      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800225a:	4b3b      	ldr	r3, [pc, #236]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d101      	bne.n	800226a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e067      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800226a:	4b37      	ldr	r3, [pc, #220]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f023 0203 	bic.w	r2, r3, #3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4934      	ldr	r1, [pc, #208]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 8002278:	4313      	orrs	r3, r2
 800227a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800227c:	f7ff fbd4 	bl	8001a28 <HAL_GetTick>
 8002280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002282:	e00a      	b.n	800229a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002284:	f7ff fbd0 	bl	8001a28 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002292:	4293      	cmp	r3, r2
 8002294:	d901      	bls.n	800229a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e04f      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229a:	4b2b      	ldr	r3, [pc, #172]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 020c 	and.w	r2, r3, #12
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d1eb      	bne.n	8002284 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022ac:	4b25      	ldr	r3, [pc, #148]	; (8002344 <HAL_RCC_ClockConfig+0x1b8>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 030f 	and.w	r3, r3, #15
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d20c      	bcs.n	80022d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ba:	4b22      	ldr	r3, [pc, #136]	; (8002344 <HAL_RCC_ClockConfig+0x1b8>)
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c2:	4b20      	ldr	r3, [pc, #128]	; (8002344 <HAL_RCC_ClockConfig+0x1b8>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 030f 	and.w	r3, r3, #15
 80022ca:	683a      	ldr	r2, [r7, #0]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d001      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e032      	b.n	800233a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d008      	beq.n	80022f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022e0:	4b19      	ldr	r3, [pc, #100]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	4916      	ldr	r1, [pc, #88]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0308 	and.w	r3, r3, #8
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d009      	beq.n	8002312 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022fe:	4b12      	ldr	r3, [pc, #72]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	490e      	ldr	r1, [pc, #56]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800230e:	4313      	orrs	r3, r2
 8002310:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002312:	f000 f855 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 8002316:	4602      	mov	r2, r0
 8002318:	4b0b      	ldr	r3, [pc, #44]	; (8002348 <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	091b      	lsrs	r3, r3, #4
 800231e:	f003 030f 	and.w	r3, r3, #15
 8002322:	490a      	ldr	r1, [pc, #40]	; (800234c <HAL_RCC_ClockConfig+0x1c0>)
 8002324:	5ccb      	ldrb	r3, [r1, r3]
 8002326:	fa22 f303 	lsr.w	r3, r2, r3
 800232a:	4a09      	ldr	r2, [pc, #36]	; (8002350 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <HAL_RCC_ClockConfig+0x1c8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fb34 	bl	80019a0 <HAL_InitTick>

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023c00 	.word	0x40023c00
 8002348:	40023800 	.word	0x40023800
 800234c:	08006bb8 	.word	0x08006bb8
 8002350:	20000000 	.word	0x20000000
 8002354:	20000004 	.word	0x20000004

08002358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800235c:	4b03      	ldr	r3, [pc, #12]	; (800236c <HAL_RCC_GetHCLKFreq+0x14>)
 800235e:	681b      	ldr	r3, [r3, #0]
}
 8002360:	4618      	mov	r0, r3
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000000 	.word	0x20000000

08002370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002374:	f7ff fff0 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 8002378:	4602      	mov	r2, r0
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	0a9b      	lsrs	r3, r3, #10
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	4903      	ldr	r1, [pc, #12]	; (8002394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002386:	5ccb      	ldrb	r3, [r1, r3]
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800238c:	4618      	mov	r0, r3
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40023800 	.word	0x40023800
 8002394:	08006bc8 	.word	0x08006bc8

08002398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800239c:	f7ff ffdc 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 80023a0:	4602      	mov	r2, r0
 80023a2:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	0b5b      	lsrs	r3, r3, #13
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	4903      	ldr	r1, [pc, #12]	; (80023bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80023ae:	5ccb      	ldrb	r3, [r1, r3]
 80023b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40023800 	.word	0x40023800
 80023bc:	08006bc8 	.word	0x08006bc8

080023c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023c4:	b0ae      	sub	sp, #184	; 0xb8
 80023c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023e6:	4bcb      	ldr	r3, [pc, #812]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	2b0c      	cmp	r3, #12
 80023f0:	f200 8206 	bhi.w	8002800 <HAL_RCC_GetSysClockFreq+0x440>
 80023f4:	a201      	add	r2, pc, #4	; (adr r2, 80023fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80023f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fa:	bf00      	nop
 80023fc:	08002431 	.word	0x08002431
 8002400:	08002801 	.word	0x08002801
 8002404:	08002801 	.word	0x08002801
 8002408:	08002801 	.word	0x08002801
 800240c:	08002439 	.word	0x08002439
 8002410:	08002801 	.word	0x08002801
 8002414:	08002801 	.word	0x08002801
 8002418:	08002801 	.word	0x08002801
 800241c:	08002441 	.word	0x08002441
 8002420:	08002801 	.word	0x08002801
 8002424:	08002801 	.word	0x08002801
 8002428:	08002801 	.word	0x08002801
 800242c:	08002631 	.word	0x08002631
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002430:	4bb9      	ldr	r3, [pc, #740]	; (8002718 <HAL_RCC_GetSysClockFreq+0x358>)
 8002432:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002436:	e1e7      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002438:	4bb8      	ldr	r3, [pc, #736]	; (800271c <HAL_RCC_GetSysClockFreq+0x35c>)
 800243a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800243e:	e1e3      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002440:	4bb4      	ldr	r3, [pc, #720]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002448:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800244c:	4bb1      	ldr	r3, [pc, #708]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d071      	beq.n	800253c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002458:	4bae      	ldr	r3, [pc, #696]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	099b      	lsrs	r3, r3, #6
 800245e:	2200      	movs	r2, #0
 8002460:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002464:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002468:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800246c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002474:	2300      	movs	r3, #0
 8002476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800247a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800247e:	4622      	mov	r2, r4
 8002480:	462b      	mov	r3, r5
 8002482:	f04f 0000 	mov.w	r0, #0
 8002486:	f04f 0100 	mov.w	r1, #0
 800248a:	0159      	lsls	r1, r3, #5
 800248c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002490:	0150      	lsls	r0, r2, #5
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4621      	mov	r1, r4
 8002498:	1a51      	subs	r1, r2, r1
 800249a:	6439      	str	r1, [r7, #64]	; 0x40
 800249c:	4629      	mov	r1, r5
 800249e:	eb63 0301 	sbc.w	r3, r3, r1
 80024a2:	647b      	str	r3, [r7, #68]	; 0x44
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	f04f 0300 	mov.w	r3, #0
 80024ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80024b0:	4649      	mov	r1, r9
 80024b2:	018b      	lsls	r3, r1, #6
 80024b4:	4641      	mov	r1, r8
 80024b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ba:	4641      	mov	r1, r8
 80024bc:	018a      	lsls	r2, r1, #6
 80024be:	4641      	mov	r1, r8
 80024c0:	1a51      	subs	r1, r2, r1
 80024c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80024c4:	4649      	mov	r1, r9
 80024c6:	eb63 0301 	sbc.w	r3, r3, r1
 80024ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80024d8:	4649      	mov	r1, r9
 80024da:	00cb      	lsls	r3, r1, #3
 80024dc:	4641      	mov	r1, r8
 80024de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024e2:	4641      	mov	r1, r8
 80024e4:	00ca      	lsls	r2, r1, #3
 80024e6:	4610      	mov	r0, r2
 80024e8:	4619      	mov	r1, r3
 80024ea:	4603      	mov	r3, r0
 80024ec:	4622      	mov	r2, r4
 80024ee:	189b      	adds	r3, r3, r2
 80024f0:	633b      	str	r3, [r7, #48]	; 0x30
 80024f2:	462b      	mov	r3, r5
 80024f4:	460a      	mov	r2, r1
 80024f6:	eb42 0303 	adc.w	r3, r2, r3
 80024fa:	637b      	str	r3, [r7, #52]	; 0x34
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	f04f 0300 	mov.w	r3, #0
 8002504:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002508:	4629      	mov	r1, r5
 800250a:	024b      	lsls	r3, r1, #9
 800250c:	4621      	mov	r1, r4
 800250e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002512:	4621      	mov	r1, r4
 8002514:	024a      	lsls	r2, r1, #9
 8002516:	4610      	mov	r0, r2
 8002518:	4619      	mov	r1, r3
 800251a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800251e:	2200      	movs	r2, #0
 8002520:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002524:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002528:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800252c:	f7fd fec0 	bl	80002b0 <__aeabi_uldivmod>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	4613      	mov	r3, r2
 8002536:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800253a:	e067      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800253c:	4b75      	ldr	r3, [pc, #468]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	099b      	lsrs	r3, r3, #6
 8002542:	2200      	movs	r2, #0
 8002544:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002548:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800254c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002554:	67bb      	str	r3, [r7, #120]	; 0x78
 8002556:	2300      	movs	r3, #0
 8002558:	67fb      	str	r3, [r7, #124]	; 0x7c
 800255a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800255e:	4622      	mov	r2, r4
 8002560:	462b      	mov	r3, r5
 8002562:	f04f 0000 	mov.w	r0, #0
 8002566:	f04f 0100 	mov.w	r1, #0
 800256a:	0159      	lsls	r1, r3, #5
 800256c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002570:	0150      	lsls	r0, r2, #5
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4621      	mov	r1, r4
 8002578:	1a51      	subs	r1, r2, r1
 800257a:	62b9      	str	r1, [r7, #40]	; 0x28
 800257c:	4629      	mov	r1, r5
 800257e:	eb63 0301 	sbc.w	r3, r3, r1
 8002582:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	f04f 0300 	mov.w	r3, #0
 800258c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002590:	4649      	mov	r1, r9
 8002592:	018b      	lsls	r3, r1, #6
 8002594:	4641      	mov	r1, r8
 8002596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800259a:	4641      	mov	r1, r8
 800259c:	018a      	lsls	r2, r1, #6
 800259e:	4641      	mov	r1, r8
 80025a0:	ebb2 0a01 	subs.w	sl, r2, r1
 80025a4:	4649      	mov	r1, r9
 80025a6:	eb63 0b01 	sbc.w	fp, r3, r1
 80025aa:	f04f 0200 	mov.w	r2, #0
 80025ae:	f04f 0300 	mov.w	r3, #0
 80025b2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80025b6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80025ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025be:	4692      	mov	sl, r2
 80025c0:	469b      	mov	fp, r3
 80025c2:	4623      	mov	r3, r4
 80025c4:	eb1a 0303 	adds.w	r3, sl, r3
 80025c8:	623b      	str	r3, [r7, #32]
 80025ca:	462b      	mov	r3, r5
 80025cc:	eb4b 0303 	adc.w	r3, fp, r3
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80025de:	4629      	mov	r1, r5
 80025e0:	028b      	lsls	r3, r1, #10
 80025e2:	4621      	mov	r1, r4
 80025e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025e8:	4621      	mov	r1, r4
 80025ea:	028a      	lsls	r2, r1, #10
 80025ec:	4610      	mov	r0, r2
 80025ee:	4619      	mov	r1, r3
 80025f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025f4:	2200      	movs	r2, #0
 80025f6:	673b      	str	r3, [r7, #112]	; 0x70
 80025f8:	677a      	str	r2, [r7, #116]	; 0x74
 80025fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80025fe:	f7fd fe57 	bl	80002b0 <__aeabi_uldivmod>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4613      	mov	r3, r2
 8002608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800260c:	4b41      	ldr	r3, [pc, #260]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	0c1b      	lsrs	r3, r3, #16
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	3301      	adds	r3, #1
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800261e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800262e:	e0eb      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002630:	4b38      	ldr	r3, [pc, #224]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002638:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800263c:	4b35      	ldr	r3, [pc, #212]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d06b      	beq.n	8002720 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002648:	4b32      	ldr	r3, [pc, #200]	; (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	099b      	lsrs	r3, r3, #6
 800264e:	2200      	movs	r2, #0
 8002650:	66bb      	str	r3, [r7, #104]	; 0x68
 8002652:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002654:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800265a:	663b      	str	r3, [r7, #96]	; 0x60
 800265c:	2300      	movs	r3, #0
 800265e:	667b      	str	r3, [r7, #100]	; 0x64
 8002660:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002664:	4622      	mov	r2, r4
 8002666:	462b      	mov	r3, r5
 8002668:	f04f 0000 	mov.w	r0, #0
 800266c:	f04f 0100 	mov.w	r1, #0
 8002670:	0159      	lsls	r1, r3, #5
 8002672:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002676:	0150      	lsls	r0, r2, #5
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4621      	mov	r1, r4
 800267e:	1a51      	subs	r1, r2, r1
 8002680:	61b9      	str	r1, [r7, #24]
 8002682:	4629      	mov	r1, r5
 8002684:	eb63 0301 	sbc.w	r3, r3, r1
 8002688:	61fb      	str	r3, [r7, #28]
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	f04f 0300 	mov.w	r3, #0
 8002692:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002696:	4659      	mov	r1, fp
 8002698:	018b      	lsls	r3, r1, #6
 800269a:	4651      	mov	r1, sl
 800269c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026a0:	4651      	mov	r1, sl
 80026a2:	018a      	lsls	r2, r1, #6
 80026a4:	4651      	mov	r1, sl
 80026a6:	ebb2 0801 	subs.w	r8, r2, r1
 80026aa:	4659      	mov	r1, fp
 80026ac:	eb63 0901 	sbc.w	r9, r3, r1
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	f04f 0300 	mov.w	r3, #0
 80026b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026c4:	4690      	mov	r8, r2
 80026c6:	4699      	mov	r9, r3
 80026c8:	4623      	mov	r3, r4
 80026ca:	eb18 0303 	adds.w	r3, r8, r3
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	462b      	mov	r3, r5
 80026d2:	eb49 0303 	adc.w	r3, r9, r3
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	f04f 0300 	mov.w	r3, #0
 80026e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80026e4:	4629      	mov	r1, r5
 80026e6:	024b      	lsls	r3, r1, #9
 80026e8:	4621      	mov	r1, r4
 80026ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026ee:	4621      	mov	r1, r4
 80026f0:	024a      	lsls	r2, r1, #9
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026fa:	2200      	movs	r2, #0
 80026fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80026fe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002700:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002704:	f7fd fdd4 	bl	80002b0 <__aeabi_uldivmod>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4613      	mov	r3, r2
 800270e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002712:	e065      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x420>
 8002714:	40023800 	.word	0x40023800
 8002718:	00f42400 	.word	0x00f42400
 800271c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002720:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <HAL_RCC_GetSysClockFreq+0x458>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	099b      	lsrs	r3, r3, #6
 8002726:	2200      	movs	r2, #0
 8002728:	4618      	mov	r0, r3
 800272a:	4611      	mov	r1, r2
 800272c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002730:	653b      	str	r3, [r7, #80]	; 0x50
 8002732:	2300      	movs	r3, #0
 8002734:	657b      	str	r3, [r7, #84]	; 0x54
 8002736:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800273a:	4642      	mov	r2, r8
 800273c:	464b      	mov	r3, r9
 800273e:	f04f 0000 	mov.w	r0, #0
 8002742:	f04f 0100 	mov.w	r1, #0
 8002746:	0159      	lsls	r1, r3, #5
 8002748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800274c:	0150      	lsls	r0, r2, #5
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4641      	mov	r1, r8
 8002754:	1a51      	subs	r1, r2, r1
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	4649      	mov	r1, r9
 800275a:	eb63 0301 	sbc.w	r3, r3, r1
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800276c:	4659      	mov	r1, fp
 800276e:	018b      	lsls	r3, r1, #6
 8002770:	4651      	mov	r1, sl
 8002772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002776:	4651      	mov	r1, sl
 8002778:	018a      	lsls	r2, r1, #6
 800277a:	4651      	mov	r1, sl
 800277c:	1a54      	subs	r4, r2, r1
 800277e:	4659      	mov	r1, fp
 8002780:	eb63 0501 	sbc.w	r5, r3, r1
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	00eb      	lsls	r3, r5, #3
 800278e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002792:	00e2      	lsls	r2, r4, #3
 8002794:	4614      	mov	r4, r2
 8002796:	461d      	mov	r5, r3
 8002798:	4643      	mov	r3, r8
 800279a:	18e3      	adds	r3, r4, r3
 800279c:	603b      	str	r3, [r7, #0]
 800279e:	464b      	mov	r3, r9
 80027a0:	eb45 0303 	adc.w	r3, r5, r3
 80027a4:	607b      	str	r3, [r7, #4]
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027b2:	4629      	mov	r1, r5
 80027b4:	028b      	lsls	r3, r1, #10
 80027b6:	4621      	mov	r1, r4
 80027b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027bc:	4621      	mov	r1, r4
 80027be:	028a      	lsls	r2, r1, #10
 80027c0:	4610      	mov	r0, r2
 80027c2:	4619      	mov	r1, r3
 80027c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027c8:	2200      	movs	r2, #0
 80027ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80027cc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80027ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80027d2:	f7fd fd6d 	bl	80002b0 <__aeabi_uldivmod>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	4613      	mov	r3, r2
 80027dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027e0:	4b0d      	ldr	r3, [pc, #52]	; (8002818 <HAL_RCC_GetSysClockFreq+0x458>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	0f1b      	lsrs	r3, r3, #28
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80027ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80027f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027fe:	e003      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002800:	4b06      	ldr	r3, [pc, #24]	; (800281c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002802:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002806:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002808:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800280c:	4618      	mov	r0, r3
 800280e:	37b8      	adds	r7, #184	; 0xb8
 8002810:	46bd      	mov	sp, r7
 8002812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800
 800281c:	00f42400 	.word	0x00f42400

08002820 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e28d      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 8083 	beq.w	8002946 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002840:	4b94      	ldr	r3, [pc, #592]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 030c 	and.w	r3, r3, #12
 8002848:	2b04      	cmp	r3, #4
 800284a:	d019      	beq.n	8002880 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800284c:	4b91      	ldr	r3, [pc, #580]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002854:	2b08      	cmp	r3, #8
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002858:	4b8e      	ldr	r3, [pc, #568]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002860:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002864:	d00c      	beq.n	8002880 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002866:	4b8b      	ldr	r3, [pc, #556]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800286e:	2b0c      	cmp	r3, #12
 8002870:	d112      	bne.n	8002898 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002872:	4b88      	ldr	r3, [pc, #544]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800287e:	d10b      	bne.n	8002898 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002880:	4b84      	ldr	r3, [pc, #528]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d05b      	beq.n	8002944 <HAL_RCC_OscConfig+0x124>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d157      	bne.n	8002944 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e25a      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a0:	d106      	bne.n	80028b0 <HAL_RCC_OscConfig+0x90>
 80028a2:	4b7c      	ldr	r3, [pc, #496]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a7b      	ldr	r2, [pc, #492]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	e01d      	b.n	80028ec <HAL_RCC_OscConfig+0xcc>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028b8:	d10c      	bne.n	80028d4 <HAL_RCC_OscConfig+0xb4>
 80028ba:	4b76      	ldr	r3, [pc, #472]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a75      	ldr	r2, [pc, #468]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	4b73      	ldr	r3, [pc, #460]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a72      	ldr	r2, [pc, #456]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e00b      	b.n	80028ec <HAL_RCC_OscConfig+0xcc>
 80028d4:	4b6f      	ldr	r3, [pc, #444]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a6e      	ldr	r2, [pc, #440]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028de:	6013      	str	r3, [r2, #0]
 80028e0:	4b6c      	ldr	r3, [pc, #432]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a6b      	ldr	r2, [pc, #428]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d013      	beq.n	800291c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f4:	f7ff f898 	bl	8001a28 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028fc:	f7ff f894 	bl	8001a28 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	; 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e21f      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290e:	4b61      	ldr	r3, [pc, #388]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0f0      	beq.n	80028fc <HAL_RCC_OscConfig+0xdc>
 800291a:	e014      	b.n	8002946 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff f884 	bl	8001a28 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002924:	f7ff f880 	bl	8001a28 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	; 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e20b      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002936:	4b57      	ldr	r3, [pc, #348]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f0      	bne.n	8002924 <HAL_RCC_OscConfig+0x104>
 8002942:	e000      	b.n	8002946 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d06f      	beq.n	8002a32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002952:	4b50      	ldr	r3, [pc, #320]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b00      	cmp	r3, #0
 800295c:	d017      	beq.n	800298e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800295e:	4b4d      	ldr	r3, [pc, #308]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002966:	2b08      	cmp	r3, #8
 8002968:	d105      	bne.n	8002976 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800296a:	4b4a      	ldr	r3, [pc, #296]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002976:	4b47      	ldr	r3, [pc, #284]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800297e:	2b0c      	cmp	r3, #12
 8002980:	d11c      	bne.n	80029bc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002982:	4b44      	ldr	r3, [pc, #272]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d116      	bne.n	80029bc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298e:	4b41      	ldr	r3, [pc, #260]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_RCC_OscConfig+0x186>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d001      	beq.n	80029a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e1d3      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b3b      	ldr	r3, [pc, #236]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4937      	ldr	r1, [pc, #220]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ba:	e03a      	b.n	8002a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c4:	4b34      	ldr	r3, [pc, #208]	; (8002a98 <HAL_RCC_OscConfig+0x278>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ca:	f7ff f82d 	bl	8001a28 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029d2:	f7ff f829 	bl	8001a28 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1b4      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	4b2b      	ldr	r3, [pc, #172]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f0:	4b28      	ldr	r3, [pc, #160]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	4925      	ldr	r1, [pc, #148]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e015      	b.n	8002a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a06:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <HAL_RCC_OscConfig+0x278>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7ff f80c 	bl	8001a28 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a14:	f7ff f808 	bl	8001a28 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e193      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d036      	beq.n	8002aac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d016      	beq.n	8002a74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <HAL_RCC_OscConfig+0x27c>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4c:	f7fe ffec 	bl	8001a28 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a54:	f7fe ffe8 	bl	8001a28 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e173      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x234>
 8002a72:	e01b      	b.n	8002aac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <HAL_RCC_OscConfig+0x27c>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a7a:	f7fe ffd5 	bl	8001a28 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a80:	e00e      	b.n	8002aa0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a82:	f7fe ffd1 	bl	8001a28 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d907      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e15c      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
 8002a94:	40023800 	.word	0x40023800
 8002a98:	42470000 	.word	0x42470000
 8002a9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa0:	4b8a      	ldr	r3, [pc, #552]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1ea      	bne.n	8002a82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 8097 	beq.w	8002be8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aba:	2300      	movs	r3, #0
 8002abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002abe:	4b83      	ldr	r3, [pc, #524]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	4b7f      	ldr	r3, [pc, #508]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	4a7e      	ldr	r2, [pc, #504]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8002ada:	4b7c      	ldr	r3, [pc, #496]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aea:	4b79      	ldr	r3, [pc, #484]	; (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d118      	bne.n	8002b28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002af6:	4b76      	ldr	r3, [pc, #472]	; (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a75      	ldr	r2, [pc, #468]	; (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b02:	f7fe ff91 	bl	8001a28 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0a:	f7fe ff8d 	bl	8001a28 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e118      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	4b6c      	ldr	r3, [pc, #432]	; (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x31e>
 8002b30:	4b66      	ldr	r3, [pc, #408]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b34:	4a65      	ldr	r2, [pc, #404]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b3c:	e01c      	b.n	8002b78 <HAL_RCC_OscConfig+0x358>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b05      	cmp	r3, #5
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCC_OscConfig+0x340>
 8002b46:	4b61      	ldr	r3, [pc, #388]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4a:	4a60      	ldr	r2, [pc, #384]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b4c:	f043 0304 	orr.w	r3, r3, #4
 8002b50:	6713      	str	r3, [r2, #112]	; 0x70
 8002b52:	4b5e      	ldr	r3, [pc, #376]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b56:	4a5d      	ldr	r2, [pc, #372]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCC_OscConfig+0x358>
 8002b60:	4b5a      	ldr	r3, [pc, #360]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b64:	4a59      	ldr	r2, [pc, #356]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b66:	f023 0301 	bic.w	r3, r3, #1
 8002b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b6c:	4b57      	ldr	r3, [pc, #348]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b70:	4a56      	ldr	r2, [pc, #344]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b72:	f023 0304 	bic.w	r3, r3, #4
 8002b76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d015      	beq.n	8002bac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b80:	f7fe ff52 	bl	8001a28 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b86:	e00a      	b.n	8002b9e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b88:	f7fe ff4e 	bl	8001a28 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e0d7      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9e:	4b4b      	ldr	r3, [pc, #300]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0ee      	beq.n	8002b88 <HAL_RCC_OscConfig+0x368>
 8002baa:	e014      	b.n	8002bd6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bac:	f7fe ff3c 	bl	8001a28 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb4:	f7fe ff38 	bl	8001a28 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e0c1      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bca:	4b40      	ldr	r3, [pc, #256]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1ee      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bd6:	7dfb      	ldrb	r3, [r7, #23]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d105      	bne.n	8002be8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bdc:	4b3b      	ldr	r3, [pc, #236]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	4a3a      	ldr	r2, [pc, #232]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002be2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002be6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 80ad 	beq.w	8002d4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bf2:	4b36      	ldr	r3, [pc, #216]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d060      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d145      	bne.n	8002c92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c06:	4b33      	ldr	r3, [pc, #204]	; (8002cd4 <HAL_RCC_OscConfig+0x4b4>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0c:	f7fe ff0c 	bl	8001a28 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c14:	f7fe ff08 	bl	8001a28 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e093      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	4b29      	ldr	r3, [pc, #164]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	019b      	lsls	r3, r3, #6
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c48:	085b      	lsrs	r3, r3, #1
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	041b      	lsls	r3, r3, #16
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	061b      	lsls	r3, r3, #24
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	071b      	lsls	r3, r3, #28
 8002c5e:	491b      	ldr	r1, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c64:	4b1b      	ldr	r3, [pc, #108]	; (8002cd4 <HAL_RCC_OscConfig+0x4b4>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6a:	f7fe fedd 	bl	8001a28 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c72:	f7fe fed9 	bl	8001a28 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e064      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c84:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x452>
 8002c90:	e05c      	b.n	8002d4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c92:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <HAL_RCC_OscConfig+0x4b4>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7fe fec6 	bl	8001a28 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7fe fec2 	bl	8001a28 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e04d      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb2:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x480>
 8002cbe:	e045      	b.n	8002d4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e040      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	; (8002d58 <HAL_RCC_OscConfig+0x538>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d030      	beq.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d129      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d122      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d08:	4013      	ands	r3, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d119      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1e:	085b      	lsrs	r3, r3, #1
 8002d20:	3b01      	subs	r3, #1
 8002d22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d10f      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d107      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e000      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40023800 	.word	0x40023800

08002d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e041      	b.n	8002df2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d106      	bne.n	8002d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fe fc2a 	bl	80015dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3304      	adds	r3, #4
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4610      	mov	r0, r2
 8002d9c:	f000 fbf0 	bl	8003580 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e041      	b.n	8002e90 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d106      	bne.n	8002e26 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f839 	bl	8002e98 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2202      	movs	r2, #2
 8002e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	3304      	adds	r3, #4
 8002e36:	4619      	mov	r1, r3
 8002e38:	4610      	mov	r0, r2
 8002e3a:	f000 fba1 	bl	8003580 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d109      	bne.n	8002ed4 <HAL_TIM_OC_Start_IT+0x28>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	bf14      	ite	ne
 8002ecc:	2301      	movne	r3, #1
 8002ece:	2300      	moveq	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	e022      	b.n	8002f1a <HAL_TIM_OC_Start_IT+0x6e>
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d109      	bne.n	8002eee <HAL_TIM_OC_Start_IT+0x42>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	bf14      	ite	ne
 8002ee6:	2301      	movne	r3, #1
 8002ee8:	2300      	moveq	r3, #0
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	e015      	b.n	8002f1a <HAL_TIM_OC_Start_IT+0x6e>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d109      	bne.n	8002f08 <HAL_TIM_OC_Start_IT+0x5c>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	bf14      	ite	ne
 8002f00:	2301      	movne	r3, #1
 8002f02:	2300      	moveq	r3, #0
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	e008      	b.n	8002f1a <HAL_TIM_OC_Start_IT+0x6e>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	bf14      	ite	ne
 8002f14:	2301      	movne	r3, #1
 8002f16:	2300      	moveq	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e0c7      	b.n	80030b2 <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d104      	bne.n	8002f32 <HAL_TIM_OC_Start_IT+0x86>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f30:	e013      	b.n	8002f5a <HAL_TIM_OC_Start_IT+0xae>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	2b04      	cmp	r3, #4
 8002f36:	d104      	bne.n	8002f42 <HAL_TIM_OC_Start_IT+0x96>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f40:	e00b      	b.n	8002f5a <HAL_TIM_OC_Start_IT+0xae>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	2b08      	cmp	r3, #8
 8002f46:	d104      	bne.n	8002f52 <HAL_TIM_OC_Start_IT+0xa6>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f50:	e003      	b.n	8002f5a <HAL_TIM_OC_Start_IT+0xae>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2202      	movs	r2, #2
 8002f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	2b0c      	cmp	r3, #12
 8002f5e:	d841      	bhi.n	8002fe4 <HAL_TIM_OC_Start_IT+0x138>
 8002f60:	a201      	add	r2, pc, #4	; (adr r2, 8002f68 <HAL_TIM_OC_Start_IT+0xbc>)
 8002f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f66:	bf00      	nop
 8002f68:	08002f9d 	.word	0x08002f9d
 8002f6c:	08002fe5 	.word	0x08002fe5
 8002f70:	08002fe5 	.word	0x08002fe5
 8002f74:	08002fe5 	.word	0x08002fe5
 8002f78:	08002faf 	.word	0x08002faf
 8002f7c:	08002fe5 	.word	0x08002fe5
 8002f80:	08002fe5 	.word	0x08002fe5
 8002f84:	08002fe5 	.word	0x08002fe5
 8002f88:	08002fc1 	.word	0x08002fc1
 8002f8c:	08002fe5 	.word	0x08002fe5
 8002f90:	08002fe5 	.word	0x08002fe5
 8002f94:	08002fe5 	.word	0x08002fe5
 8002f98:	08002fd3 	.word	0x08002fd3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0202 	orr.w	r2, r2, #2
 8002faa:	60da      	str	r2, [r3, #12]
      break;
 8002fac:	e01d      	b.n	8002fea <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f042 0204 	orr.w	r2, r2, #4
 8002fbc:	60da      	str	r2, [r3, #12]
      break;
 8002fbe:	e014      	b.n	8002fea <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0208 	orr.w	r2, r2, #8
 8002fce:	60da      	str	r2, [r3, #12]
      break;
 8002fd0:	e00b      	b.n	8002fea <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68da      	ldr	r2, [r3, #12]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0210 	orr.w	r2, r2, #16
 8002fe0:	60da      	str	r2, [r3, #12]
      break;
 8002fe2:	e002      	b.n	8002fea <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fe8:	bf00      	nop
  }

  if (status == HAL_OK)
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d15f      	bne.n	80030b0 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	6839      	ldr	r1, [r7, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 fdab 	bl	8003b54 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a2e      	ldr	r2, [pc, #184]	; (80030bc <HAL_TIM_OC_Start_IT+0x210>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d004      	beq.n	8003012 <HAL_TIM_OC_Start_IT+0x166>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a2c      	ldr	r2, [pc, #176]	; (80030c0 <HAL_TIM_OC_Start_IT+0x214>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d101      	bne.n	8003016 <HAL_TIM_OC_Start_IT+0x16a>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <HAL_TIM_OC_Start_IT+0x16c>
 8003016:	2300      	movs	r3, #0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d007      	beq.n	800302c <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800302a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a22      	ldr	r2, [pc, #136]	; (80030bc <HAL_TIM_OC_Start_IT+0x210>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d022      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800303e:	d01d      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a1f      	ldr	r2, [pc, #124]	; (80030c4 <HAL_TIM_OC_Start_IT+0x218>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d018      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a1e      	ldr	r2, [pc, #120]	; (80030c8 <HAL_TIM_OC_Start_IT+0x21c>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d013      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a1c      	ldr	r2, [pc, #112]	; (80030cc <HAL_TIM_OC_Start_IT+0x220>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00e      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a17      	ldr	r2, [pc, #92]	; (80030c0 <HAL_TIM_OC_Start_IT+0x214>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d009      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a18      	ldr	r2, [pc, #96]	; (80030d0 <HAL_TIM_OC_Start_IT+0x224>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d004      	beq.n	800307c <HAL_TIM_OC_Start_IT+0x1d0>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <HAL_TIM_OC_Start_IT+0x228>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d111      	bne.n	80030a0 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b06      	cmp	r3, #6
 800308c:	d010      	beq.n	80030b0 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0201 	orr.w	r2, r2, #1
 800309c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800309e:	e007      	b.n	80030b0 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80030b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40010000 	.word	0x40010000
 80030c0:	40010400 	.word	0x40010400
 80030c4:	40000400 	.word	0x40000400
 80030c8:	40000800 	.word	0x40000800
 80030cc:	40000c00 	.word	0x40000c00
 80030d0:	40014000 	.word	0x40014000
 80030d4:	40001800 	.word	0x40001800

080030d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d122      	bne.n	8003134 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d11b      	bne.n	8003134 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f06f 0202 	mvn.w	r2, #2
 8003104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f003 0303 	and.w	r3, r3, #3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 fa11 	bl	8003542 <HAL_TIM_IC_CaptureCallback>
 8003120:	e005      	b.n	800312e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7fd fc0a 	bl	800093c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f000 fa14 	bl	8003556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	f003 0304 	and.w	r3, r3, #4
 800313e:	2b04      	cmp	r3, #4
 8003140:	d122      	bne.n	8003188 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b04      	cmp	r3, #4
 800314e:	d11b      	bne.n	8003188 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f06f 0204 	mvn.w	r2, #4
 8003158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2202      	movs	r2, #2
 800315e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 f9e7 	bl	8003542 <HAL_TIM_IC_CaptureCallback>
 8003174:	e005      	b.n	8003182 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7fd fbe0 	bl	800093c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 f9ea 	bl	8003556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	f003 0308 	and.w	r3, r3, #8
 8003192:	2b08      	cmp	r3, #8
 8003194:	d122      	bne.n	80031dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	f003 0308 	and.w	r3, r3, #8
 80031a0:	2b08      	cmp	r3, #8
 80031a2:	d11b      	bne.n	80031dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f06f 0208 	mvn.w	r2, #8
 80031ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2204      	movs	r2, #4
 80031b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f9bd 	bl	8003542 <HAL_TIM_IC_CaptureCallback>
 80031c8:	e005      	b.n	80031d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7fd fbb6 	bl	800093c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f9c0 	bl	8003556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	f003 0310 	and.w	r3, r3, #16
 80031e6:	2b10      	cmp	r3, #16
 80031e8:	d122      	bne.n	8003230 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	f003 0310 	and.w	r3, r3, #16
 80031f4:	2b10      	cmp	r3, #16
 80031f6:	d11b      	bne.n	8003230 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f06f 0210 	mvn.w	r2, #16
 8003200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2208      	movs	r2, #8
 8003206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	69db      	ldr	r3, [r3, #28]
 800320e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f993 	bl	8003542 <HAL_TIM_IC_CaptureCallback>
 800321c:	e005      	b.n	800322a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fd fb8c 	bl	800093c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f996 	bl	8003556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b01      	cmp	r3, #1
 800323c:	d10e      	bne.n	800325c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b01      	cmp	r3, #1
 800324a:	d107      	bne.n	800325c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f06f 0201 	mvn.w	r2, #1
 8003254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f969 	bl	800352e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003266:	2b80      	cmp	r3, #128	; 0x80
 8003268:	d10e      	bne.n	8003288 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003274:	2b80      	cmp	r3, #128	; 0x80
 8003276:	d107      	bne.n	8003288 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 fd12 	bl	8003cac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003292:	2b40      	cmp	r3, #64	; 0x40
 8003294:	d10e      	bne.n	80032b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a0:	2b40      	cmp	r3, #64	; 0x40
 80032a2:	d107      	bne.n	80032b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f95b 	bl	800356a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b20      	cmp	r3, #32
 80032c0:	d10e      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f003 0320 	and.w	r3, r3, #32
 80032cc:	2b20      	cmp	r3, #32
 80032ce:	d107      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 0220 	mvn.w	r2, #32
 80032d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 fcdc 	bl	8003c98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032e0:	bf00      	nop
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d101      	bne.n	8003306 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003302:	2302      	movs	r3, #2
 8003304:	e048      	b.n	8003398 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b0c      	cmp	r3, #12
 8003312:	d839      	bhi.n	8003388 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003314:	a201      	add	r2, pc, #4	; (adr r2, 800331c <HAL_TIM_OC_ConfigChannel+0x34>)
 8003316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331a:	bf00      	nop
 800331c:	08003351 	.word	0x08003351
 8003320:	08003389 	.word	0x08003389
 8003324:	08003389 	.word	0x08003389
 8003328:	08003389 	.word	0x08003389
 800332c:	0800335f 	.word	0x0800335f
 8003330:	08003389 	.word	0x08003389
 8003334:	08003389 	.word	0x08003389
 8003338:	08003389 	.word	0x08003389
 800333c:	0800336d 	.word	0x0800336d
 8003340:	08003389 	.word	0x08003389
 8003344:	08003389 	.word	0x08003389
 8003348:	08003389 	.word	0x08003389
 800334c:	0800337b 	.word	0x0800337b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f9b2 	bl	80036c0 <TIM_OC1_SetConfig>
      break;
 800335c:	e017      	b.n	800338e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68b9      	ldr	r1, [r7, #8]
 8003364:	4618      	mov	r0, r3
 8003366:	f000 fa1b 	bl	80037a0 <TIM_OC2_SetConfig>
      break;
 800336a:	e010      	b.n	800338e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68b9      	ldr	r1, [r7, #8]
 8003372:	4618      	mov	r0, r3
 8003374:	f000 fa8a 	bl	800388c <TIM_OC3_SetConfig>
      break;
 8003378:	e009      	b.n	800338e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68b9      	ldr	r1, [r7, #8]
 8003380:	4618      	mov	r0, r3
 8003382:	f000 faf7 	bl	8003974 <TIM_OC4_SetConfig>
      break;
 8003386:	e002      	b.n	800338e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	75fb      	strb	r3, [r7, #23]
      break;
 800338c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003396:	7dfb      	ldrb	r3, [r7, #23]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_TIM_ConfigClockSource+0x1c>
 80033b8:	2302      	movs	r3, #2
 80033ba:	e0b4      	b.n	8003526 <HAL_TIM_ConfigClockSource+0x186>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2202      	movs	r2, #2
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f4:	d03e      	beq.n	8003474 <HAL_TIM_ConfigClockSource+0xd4>
 80033f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033fa:	f200 8087 	bhi.w	800350c <HAL_TIM_ConfigClockSource+0x16c>
 80033fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003402:	f000 8086 	beq.w	8003512 <HAL_TIM_ConfigClockSource+0x172>
 8003406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800340a:	d87f      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 800340c:	2b70      	cmp	r3, #112	; 0x70
 800340e:	d01a      	beq.n	8003446 <HAL_TIM_ConfigClockSource+0xa6>
 8003410:	2b70      	cmp	r3, #112	; 0x70
 8003412:	d87b      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 8003414:	2b60      	cmp	r3, #96	; 0x60
 8003416:	d050      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x11a>
 8003418:	2b60      	cmp	r3, #96	; 0x60
 800341a:	d877      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 800341c:	2b50      	cmp	r3, #80	; 0x50
 800341e:	d03c      	beq.n	800349a <HAL_TIM_ConfigClockSource+0xfa>
 8003420:	2b50      	cmp	r3, #80	; 0x50
 8003422:	d873      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 8003424:	2b40      	cmp	r3, #64	; 0x40
 8003426:	d058      	beq.n	80034da <HAL_TIM_ConfigClockSource+0x13a>
 8003428:	2b40      	cmp	r3, #64	; 0x40
 800342a:	d86f      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 800342c:	2b30      	cmp	r3, #48	; 0x30
 800342e:	d064      	beq.n	80034fa <HAL_TIM_ConfigClockSource+0x15a>
 8003430:	2b30      	cmp	r3, #48	; 0x30
 8003432:	d86b      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 8003434:	2b20      	cmp	r3, #32
 8003436:	d060      	beq.n	80034fa <HAL_TIM_ConfigClockSource+0x15a>
 8003438:	2b20      	cmp	r3, #32
 800343a:	d867      	bhi.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
 800343c:	2b00      	cmp	r3, #0
 800343e:	d05c      	beq.n	80034fa <HAL_TIM_ConfigClockSource+0x15a>
 8003440:	2b10      	cmp	r3, #16
 8003442:	d05a      	beq.n	80034fa <HAL_TIM_ConfigClockSource+0x15a>
 8003444:	e062      	b.n	800350c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6818      	ldr	r0, [r3, #0]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	6899      	ldr	r1, [r3, #8]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	f000 fb5d 	bl	8003b14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003468:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	609a      	str	r2, [r3, #8]
      break;
 8003472:	e04f      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	6899      	ldr	r1, [r3, #8]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f000 fb46 	bl	8003b14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003496:	609a      	str	r2, [r3, #8]
      break;
 8003498:	e03c      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6818      	ldr	r0, [r3, #0]
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	6859      	ldr	r1, [r3, #4]
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	461a      	mov	r2, r3
 80034a8:	f000 faba 	bl	8003a20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2150      	movs	r1, #80	; 0x50
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fb13 	bl	8003ade <TIM_ITRx_SetConfig>
      break;
 80034b8:	e02c      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6818      	ldr	r0, [r3, #0]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	6859      	ldr	r1, [r3, #4]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	461a      	mov	r2, r3
 80034c8:	f000 fad9 	bl	8003a7e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2160      	movs	r1, #96	; 0x60
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 fb03 	bl	8003ade <TIM_ITRx_SetConfig>
      break;
 80034d8:	e01c      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6818      	ldr	r0, [r3, #0]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	6859      	ldr	r1, [r3, #4]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	461a      	mov	r2, r3
 80034e8:	f000 fa9a 	bl	8003a20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2140      	movs	r1, #64	; 0x40
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 faf3 	bl	8003ade <TIM_ITRx_SetConfig>
      break;
 80034f8:	e00c      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4619      	mov	r1, r3
 8003504:	4610      	mov	r0, r2
 8003506:	f000 faea 	bl	8003ade <TIM_ITRx_SetConfig>
      break;
 800350a:	e003      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
      break;
 8003510:	e000      	b.n	8003514 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003512:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003524:	7bfb      	ldrb	r3, [r7, #15]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
	...

08003580 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a40      	ldr	r2, [pc, #256]	; (8003694 <TIM_Base_SetConfig+0x114>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d013      	beq.n	80035c0 <TIM_Base_SetConfig+0x40>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800359e:	d00f      	beq.n	80035c0 <TIM_Base_SetConfig+0x40>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a3d      	ldr	r2, [pc, #244]	; (8003698 <TIM_Base_SetConfig+0x118>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00b      	beq.n	80035c0 <TIM_Base_SetConfig+0x40>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a3c      	ldr	r2, [pc, #240]	; (800369c <TIM_Base_SetConfig+0x11c>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d007      	beq.n	80035c0 <TIM_Base_SetConfig+0x40>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a3b      	ldr	r2, [pc, #236]	; (80036a0 <TIM_Base_SetConfig+0x120>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d003      	beq.n	80035c0 <TIM_Base_SetConfig+0x40>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a3a      	ldr	r2, [pc, #232]	; (80036a4 <TIM_Base_SetConfig+0x124>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d108      	bne.n	80035d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a2f      	ldr	r2, [pc, #188]	; (8003694 <TIM_Base_SetConfig+0x114>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d02b      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e0:	d027      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a2c      	ldr	r2, [pc, #176]	; (8003698 <TIM_Base_SetConfig+0x118>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d023      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a2b      	ldr	r2, [pc, #172]	; (800369c <TIM_Base_SetConfig+0x11c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d01f      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a2a      	ldr	r2, [pc, #168]	; (80036a0 <TIM_Base_SetConfig+0x120>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d01b      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a29      	ldr	r2, [pc, #164]	; (80036a4 <TIM_Base_SetConfig+0x124>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d017      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a28      	ldr	r2, [pc, #160]	; (80036a8 <TIM_Base_SetConfig+0x128>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d013      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a27      	ldr	r2, [pc, #156]	; (80036ac <TIM_Base_SetConfig+0x12c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d00f      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a26      	ldr	r2, [pc, #152]	; (80036b0 <TIM_Base_SetConfig+0x130>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d00b      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a25      	ldr	r2, [pc, #148]	; (80036b4 <TIM_Base_SetConfig+0x134>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d007      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a24      	ldr	r2, [pc, #144]	; (80036b8 <TIM_Base_SetConfig+0x138>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d003      	beq.n	8003632 <TIM_Base_SetConfig+0xb2>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a23      	ldr	r2, [pc, #140]	; (80036bc <TIM_Base_SetConfig+0x13c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d108      	bne.n	8003644 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4313      	orrs	r3, r2
 8003642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	4313      	orrs	r3, r2
 8003650:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a0a      	ldr	r2, [pc, #40]	; (8003694 <TIM_Base_SetConfig+0x114>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d003      	beq.n	8003678 <TIM_Base_SetConfig+0xf8>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a0c      	ldr	r2, [pc, #48]	; (80036a4 <TIM_Base_SetConfig+0x124>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d103      	bne.n	8003680 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	691a      	ldr	r2, [r3, #16]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	615a      	str	r2, [r3, #20]
}
 8003686:	bf00      	nop
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40010000 	.word	0x40010000
 8003698:	40000400 	.word	0x40000400
 800369c:	40000800 	.word	0x40000800
 80036a0:	40000c00 	.word	0x40000c00
 80036a4:	40010400 	.word	0x40010400
 80036a8:	40014000 	.word	0x40014000
 80036ac:	40014400 	.word	0x40014400
 80036b0:	40014800 	.word	0x40014800
 80036b4:	40001800 	.word	0x40001800
 80036b8:	40001c00 	.word	0x40001c00
 80036bc:	40002000 	.word	0x40002000

080036c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	f023 0201 	bic.w	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0303 	bic.w	r3, r3, #3
 80036f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	4313      	orrs	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f023 0302 	bic.w	r3, r3, #2
 8003708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a20      	ldr	r2, [pc, #128]	; (8003798 <TIM_OC1_SetConfig+0xd8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d003      	beq.n	8003724 <TIM_OC1_SetConfig+0x64>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a1f      	ldr	r2, [pc, #124]	; (800379c <TIM_OC1_SetConfig+0xdc>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d10c      	bne.n	800373e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f023 0308 	bic.w	r3, r3, #8
 800372a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f023 0304 	bic.w	r3, r3, #4
 800373c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a15      	ldr	r2, [pc, #84]	; (8003798 <TIM_OC1_SetConfig+0xd8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d003      	beq.n	800374e <TIM_OC1_SetConfig+0x8e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a14      	ldr	r2, [pc, #80]	; (800379c <TIM_OC1_SetConfig+0xdc>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d111      	bne.n	8003772 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003754:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800375c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	4313      	orrs	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	621a      	str	r2, [r3, #32]
}
 800378c:	bf00      	nop
 800378e:	371c      	adds	r7, #28
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	40010000 	.word	0x40010000
 800379c:	40010400 	.word	0x40010400

080037a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	f023 0210 	bic.w	r2, r3, #16
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	021b      	lsls	r3, r3, #8
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f023 0320 	bic.w	r3, r3, #32
 80037ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a22      	ldr	r2, [pc, #136]	; (8003884 <TIM_OC2_SetConfig+0xe4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d003      	beq.n	8003808 <TIM_OC2_SetConfig+0x68>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a21      	ldr	r2, [pc, #132]	; (8003888 <TIM_OC2_SetConfig+0xe8>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d10d      	bne.n	8003824 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800380e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003822:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a17      	ldr	r2, [pc, #92]	; (8003884 <TIM_OC2_SetConfig+0xe4>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d003      	beq.n	8003834 <TIM_OC2_SetConfig+0x94>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a16      	ldr	r2, [pc, #88]	; (8003888 <TIM_OC2_SetConfig+0xe8>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d113      	bne.n	800385c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800383a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003842:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	621a      	str	r2, [r3, #32]
}
 8003876:	bf00      	nop
 8003878:	371c      	adds	r7, #28
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40010000 	.word	0x40010000
 8003888:	40010400 	.word	0x40010400

0800388c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800388c:	b480      	push	{r7}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f023 0303 	bic.w	r3, r3, #3
 80038c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	021b      	lsls	r3, r3, #8
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a21      	ldr	r2, [pc, #132]	; (800396c <TIM_OC3_SetConfig+0xe0>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d003      	beq.n	80038f2 <TIM_OC3_SetConfig+0x66>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a20      	ldr	r2, [pc, #128]	; (8003970 <TIM_OC3_SetConfig+0xe4>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d10d      	bne.n	800390e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	4313      	orrs	r3, r2
 8003904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800390c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a16      	ldr	r2, [pc, #88]	; (800396c <TIM_OC3_SetConfig+0xe0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d003      	beq.n	800391e <TIM_OC3_SetConfig+0x92>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a15      	ldr	r2, [pc, #84]	; (8003970 <TIM_OC3_SetConfig+0xe4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d113      	bne.n	8003946 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800392c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	621a      	str	r2, [r3, #32]
}
 8003960:	bf00      	nop
 8003962:	371c      	adds	r7, #28
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	40010000 	.word	0x40010000
 8003970:	40010400 	.word	0x40010400

08003974 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003974:	b480      	push	{r7}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69db      	ldr	r3, [r3, #28]
 800399a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	021b      	lsls	r3, r3, #8
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	031b      	lsls	r3, r3, #12
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a12      	ldr	r2, [pc, #72]	; (8003a18 <TIM_OC4_SetConfig+0xa4>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d003      	beq.n	80039dc <TIM_OC4_SetConfig+0x68>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a11      	ldr	r2, [pc, #68]	; (8003a1c <TIM_OC4_SetConfig+0xa8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d109      	bne.n	80039f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	019b      	lsls	r3, r3, #6
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	621a      	str	r2, [r3, #32]
}
 8003a0a:	bf00      	nop
 8003a0c:	371c      	adds	r7, #28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40010000 	.word	0x40010000
 8003a1c:	40010400 	.word	0x40010400

08003a20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f023 0201 	bic.w	r2, r3, #1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f023 030a 	bic.w	r3, r3, #10
 8003a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	621a      	str	r2, [r3, #32]
}
 8003a72:	bf00      	nop
 8003a74:	371c      	adds	r7, #28
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b087      	sub	sp, #28
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	f023 0210 	bic.w	r2, r3, #16
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003aa8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	031b      	lsls	r3, r3, #12
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003aba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	011b      	lsls	r3, r3, #4
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	621a      	str	r2, [r3, #32]
}
 8003ad2:	bf00      	nop
 8003ad4:	371c      	adds	r7, #28
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b085      	sub	sp, #20
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
 8003ae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003af4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	f043 0307 	orr.w	r3, r3, #7
 8003b00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	609a      	str	r2, [r3, #8]
}
 8003b08:	bf00      	nop
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
 8003b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	021a      	lsls	r2, r3, #8
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	431a      	orrs	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	609a      	str	r2, [r3, #8]
}
 8003b48:	bf00      	nop
 8003b4a:	371c      	adds	r7, #28
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b087      	sub	sp, #28
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	f003 031f 	and.w	r3, r3, #31
 8003b66:	2201      	movs	r2, #1
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6a1a      	ldr	r2, [r3, #32]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	43db      	mvns	r3, r3
 8003b76:	401a      	ands	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6a1a      	ldr	r2, [r3, #32]
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	f003 031f 	and.w	r3, r3, #31
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	621a      	str	r2, [r3, #32]
}
 8003b92:	bf00      	nop
 8003b94:	371c      	adds	r7, #28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
	...

08003ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e05a      	b.n	8003c6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a21      	ldr	r2, [pc, #132]	; (8003c7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d022      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c04:	d01d      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a1d      	ldr	r2, [pc, #116]	; (8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d018      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a1b      	ldr	r2, [pc, #108]	; (8003c84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d013      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a1a      	ldr	r2, [pc, #104]	; (8003c88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d00e      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a18      	ldr	r2, [pc, #96]	; (8003c8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d009      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a17      	ldr	r2, [pc, #92]	; (8003c90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d004      	beq.n	8003c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a15      	ldr	r2, [pc, #84]	; (8003c94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d10c      	bne.n	8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3714      	adds	r7, #20
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40010000 	.word	0x40010000
 8003c80:	40000400 	.word	0x40000400
 8003c84:	40000800 	.word	0x40000800
 8003c88:	40000c00 	.word	0x40000c00
 8003c8c:	40010400 	.word	0x40010400
 8003c90:	40014000 	.word	0x40014000
 8003c94:	40001800 	.word	0x40001800

08003c98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e03f      	b.n	8003d52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f7fd fca0 	bl	800162c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2224      	movs	r2, #36	; 0x24
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68da      	ldr	r2, [r3, #12]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 ff3d 	bl	8004b84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695a      	ldr	r2, [r3, #20]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b082      	sub	sp, #8
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e047      	b.n	8003dfc <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d106      	bne.n	8003d86 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7fd fc53 	bl	800162c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2224      	movs	r2, #36	; 0x24
 8003d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d9c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 fef0 	bl	8004b84 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	691a      	ldr	r2, [r3, #16]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003db2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695a      	ldr	r2, [r3, #20]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003dc2:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0208 	orr.w	r2, r2, #8
 8003dd2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68da      	ldr	r2, [r3, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003de2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b08a      	sub	sp, #40	; 0x28
 8003e08:	af02      	add	r7, sp, #8
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	603b      	str	r3, [r7, #0]
 8003e10:	4613      	mov	r3, r2
 8003e12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d17c      	bne.n	8003f1e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d002      	beq.n	8003e30 <HAL_UART_Transmit+0x2c>
 8003e2a:	88fb      	ldrh	r3, [r7, #6]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e075      	b.n	8003f20 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <HAL_UART_Transmit+0x3e>
 8003e3e:	2302      	movs	r3, #2
 8003e40:	e06e      	b.n	8003f20 <HAL_UART_Transmit+0x11c>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2221      	movs	r2, #33	; 0x21
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e58:	f7fd fde6 	bl	8001a28 <HAL_GetTick>
 8003e5c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	88fa      	ldrh	r2, [r7, #6]
 8003e68:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e72:	d108      	bne.n	8003e86 <HAL_UART_Transmit+0x82>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d104      	bne.n	8003e86 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	61bb      	str	r3, [r7, #24]
 8003e84:	e003      	b.n	8003e8e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e96:	e02a      	b.n	8003eee <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	9300      	str	r3, [sp, #0]
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2180      	movs	r1, #128	; 0x80
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 fc28 	bl	80046f8 <UART_WaitOnFlagUntilTimeout>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e036      	b.n	8003f20 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10b      	bne.n	8003ed0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	881b      	ldrh	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ec6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	3302      	adds	r3, #2
 8003ecc:	61bb      	str	r3, [r7, #24]
 8003ece:	e007      	b.n	8003ee0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	781a      	ldrb	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	3301      	adds	r3, #1
 8003ede:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1cf      	bne.n	8003e98 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	2200      	movs	r2, #0
 8003f00:	2140      	movs	r1, #64	; 0x40
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 fbf8 	bl	80046f8 <UART_WaitOnFlagUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d001      	beq.n	8003f12 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e006      	b.n	8003f20 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	e000      	b.n	8003f20 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f1e:	2302      	movs	r3, #2
  }
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3720      	adds	r7, #32
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b08a      	sub	sp, #40	; 0x28
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	603b      	str	r3, [r7, #0]
 8003f34:	4613      	mov	r3, r2
 8003f36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b20      	cmp	r3, #32
 8003f46:	f040 808c 	bne.w	8004062 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d002      	beq.n	8003f56 <HAL_UART_Receive+0x2e>
 8003f50:	88fb      	ldrh	r3, [r7, #6]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e084      	b.n	8004064 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_UART_Receive+0x40>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e07d      	b.n	8004064 <HAL_UART_Receive+0x13c>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2222      	movs	r2, #34	; 0x22
 8003f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f84:	f7fd fd50 	bl	8001a28 <HAL_GetTick>
 8003f88:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	88fa      	ldrh	r2, [r7, #6]
 8003f8e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	88fa      	ldrh	r2, [r7, #6]
 8003f94:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f9e:	d108      	bne.n	8003fb2 <HAL_UART_Receive+0x8a>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d104      	bne.n	8003fb2 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	61bb      	str	r3, [r7, #24]
 8003fb0:	e003      	b.n	8003fba <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003fc2:	e043      	b.n	800404c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2120      	movs	r1, #32
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 fb92 	bl	80046f8 <UART_WaitOnFlagUntilTimeout>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e042      	b.n	8004064 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10c      	bne.n	8003ffe <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	3302      	adds	r3, #2
 8003ffa:	61bb      	str	r3, [r7, #24]
 8003ffc:	e01f      	b.n	800403e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004006:	d007      	beq.n	8004018 <HAL_UART_Receive+0xf0>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10a      	bne.n	8004026 <HAL_UART_Receive+0xfe>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d106      	bne.n	8004026 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	b2da      	uxtb	r2, r3
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	701a      	strb	r2, [r3, #0]
 8004024:	e008      	b.n	8004038 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004032:	b2da      	uxtb	r2, r3
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	3301      	adds	r3, #1
 800403c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1b6      	bne.n	8003fc4 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2220      	movs	r2, #32
 800405a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	e000      	b.n	8004064 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004062:	2302      	movs	r3, #2
  }
}
 8004064:	4618      	mov	r0, r3
 8004066:	3720      	adds	r7, #32
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b20      	cmp	r3, #32
 8004084:	d11d      	bne.n	80040c2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <HAL_UART_Receive_IT+0x26>
 800408c:	88fb      	ldrh	r3, [r7, #6]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e016      	b.n	80040c4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_UART_Receive_IT+0x38>
 80040a0:	2302      	movs	r3, #2
 80040a2:	e00f      	b.n	80040c4 <HAL_UART_Receive_IT+0x58>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80040b2:	88fb      	ldrh	r3, [r7, #6]
 80040b4:	461a      	mov	r2, r3
 80040b6:	68b9      	ldr	r1, [r7, #8]
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 fb8b 	bl	80047d4 <UART_Start_Receive_IT>
 80040be:	4603      	mov	r3, r0
 80040c0:	e000      	b.n	80040c4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b0ba      	sub	sp, #232	; 0xe8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80040f8:	2300      	movs	r3, #0
 80040fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800410a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10f      	bne.n	8004132 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004116:	f003 0320 	and.w	r3, r3, #32
 800411a:	2b00      	cmp	r3, #0
 800411c:	d009      	beq.n	8004132 <HAL_UART_IRQHandler+0x66>
 800411e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004122:	f003 0320 	and.w	r3, r3, #32
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 fc6f 	bl	8004a0e <UART_Receive_IT>
      return;
 8004130:	e256      	b.n	80045e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004132:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80de 	beq.w	80042f8 <HAL_UART_IRQHandler+0x22c>
 800413c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d106      	bne.n	8004156 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800414c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 80d1 	beq.w	80042f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00b      	beq.n	800417a <HAL_UART_IRQHandler+0xae>
 8004162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	f043 0201 	orr.w	r2, r3, #1
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800417a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00b      	beq.n	800419e <HAL_UART_IRQHandler+0xd2>
 8004186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	f043 0202 	orr.w	r2, r3, #2
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800419e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00b      	beq.n	80041c2 <HAL_UART_IRQHandler+0xf6>
 80041aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d005      	beq.n	80041c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ba:	f043 0204 	orr.w	r2, r3, #4
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80041c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d011      	beq.n	80041f2 <HAL_UART_IRQHandler+0x126>
 80041ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d105      	bne.n	80041e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d005      	beq.n	80041f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	f043 0208 	orr.w	r2, r3, #8
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 81ed 	beq.w	80045d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b00      	cmp	r3, #0
 8004206:	d008      	beq.n	800421a <HAL_UART_IRQHandler+0x14e>
 8004208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fbfa 	bl	8004a0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004224:	2b40      	cmp	r3, #64	; 0x40
 8004226:	bf0c      	ite	eq
 8004228:	2301      	moveq	r3, #1
 800422a:	2300      	movne	r3, #0
 800422c:	b2db      	uxtb	r3, r3
 800422e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	2b00      	cmp	r3, #0
 800423c:	d103      	bne.n	8004246 <HAL_UART_IRQHandler+0x17a>
 800423e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004242:	2b00      	cmp	r3, #0
 8004244:	d04f      	beq.n	80042e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fb02 	bl	8004850 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004256:	2b40      	cmp	r3, #64	; 0x40
 8004258:	d141      	bne.n	80042de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	3314      	adds	r3, #20
 8004260:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004264:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004268:	e853 3f00 	ldrex	r3, [r3]
 800426c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004270:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004274:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004278:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3314      	adds	r3, #20
 8004282:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004286:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800428a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800428e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004292:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004296:	e841 2300 	strex	r3, r2, [r1]
 800429a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800429e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1d9      	bne.n	800425a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d013      	beq.n	80042d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b2:	4a7d      	ldr	r2, [pc, #500]	; (80044a8 <HAL_UART_IRQHandler+0x3dc>)
 80042b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fd fd65 	bl	8001d8a <HAL_DMA_Abort_IT>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d016      	beq.n	80042f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042d0:	4610      	mov	r0, r2
 80042d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d4:	e00e      	b.n	80042f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f990 	bl	80045fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042dc:	e00a      	b.n	80042f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f98c 	bl	80045fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e4:	e006      	b.n	80042f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f988 	bl	80045fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80042f2:	e170      	b.n	80045d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f4:	bf00      	nop
    return;
 80042f6:	e16e      	b.n	80045d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	f040 814a 	bne.w	8004596 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	2b00      	cmp	r3, #0
 800430c:	f000 8143 	beq.w	8004596 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004314:	f003 0310 	and.w	r3, r3, #16
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 813c 	beq.w	8004596 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800431e:	2300      	movs	r3, #0
 8004320:	60bb      	str	r3, [r7, #8]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	60bb      	str	r3, [r7, #8]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433e:	2b40      	cmp	r3, #64	; 0x40
 8004340:	f040 80b4 	bne.w	80044ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004350:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 8140 	beq.w	80045da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800435e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004362:	429a      	cmp	r2, r3
 8004364:	f080 8139 	bcs.w	80045da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800436e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800437a:	f000 8088 	beq.w	800448e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	330c      	adds	r3, #12
 8004384:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800438c:	e853 3f00 	ldrex	r3, [r3]
 8004390:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004394:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800439c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	330c      	adds	r3, #12
 80043a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80043aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80043ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80043b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80043ba:	e841 2300 	strex	r3, r2, [r1]
 80043be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80043c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1d9      	bne.n	800437e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	3314      	adds	r3, #20
 80043d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043d4:	e853 3f00 	ldrex	r3, [r3]
 80043d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80043da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043dc:	f023 0301 	bic.w	r3, r3, #1
 80043e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3314      	adds	r3, #20
 80043ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80043ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80043f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80043f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80043fa:	e841 2300 	strex	r3, r2, [r1]
 80043fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004400:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1e1      	bne.n	80043ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3314      	adds	r3, #20
 800440c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004410:	e853 3f00 	ldrex	r3, [r3]
 8004414:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004416:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004418:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800441c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	3314      	adds	r3, #20
 8004426:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800442a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800442c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004430:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004432:	e841 2300 	strex	r3, r2, [r1]
 8004436:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004438:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1e3      	bne.n	8004406 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2220      	movs	r2, #32
 8004442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	330c      	adds	r3, #12
 8004452:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004454:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004456:	e853 3f00 	ldrex	r3, [r3]
 800445a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800445c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800445e:	f023 0310 	bic.w	r3, r3, #16
 8004462:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	330c      	adds	r3, #12
 800446c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004470:	65ba      	str	r2, [r7, #88]	; 0x58
 8004472:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004474:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004476:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004478:	e841 2300 	strex	r3, r2, [r1]
 800447c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800447e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e3      	bne.n	800444c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004488:	4618      	mov	r0, r3
 800448a:	f7fd fc0e 	bl	8001caa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004496:	b29b      	uxth	r3, r3
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	b29b      	uxth	r3, r3
 800449c:	4619      	mov	r1, r3
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f8b6 	bl	8004610 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80044a4:	e099      	b.n	80045da <HAL_UART_IRQHandler+0x50e>
 80044a6:	bf00      	nop
 80044a8:	08004917 	.word	0x08004917
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 808b 	beq.w	80045de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80044c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8086 	beq.w	80045de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044dc:	e853 3f00 	ldrex	r3, [r3]
 80044e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80044e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80044f6:	647a      	str	r2, [r7, #68]	; 0x44
 80044f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044fe:	e841 2300 	strex	r3, r2, [r1]
 8004502:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1e3      	bne.n	80044d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	3314      	adds	r3, #20
 8004510:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	623b      	str	r3, [r7, #32]
   return(result);
 800451a:	6a3b      	ldr	r3, [r7, #32]
 800451c:	f023 0301 	bic.w	r3, r3, #1
 8004520:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3314      	adds	r3, #20
 800452a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800452e:	633a      	str	r2, [r7, #48]	; 0x30
 8004530:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004532:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004536:	e841 2300 	strex	r3, r2, [r1]
 800453a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800453c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e3      	bne.n	800450a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2220      	movs	r2, #32
 8004546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	330c      	adds	r3, #12
 8004556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	e853 3f00 	ldrex	r3, [r3]
 800455e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0310 	bic.w	r3, r3, #16
 8004566:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	330c      	adds	r3, #12
 8004570:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004574:	61fa      	str	r2, [r7, #28]
 8004576:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004578:	69b9      	ldr	r1, [r7, #24]
 800457a:	69fa      	ldr	r2, [r7, #28]
 800457c:	e841 2300 	strex	r3, r2, [r1]
 8004580:	617b      	str	r3, [r7, #20]
   return(result);
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1e3      	bne.n	8004550 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004588:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800458c:	4619      	mov	r1, r3
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f83e 	bl	8004610 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004594:	e023      	b.n	80045de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800459a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d009      	beq.n	80045b6 <HAL_UART_IRQHandler+0x4ea>
 80045a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f9c5 	bl	800493e <UART_Transmit_IT>
    return;
 80045b4:	e014      	b.n	80045e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00e      	beq.n	80045e0 <HAL_UART_IRQHandler+0x514>
 80045c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d008      	beq.n	80045e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 fa05 	bl	80049de <UART_EndTransmit_IT>
    return;
 80045d4:	e004      	b.n	80045e0 <HAL_UART_IRQHandler+0x514>
    return;
 80045d6:	bf00      	nop
 80045d8:	e002      	b.n	80045e0 <HAL_UART_IRQHandler+0x514>
      return;
 80045da:	bf00      	nop
 80045dc:	e000      	b.n	80045e0 <HAL_UART_IRQHandler+0x514>
      return;
 80045de:	bf00      	nop
  }
}
 80045e0:	37e8      	adds	r7, #232	; 0xe8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop

080045e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	460b      	mov	r3, r1
 800461a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800463a:	2b01      	cmp	r3, #1
 800463c:	d101      	bne.n	8004642 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800463e:	2302      	movs	r3, #2
 8004640:	e020      	b.n	8004684 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2224      	movs	r2, #36	; 0x24
 800464e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f023 030c 	bic.w	r3, r3, #12
 8004660:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f043 0308 	orr.w	r3, r3, #8
 8004668:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004698:	2300      	movs	r3, #0
 800469a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d101      	bne.n	80046aa <HAL_HalfDuplex_EnableReceiver+0x1a>
 80046a6:	2302      	movs	r3, #2
 80046a8:	e020      	b.n	80046ec <HAL_HalfDuplex_EnableReceiver+0x5c>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2224      	movs	r2, #36	; 0x24
 80046b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f023 030c 	bic.w	r3, r3, #12
 80046c8:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f043 0304 	orr.w	r3, r3, #4
 80046d0:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2220      	movs	r2, #32
 80046de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b090      	sub	sp, #64	; 0x40
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	4613      	mov	r3, r2
 8004706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004708:	e050      	b.n	80047ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800470a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800470c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004710:	d04c      	beq.n	80047ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004712:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004714:	2b00      	cmp	r3, #0
 8004716:	d007      	beq.n	8004728 <UART_WaitOnFlagUntilTimeout+0x30>
 8004718:	f7fd f986 	bl	8001a28 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004724:	429a      	cmp	r2, r3
 8004726:	d241      	bcs.n	80047ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	330c      	adds	r3, #12
 800472e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004732:	e853 3f00 	ldrex	r3, [r3]
 8004736:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800473e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	330c      	adds	r3, #12
 8004746:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004748:	637a      	str	r2, [r7, #52]	; 0x34
 800474a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800474c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800474e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004750:	e841 2300 	strex	r3, r2, [r1]
 8004754:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1e5      	bne.n	8004728 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	3314      	adds	r3, #20
 8004762:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	613b      	str	r3, [r7, #16]
   return(result);
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f023 0301 	bic.w	r3, r3, #1
 8004772:	63bb      	str	r3, [r7, #56]	; 0x38
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3314      	adds	r3, #20
 800477a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800477c:	623a      	str	r2, [r7, #32]
 800477e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004780:	69f9      	ldr	r1, [r7, #28]
 8004782:	6a3a      	ldr	r2, [r7, #32]
 8004784:	e841 2300 	strex	r3, r2, [r1]
 8004788:	61bb      	str	r3, [r7, #24]
   return(result);
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1e5      	bne.n	800475c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e00f      	b.n	80047cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	4013      	ands	r3, r2
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	bf0c      	ite	eq
 80047bc:	2301      	moveq	r3, #1
 80047be:	2300      	movne	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	461a      	mov	r2, r3
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d09f      	beq.n	800470a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3740      	adds	r7, #64	; 0x40
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	88fa      	ldrh	r2, [r7, #6]
 80047ec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	88fa      	ldrh	r2, [r7, #6]
 80047f2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2222      	movs	r2, #34	; 0x22
 80047fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d007      	beq.n	8004822 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004820:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695a      	ldr	r2, [r3, #20]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f042 0201 	orr.w	r2, r2, #1
 8004830:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68da      	ldr	r2, [r3, #12]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f042 0220 	orr.w	r2, r2, #32
 8004840:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004850:	b480      	push	{r7}
 8004852:	b095      	sub	sp, #84	; 0x54
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	330c      	adds	r3, #12
 800485e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004862:	e853 3f00 	ldrex	r3, [r3]
 8004866:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800486a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800486e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	330c      	adds	r3, #12
 8004876:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004878:	643a      	str	r2, [r7, #64]	; 0x40
 800487a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800487e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004880:	e841 2300 	strex	r3, r2, [r1]
 8004884:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1e5      	bne.n	8004858 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3314      	adds	r3, #20
 8004892:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004894:	6a3b      	ldr	r3, [r7, #32]
 8004896:	e853 3f00 	ldrex	r3, [r3]
 800489a:	61fb      	str	r3, [r7, #28]
   return(result);
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f023 0301 	bic.w	r3, r3, #1
 80048a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	3314      	adds	r3, #20
 80048aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048b4:	e841 2300 	strex	r3, r2, [r1]
 80048b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1e5      	bne.n	800488c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d119      	bne.n	80048fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	330c      	adds	r3, #12
 80048ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	e853 3f00 	ldrex	r3, [r3]
 80048d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f023 0310 	bic.w	r3, r3, #16
 80048de:	647b      	str	r3, [r7, #68]	; 0x44
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	330c      	adds	r3, #12
 80048e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048e8:	61ba      	str	r2, [r7, #24]
 80048ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ec:	6979      	ldr	r1, [r7, #20]
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	e841 2300 	strex	r3, r2, [r1]
 80048f4:	613b      	str	r3, [r7, #16]
   return(result);
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1e5      	bne.n	80048c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	631a      	str	r2, [r3, #48]	; 0x30
}
 800490a:	bf00      	nop
 800490c:	3754      	adds	r7, #84	; 0x54
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr

08004916 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b084      	sub	sp, #16
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004922:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f7ff fe63 	bl	80045fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004936:	bf00      	nop
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800493e:	b480      	push	{r7}
 8004940:	b085      	sub	sp, #20
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b21      	cmp	r3, #33	; 0x21
 8004950:	d13e      	bne.n	80049d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800495a:	d114      	bne.n	8004986 <UART_Transmit_IT+0x48>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d110      	bne.n	8004986 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	881b      	ldrh	r3, [r3, #0]
 800496e:	461a      	mov	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004978:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	1c9a      	adds	r2, r3, #2
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	621a      	str	r2, [r3, #32]
 8004984:	e008      	b.n	8004998 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	1c59      	adds	r1, r3, #1
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	6211      	str	r1, [r2, #32]
 8004990:	781a      	ldrb	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800499c:	b29b      	uxth	r3, r3
 800499e:	3b01      	subs	r3, #1
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	4619      	mov	r1, r3
 80049a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10f      	bne.n	80049cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68da      	ldr	r2, [r3, #12]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049cc:	2300      	movs	r3, #0
 80049ce:	e000      	b.n	80049d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049d0:	2302      	movs	r3, #2
  }
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3714      	adds	r7, #20
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b082      	sub	sp, #8
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68da      	ldr	r2, [r3, #12]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff fdf2 	bl	80045e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3708      	adds	r7, #8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b08c      	sub	sp, #48	; 0x30
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b22      	cmp	r3, #34	; 0x22
 8004a20:	f040 80ab 	bne.w	8004b7a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a2c:	d117      	bne.n	8004a5e <UART_Receive_IT+0x50>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d113      	bne.n	8004a5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a36:	2300      	movs	r3, #0
 8004a38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a56:	1c9a      	adds	r2, r3, #2
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a5c:	e026      	b.n	8004aac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004a64:	2300      	movs	r3, #0
 8004a66:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a70:	d007      	beq.n	8004a82 <UART_Receive_IT+0x74>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10a      	bne.n	8004a90 <UART_Receive_IT+0x82>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d106      	bne.n	8004a90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	e008      	b.n	8004aa2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	1c5a      	adds	r2, r3, #1
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	4619      	mov	r1, r3
 8004aba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d15a      	bne.n	8004b76 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 0220 	bic.w	r2, r2, #32
 8004ace:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68da      	ldr	r2, [r3, #12]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	695a      	ldr	r2, [r3, #20]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2220      	movs	r2, #32
 8004af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d135      	bne.n	8004b6c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	330c      	adds	r3, #12
 8004b0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	e853 3f00 	ldrex	r3, [r3]
 8004b14:	613b      	str	r3, [r7, #16]
   return(result);
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f023 0310 	bic.w	r3, r3, #16
 8004b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	330c      	adds	r3, #12
 8004b24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b26:	623a      	str	r2, [r7, #32]
 8004b28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2a:	69f9      	ldr	r1, [r7, #28]
 8004b2c:	6a3a      	ldr	r2, [r7, #32]
 8004b2e:	e841 2300 	strex	r3, r2, [r1]
 8004b32:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1e5      	bne.n	8004b06 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0310 	and.w	r3, r3, #16
 8004b44:	2b10      	cmp	r3, #16
 8004b46:	d10a      	bne.n	8004b5e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b62:	4619      	mov	r1, r3
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f7ff fd53 	bl	8004610 <HAL_UARTEx_RxEventCallback>
 8004b6a:	e002      	b.n	8004b72 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f7fc fceb 	bl	8001548 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	e002      	b.n	8004b7c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	e000      	b.n	8004b7c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004b7a:	2302      	movs	r3, #2
  }
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3730      	adds	r7, #48	; 0x30
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b88:	b0c0      	sub	sp, #256	; 0x100
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba0:	68d9      	ldr	r1, [r3, #12]
 8004ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	ea40 0301 	orr.w	r3, r0, r1
 8004bac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004bdc:	f021 010c 	bic.w	r1, r1, #12
 8004be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004bea:	430b      	orrs	r3, r1
 8004bec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bfe:	6999      	ldr	r1, [r3, #24]
 8004c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	ea40 0301 	orr.w	r3, r0, r1
 8004c0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	4b8f      	ldr	r3, [pc, #572]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d005      	beq.n	8004c24 <UART_SetConfig+0xa0>
 8004c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4b8d      	ldr	r3, [pc, #564]	; (8004e54 <UART_SetConfig+0x2d0>)
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d104      	bne.n	8004c2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c24:	f7fd fbb8 	bl	8002398 <HAL_RCC_GetPCLK2Freq>
 8004c28:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004c2c:	e003      	b.n	8004c36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c2e:	f7fd fb9f 	bl	8002370 <HAL_RCC_GetPCLK1Freq>
 8004c32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c3a:	69db      	ldr	r3, [r3, #28]
 8004c3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c40:	f040 810c 	bne.w	8004e5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c4e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004c52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c56:	4622      	mov	r2, r4
 8004c58:	462b      	mov	r3, r5
 8004c5a:	1891      	adds	r1, r2, r2
 8004c5c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c5e:	415b      	adcs	r3, r3
 8004c60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c66:	4621      	mov	r1, r4
 8004c68:	eb12 0801 	adds.w	r8, r2, r1
 8004c6c:	4629      	mov	r1, r5
 8004c6e:	eb43 0901 	adc.w	r9, r3, r1
 8004c72:	f04f 0200 	mov.w	r2, #0
 8004c76:	f04f 0300 	mov.w	r3, #0
 8004c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c86:	4690      	mov	r8, r2
 8004c88:	4699      	mov	r9, r3
 8004c8a:	4623      	mov	r3, r4
 8004c8c:	eb18 0303 	adds.w	r3, r8, r3
 8004c90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004c94:	462b      	mov	r3, r5
 8004c96:	eb49 0303 	adc.w	r3, r9, r3
 8004c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004caa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004cae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	18db      	adds	r3, r3, r3
 8004cb6:	653b      	str	r3, [r7, #80]	; 0x50
 8004cb8:	4613      	mov	r3, r2
 8004cba:	eb42 0303 	adc.w	r3, r2, r3
 8004cbe:	657b      	str	r3, [r7, #84]	; 0x54
 8004cc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004cc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004cc8:	f7fb faf2 	bl	80002b0 <__aeabi_uldivmod>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4b61      	ldr	r3, [pc, #388]	; (8004e58 <UART_SetConfig+0x2d4>)
 8004cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8004cd6:	095b      	lsrs	r3, r3, #5
 8004cd8:	011c      	lsls	r4, r3, #4
 8004cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004ce4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004ce8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004cec:	4642      	mov	r2, r8
 8004cee:	464b      	mov	r3, r9
 8004cf0:	1891      	adds	r1, r2, r2
 8004cf2:	64b9      	str	r1, [r7, #72]	; 0x48
 8004cf4:	415b      	adcs	r3, r3
 8004cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	eb12 0a01 	adds.w	sl, r2, r1
 8004d02:	4649      	mov	r1, r9
 8004d04:	eb43 0b01 	adc.w	fp, r3, r1
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	f04f 0300 	mov.w	r3, #0
 8004d10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d1c:	4692      	mov	sl, r2
 8004d1e:	469b      	mov	fp, r3
 8004d20:	4643      	mov	r3, r8
 8004d22:	eb1a 0303 	adds.w	r3, sl, r3
 8004d26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d2a:	464b      	mov	r3, r9
 8004d2c:	eb4b 0303 	adc.w	r3, fp, r3
 8004d30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d40:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	18db      	adds	r3, r3, r3
 8004d4c:	643b      	str	r3, [r7, #64]	; 0x40
 8004d4e:	4613      	mov	r3, r2
 8004d50:	eb42 0303 	adc.w	r3, r2, r3
 8004d54:	647b      	str	r3, [r7, #68]	; 0x44
 8004d56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d5e:	f7fb faa7 	bl	80002b0 <__aeabi_uldivmod>
 8004d62:	4602      	mov	r2, r0
 8004d64:	460b      	mov	r3, r1
 8004d66:	4611      	mov	r1, r2
 8004d68:	4b3b      	ldr	r3, [pc, #236]	; (8004e58 <UART_SetConfig+0x2d4>)
 8004d6a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d6e:	095b      	lsrs	r3, r3, #5
 8004d70:	2264      	movs	r2, #100	; 0x64
 8004d72:	fb02 f303 	mul.w	r3, r2, r3
 8004d76:	1acb      	subs	r3, r1, r3
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004d7e:	4b36      	ldr	r3, [pc, #216]	; (8004e58 <UART_SetConfig+0x2d4>)
 8004d80:	fba3 2302 	umull	r2, r3, r3, r2
 8004d84:	095b      	lsrs	r3, r3, #5
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d8c:	441c      	add	r4, r3
 8004d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d92:	2200      	movs	r2, #0
 8004d94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d98:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004d9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004da0:	4642      	mov	r2, r8
 8004da2:	464b      	mov	r3, r9
 8004da4:	1891      	adds	r1, r2, r2
 8004da6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004da8:	415b      	adcs	r3, r3
 8004daa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004db0:	4641      	mov	r1, r8
 8004db2:	1851      	adds	r1, r2, r1
 8004db4:	6339      	str	r1, [r7, #48]	; 0x30
 8004db6:	4649      	mov	r1, r9
 8004db8:	414b      	adcs	r3, r1
 8004dba:	637b      	str	r3, [r7, #52]	; 0x34
 8004dbc:	f04f 0200 	mov.w	r2, #0
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004dc8:	4659      	mov	r1, fp
 8004dca:	00cb      	lsls	r3, r1, #3
 8004dcc:	4651      	mov	r1, sl
 8004dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dd2:	4651      	mov	r1, sl
 8004dd4:	00ca      	lsls	r2, r1, #3
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	4619      	mov	r1, r3
 8004dda:	4603      	mov	r3, r0
 8004ddc:	4642      	mov	r2, r8
 8004dde:	189b      	adds	r3, r3, r2
 8004de0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004de4:	464b      	mov	r3, r9
 8004de6:	460a      	mov	r2, r1
 8004de8:	eb42 0303 	adc.w	r3, r2, r3
 8004dec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004dfc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e04:	460b      	mov	r3, r1
 8004e06:	18db      	adds	r3, r3, r3
 8004e08:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	eb42 0303 	adc.w	r3, r2, r3
 8004e10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e1a:	f7fb fa49 	bl	80002b0 <__aeabi_uldivmod>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	4b0d      	ldr	r3, [pc, #52]	; (8004e58 <UART_SetConfig+0x2d4>)
 8004e24:	fba3 1302 	umull	r1, r3, r3, r2
 8004e28:	095b      	lsrs	r3, r3, #5
 8004e2a:	2164      	movs	r1, #100	; 0x64
 8004e2c:	fb01 f303 	mul.w	r3, r1, r3
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	00db      	lsls	r3, r3, #3
 8004e34:	3332      	adds	r3, #50	; 0x32
 8004e36:	4a08      	ldr	r2, [pc, #32]	; (8004e58 <UART_SetConfig+0x2d4>)
 8004e38:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	f003 0207 	and.w	r2, r3, #7
 8004e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4422      	add	r2, r4
 8004e4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e4c:	e105      	b.n	800505a <UART_SetConfig+0x4d6>
 8004e4e:	bf00      	nop
 8004e50:	40011000 	.word	0x40011000
 8004e54:	40011400 	.word	0x40011400
 8004e58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e60:	2200      	movs	r2, #0
 8004e62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e66:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e6e:	4642      	mov	r2, r8
 8004e70:	464b      	mov	r3, r9
 8004e72:	1891      	adds	r1, r2, r2
 8004e74:	6239      	str	r1, [r7, #32]
 8004e76:	415b      	adcs	r3, r3
 8004e78:	627b      	str	r3, [r7, #36]	; 0x24
 8004e7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e7e:	4641      	mov	r1, r8
 8004e80:	1854      	adds	r4, r2, r1
 8004e82:	4649      	mov	r1, r9
 8004e84:	eb43 0501 	adc.w	r5, r3, r1
 8004e88:	f04f 0200 	mov.w	r2, #0
 8004e8c:	f04f 0300 	mov.w	r3, #0
 8004e90:	00eb      	lsls	r3, r5, #3
 8004e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e96:	00e2      	lsls	r2, r4, #3
 8004e98:	4614      	mov	r4, r2
 8004e9a:	461d      	mov	r5, r3
 8004e9c:	4643      	mov	r3, r8
 8004e9e:	18e3      	adds	r3, r4, r3
 8004ea0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004ea4:	464b      	mov	r3, r9
 8004ea6:	eb45 0303 	adc.w	r3, r5, r3
 8004eaa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004eba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ebe:	f04f 0200 	mov.w	r2, #0
 8004ec2:	f04f 0300 	mov.w	r3, #0
 8004ec6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004eca:	4629      	mov	r1, r5
 8004ecc:	008b      	lsls	r3, r1, #2
 8004ece:	4621      	mov	r1, r4
 8004ed0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ed4:	4621      	mov	r1, r4
 8004ed6:	008a      	lsls	r2, r1, #2
 8004ed8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004edc:	f7fb f9e8 	bl	80002b0 <__aeabi_uldivmod>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4b60      	ldr	r3, [pc, #384]	; (8005068 <UART_SetConfig+0x4e4>)
 8004ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8004eea:	095b      	lsrs	r3, r3, #5
 8004eec:	011c      	lsls	r4, r3, #4
 8004eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ef8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004efc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f00:	4642      	mov	r2, r8
 8004f02:	464b      	mov	r3, r9
 8004f04:	1891      	adds	r1, r2, r2
 8004f06:	61b9      	str	r1, [r7, #24]
 8004f08:	415b      	adcs	r3, r3
 8004f0a:	61fb      	str	r3, [r7, #28]
 8004f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f10:	4641      	mov	r1, r8
 8004f12:	1851      	adds	r1, r2, r1
 8004f14:	6139      	str	r1, [r7, #16]
 8004f16:	4649      	mov	r1, r9
 8004f18:	414b      	adcs	r3, r1
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	f04f 0200 	mov.w	r2, #0
 8004f20:	f04f 0300 	mov.w	r3, #0
 8004f24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f28:	4659      	mov	r1, fp
 8004f2a:	00cb      	lsls	r3, r1, #3
 8004f2c:	4651      	mov	r1, sl
 8004f2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f32:	4651      	mov	r1, sl
 8004f34:	00ca      	lsls	r2, r1, #3
 8004f36:	4610      	mov	r0, r2
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4642      	mov	r2, r8
 8004f3e:	189b      	adds	r3, r3, r2
 8004f40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f44:	464b      	mov	r3, r9
 8004f46:	460a      	mov	r2, r1
 8004f48:	eb42 0303 	adc.w	r3, r2, r3
 8004f4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f5a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f68:	4649      	mov	r1, r9
 8004f6a:	008b      	lsls	r3, r1, #2
 8004f6c:	4641      	mov	r1, r8
 8004f6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f72:	4641      	mov	r1, r8
 8004f74:	008a      	lsls	r2, r1, #2
 8004f76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f7a:	f7fb f999 	bl	80002b0 <__aeabi_uldivmod>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	460b      	mov	r3, r1
 8004f82:	4b39      	ldr	r3, [pc, #228]	; (8005068 <UART_SetConfig+0x4e4>)
 8004f84:	fba3 1302 	umull	r1, r3, r3, r2
 8004f88:	095b      	lsrs	r3, r3, #5
 8004f8a:	2164      	movs	r1, #100	; 0x64
 8004f8c:	fb01 f303 	mul.w	r3, r1, r3
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	011b      	lsls	r3, r3, #4
 8004f94:	3332      	adds	r3, #50	; 0x32
 8004f96:	4a34      	ldr	r2, [pc, #208]	; (8005068 <UART_SetConfig+0x4e4>)
 8004f98:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9c:	095b      	lsrs	r3, r3, #5
 8004f9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fa2:	441c      	add	r4, r3
 8004fa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fa8:	2200      	movs	r2, #0
 8004faa:	673b      	str	r3, [r7, #112]	; 0x70
 8004fac:	677a      	str	r2, [r7, #116]	; 0x74
 8004fae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004fb2:	4642      	mov	r2, r8
 8004fb4:	464b      	mov	r3, r9
 8004fb6:	1891      	adds	r1, r2, r2
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	415b      	adcs	r3, r3
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fc2:	4641      	mov	r1, r8
 8004fc4:	1851      	adds	r1, r2, r1
 8004fc6:	6039      	str	r1, [r7, #0]
 8004fc8:	4649      	mov	r1, r9
 8004fca:	414b      	adcs	r3, r1
 8004fcc:	607b      	str	r3, [r7, #4]
 8004fce:	f04f 0200 	mov.w	r2, #0
 8004fd2:	f04f 0300 	mov.w	r3, #0
 8004fd6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004fda:	4659      	mov	r1, fp
 8004fdc:	00cb      	lsls	r3, r1, #3
 8004fde:	4651      	mov	r1, sl
 8004fe0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fe4:	4651      	mov	r1, sl
 8004fe6:	00ca      	lsls	r2, r1, #3
 8004fe8:	4610      	mov	r0, r2
 8004fea:	4619      	mov	r1, r3
 8004fec:	4603      	mov	r3, r0
 8004fee:	4642      	mov	r2, r8
 8004ff0:	189b      	adds	r3, r3, r2
 8004ff2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ff4:	464b      	mov	r3, r9
 8004ff6:	460a      	mov	r2, r1
 8004ff8:	eb42 0303 	adc.w	r3, r2, r3
 8004ffc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	663b      	str	r3, [r7, #96]	; 0x60
 8005008:	667a      	str	r2, [r7, #100]	; 0x64
 800500a:	f04f 0200 	mov.w	r2, #0
 800500e:	f04f 0300 	mov.w	r3, #0
 8005012:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005016:	4649      	mov	r1, r9
 8005018:	008b      	lsls	r3, r1, #2
 800501a:	4641      	mov	r1, r8
 800501c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005020:	4641      	mov	r1, r8
 8005022:	008a      	lsls	r2, r1, #2
 8005024:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005028:	f7fb f942 	bl	80002b0 <__aeabi_uldivmod>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4b0d      	ldr	r3, [pc, #52]	; (8005068 <UART_SetConfig+0x4e4>)
 8005032:	fba3 1302 	umull	r1, r3, r3, r2
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	2164      	movs	r1, #100	; 0x64
 800503a:	fb01 f303 	mul.w	r3, r1, r3
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	3332      	adds	r3, #50	; 0x32
 8005044:	4a08      	ldr	r2, [pc, #32]	; (8005068 <UART_SetConfig+0x4e4>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	f003 020f 	and.w	r2, r3, #15
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4422      	add	r2, r4
 8005058:	609a      	str	r2, [r3, #8]
}
 800505a:	bf00      	nop
 800505c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005060:	46bd      	mov	sp, r7
 8005062:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005066:	bf00      	nop
 8005068:	51eb851f 	.word	0x51eb851f

0800506c <tmc_fillCRC8Table>:
 *     This allows us to simply store the lowest byte of the uint32_t,
 *     right-shift the uint32_t by 8 and increment the table pointer.
 *     After 4 iterations of that all 4 bytes of the uint32_t are stored in the table.
 */
uint8_t tmc_fillCRC8Table(uint8_t polynomial, bool isReflected, uint8_t index)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	71fb      	strb	r3, [r7, #7]
 8005076:	460b      	mov	r3, r1
 8005078:	71bb      	strb	r3, [r7, #6]
 800507a:	4613      	mov	r3, r2
 800507c:	717b      	strb	r3, [r7, #5]
	uint32_t CRCdata;
	// Helper pointer for traversing the result table
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 800507e:	797b      	ldrb	r3, [r7, #5]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d901      	bls.n	8005088 <tmc_fillCRC8Table+0x1c>
		return 0;
 8005084:	2300      	movs	r3, #0
 8005086:	e09e      	b.n	80051c6 <tmc_fillCRC8Table+0x15a>

	CRCTables[index].polynomial   = polynomial;
 8005088:	797a      	ldrb	r2, [r7, #5]
 800508a:	4951      	ldr	r1, [pc, #324]	; (80051d0 <tmc_fillCRC8Table+0x164>)
 800508c:	4613      	mov	r3, r2
 800508e:	01db      	lsls	r3, r3, #7
 8005090:	4413      	add	r3, r2
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	440b      	add	r3, r1
 8005096:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800509a:	79fa      	ldrb	r2, [r7, #7]
 800509c:	701a      	strb	r2, [r3, #0]
	CRCTables[index].isReflected  = isReflected;
 800509e:	797a      	ldrb	r2, [r7, #5]
 80050a0:	494b      	ldr	r1, [pc, #300]	; (80051d0 <tmc_fillCRC8Table+0x164>)
 80050a2:	4613      	mov	r3, r2
 80050a4:	01db      	lsls	r3, r3, #7
 80050a6:	4413      	add	r3, r2
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	440b      	add	r3, r1
 80050ac:	f203 1301 	addw	r3, r3, #257	; 0x101
 80050b0:	79ba      	ldrb	r2, [r7, #6]
 80050b2:	701a      	strb	r2, [r3, #0]
	table = &CRCTables[index].table[0];
 80050b4:	797a      	ldrb	r2, [r7, #5]
 80050b6:	4613      	mov	r3, r2
 80050b8:	01db      	lsls	r3, r3, #7
 80050ba:	4413      	add	r3, r2
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	4a44      	ldr	r2, [pc, #272]	; (80051d0 <tmc_fillCRC8Table+0x164>)
 80050c0:	4413      	add	r3, r2
 80050c2:	61bb      	str	r3, [r7, #24]

	// Extend the polynomial to correct byte MSBs shifting into next bytes
	uint32_t poly = (uint32_t) polynomial | 0x0100;
 80050c4:	79fb      	ldrb	r3, [r7, #7]
 80050c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ca:	60fb      	str	r3, [r7, #12]

	// Iterate over all 256 possible uint8_t values, compressed into a uint32_t (see detailed explanation above)
	uint32_t i;
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 80050cc:	4b41      	ldr	r3, [pc, #260]	; (80051d4 <tmc_fillCRC8Table+0x168>)
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	e074      	b.n	80051bc <tmc_fillCRC8Table+0x150>
	{
		// For reflected table: Flip the bits of each input byte
		CRCdata = (isReflected)? flipBitsInBytes(i) : i;
 80050d2:	79bb      	ldrb	r3, [r7, #6]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d004      	beq.n	80050e2 <tmc_fillCRC8Table+0x76>
 80050d8:	6978      	ldr	r0, [r7, #20]
 80050da:	f000 f8f7 	bl	80052cc <flipBitsInBytes>
 80050de:	4603      	mov	r3, r0
 80050e0:	e000      	b.n	80050e4 <tmc_fillCRC8Table+0x78>
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	61fb      	str	r3, [r7, #28]

		// Iterate over 8 Bits
		int j;
		for(j = 0; j < 8; j++)
 80050e6:	2300      	movs	r3, #0
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	e035      	b.n	8005158 <tmc_fillCRC8Table+0xec>
		{
			// Store value of soon-to-be shifted out byte
			uint8_t isMSBSet = (CRCdata & 0x80000000)? 1:0;
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	0fdb      	lsrs	r3, r3, #31
 80050f0:	72fb      	strb	r3, [r7, #11]

			// CRC Shift
			CRCdata <<= 1;
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	61fb      	str	r3, [r7, #28]

			// XOR the bytes when required, lowest to highest
			CRCdata ^= (CRCdata & 0x00000100)? (poly      ) : 0;
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <tmc_fillCRC8Table+0x9a>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	e000      	b.n	8005108 <tmc_fillCRC8Table+0x9c>
 8005106:	2300      	movs	r3, #0
 8005108:	69fa      	ldr	r2, [r7, #28]
 800510a:	4053      	eors	r3, r2
 800510c:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x00010000)? (poly << 8 ) : 0;
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d002      	beq.n	800511e <tmc_fillCRC8Table+0xb2>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	021b      	lsls	r3, r3, #8
 800511c:	e000      	b.n	8005120 <tmc_fillCRC8Table+0xb4>
 800511e:	2300      	movs	r3, #0
 8005120:	69fa      	ldr	r2, [r7, #28]
 8005122:	4053      	eors	r3, r2
 8005124:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x01000000)? (poly << 16) : 0;
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <tmc_fillCRC8Table+0xca>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	041b      	lsls	r3, r3, #16
 8005134:	e000      	b.n	8005138 <tmc_fillCRC8Table+0xcc>
 8005136:	2300      	movs	r3, #0
 8005138:	69fa      	ldr	r2, [r7, #28]
 800513a:	4053      	eors	r3, r2
 800513c:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (isMSBSet)?             (poly << 24) : 0;
 800513e:	7afb      	ldrb	r3, [r7, #11]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d002      	beq.n	800514a <tmc_fillCRC8Table+0xde>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	061b      	lsls	r3, r3, #24
 8005148:	e000      	b.n	800514c <tmc_fillCRC8Table+0xe0>
 800514a:	2300      	movs	r3, #0
 800514c:	69fa      	ldr	r2, [r7, #28]
 800514e:	4053      	eors	r3, r2
 8005150:	61fb      	str	r3, [r7, #28]
		for(j = 0; j < 8; j++)
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	3301      	adds	r3, #1
 8005156:	613b      	str	r3, [r7, #16]
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	2b07      	cmp	r3, #7
 800515c:	ddc6      	ble.n	80050ec <tmc_fillCRC8Table+0x80>
		}

		// For reflected table: Flip the bits of each output byte
		CRCdata = (isReflected)? flipBitsInBytes(CRCdata) : CRCdata;
 800515e:	79bb      	ldrb	r3, [r7, #6]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d004      	beq.n	800516e <tmc_fillCRC8Table+0x102>
 8005164:	69f8      	ldr	r0, [r7, #28]
 8005166:	f000 f8b1 	bl	80052cc <flipBitsInBytes>
 800516a:	4603      	mov	r3, r0
 800516c:	e000      	b.n	8005170 <tmc_fillCRC8Table+0x104>
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	61fb      	str	r3, [r7, #28]
		// Store the CRC result bytes in the table array
		*table++ = (uint8_t) CRCdata;
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	61ba      	str	r2, [r7, #24]
 8005178:	69fa      	ldr	r2, [r7, #28]
 800517a:	b2d2      	uxtb	r2, r2
 800517c:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	0a1b      	lsrs	r3, r3, #8
 8005182:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	61ba      	str	r2, [r7, #24]
 800518a:	69fa      	ldr	r2, [r7, #28]
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	0a1b      	lsrs	r3, r3, #8
 8005194:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	61ba      	str	r2, [r7, #24]
 800519c:	69fa      	ldr	r2, [r7, #28]
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	0a1b      	lsrs	r3, r3, #8
 80051a6:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	61ba      	str	r2, [r7, #24]
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	701a      	strb	r2, [r3, #0]
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	f103 3304 	add.w	r3, r3, #67372036	; 0x4040404
 80051ba:	617b      	str	r3, [r7, #20]
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	4a06      	ldr	r2, [pc, #24]	; (80051d8 <tmc_fillCRC8Table+0x16c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d186      	bne.n	80050d2 <tmc_fillCRC8Table+0x66>
	}

	return 1;
 80051c4:	2301      	movs	r3, #1
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3720      	adds	r7, #32
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	2000065c 	.word	0x2000065c
 80051d4:	03020100 	.word	0x03020100
 80051d8:	04030200 	.word	0x04030200

080051dc <tmc_CRC8>:
 *     uint8_t *data: A pointer to the data that will be CRC'd.
 *     uint32_t bytes: The length of the data buffer.
 *     uint8_t index: The index of the CRC table to be used.
 */
uint8_t tmc_CRC8(uint8_t *data, uint32_t bytes, uint8_t index)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	4613      	mov	r3, r2
 80051e8:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	75fb      	strb	r3, [r7, #23]
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 80051ee:	79fb      	ldrb	r3, [r7, #7]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d901      	bls.n	80051f8 <tmc_CRC8+0x1c>
		return 0;
 80051f4:	2300      	movs	r3, #0
 80051f6:	e02c      	b.n	8005252 <tmc_CRC8+0x76>

	table = &CRCTables[index].table[0];
 80051f8:	79fa      	ldrb	r2, [r7, #7]
 80051fa:	4613      	mov	r3, r2
 80051fc:	01db      	lsls	r3, r3, #7
 80051fe:	4413      	add	r3, r2
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	4a16      	ldr	r2, [pc, #88]	; (800525c <tmc_CRC8+0x80>)
 8005204:	4413      	add	r3, r2
 8005206:	613b      	str	r3, [r7, #16]

	while(bytes--)
 8005208:	e00b      	b.n	8005222 <tmc_CRC8+0x46>
		result = table[result ^ *data++];
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	1c5a      	adds	r2, r3, #1
 800520e:	60fa      	str	r2, [r7, #12]
 8005210:	781a      	ldrb	r2, [r3, #0]
 8005212:	7dfb      	ldrb	r3, [r7, #23]
 8005214:	4053      	eors	r3, r2
 8005216:	b2db      	uxtb	r3, r3
 8005218:	461a      	mov	r2, r3
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	4413      	add	r3, r2
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	75fb      	strb	r3, [r7, #23]
	while(bytes--)
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	1e5a      	subs	r2, r3, #1
 8005226:	60ba      	str	r2, [r7, #8]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1ee      	bne.n	800520a <tmc_CRC8+0x2e>

	return (CRCTables[index].isReflected)? flipByte(result) : result;
 800522c:	79fa      	ldrb	r2, [r7, #7]
 800522e:	490b      	ldr	r1, [pc, #44]	; (800525c <tmc_CRC8+0x80>)
 8005230:	4613      	mov	r3, r2
 8005232:	01db      	lsls	r3, r3, #7
 8005234:	4413      	add	r3, r2
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	440b      	add	r3, r1
 800523a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <tmc_CRC8+0x74>
 8005244:	7dfb      	ldrb	r3, [r7, #23]
 8005246:	4618      	mov	r0, r3
 8005248:	f000 f80a 	bl	8005260 <flipByte>
 800524c:	4603      	mov	r3, r0
 800524e:	e000      	b.n	8005252 <tmc_CRC8+0x76>
 8005250:	7dfb      	ldrb	r3, [r7, #23]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	2000065c 	.word	0x2000065c

08005260 <flipByte>:
	return CRCTables[index].isReflected;
}

// Helper functions
static uint8_t flipByte(uint8_t value)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	4603      	mov	r3, r0
 8005268:	71fb      	strb	r3, [r7, #7]
	// swap odd and even bits
	value = ((value >> 1) & 0x55) | ((value & 0x55) << 1);
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	085b      	lsrs	r3, r3, #1
 800526e:	b2db      	uxtb	r3, r3
 8005270:	b25b      	sxtb	r3, r3
 8005272:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8005276:	b25a      	sxtb	r2, r3
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	b25b      	sxtb	r3, r3
 800527e:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 8005282:	b25b      	sxtb	r3, r3
 8005284:	4313      	orrs	r3, r2
 8005286:	b25b      	sxtb	r3, r3
 8005288:	71fb      	strb	r3, [r7, #7]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33) | ((value & 0x33) << 2);
 800528a:	79fb      	ldrb	r3, [r7, #7]
 800528c:	089b      	lsrs	r3, r3, #2
 800528e:	b2db      	uxtb	r3, r3
 8005290:	b25b      	sxtb	r3, r3
 8005292:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8005296:	b25a      	sxtb	r2, r3
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	b25b      	sxtb	r3, r3
 800529e:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	4313      	orrs	r3, r2
 80052a6:	b25b      	sxtb	r3, r3
 80052a8:	71fb      	strb	r3, [r7, #7]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F) | ((value & 0x0F) << 4);
 80052aa:	79fb      	ldrb	r3, [r7, #7]
 80052ac:	091b      	lsrs	r3, r3, #4
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	b25a      	sxtb	r2, r3
 80052b2:	79fb      	ldrb	r3, [r7, #7]
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	b25b      	sxtb	r3, r3
 80052b8:	4313      	orrs	r3, r2
 80052ba:	b25b      	sxtb	r3, r3
 80052bc:	71fb      	strb	r3, [r7, #7]

	return value;
 80052be:	79fb      	ldrb	r3, [r7, #7]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <flipBitsInBytes>:
 *                                 \||/
 *                                  \/
 * [b24 b25 b26 b27 b28 b29 b30 b31 .. b0 b1 b2 b3 b4 b5 b6 b7]
 */
static uint32_t flipBitsInBytes(uint32_t value)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
	// swap odd and even bits
	value = ((value >> 1) & 0x55555555) | ((value & 0x55555555) << 1);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	085b      	lsrs	r3, r3, #1
 80052d8:	f003 3255 	and.w	r2, r3, #1431655765	; 0x55555555
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	f003 33aa 	and.w	r3, r3, #2863311530	; 0xaaaaaaaa
 80052e4:	4313      	orrs	r3, r2
 80052e6:	607b      	str	r3, [r7, #4]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33333333) | ((value & 0x33333333) << 2);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	089b      	lsrs	r3, r3, #2
 80052ec:	f003 3233 	and.w	r2, r3, #858993459	; 0x33333333
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	f003 33cc 	and.w	r3, r3, #3435973836	; 0xcccccccc
 80052f8:	4313      	orrs	r3, r2
 80052fa:	607b      	str	r3, [r7, #4]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F0F0F0F) | ((value & 0x0F0F0F0F) << 4);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	091b      	lsrs	r3, r3, #4
 8005300:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	f003 33f0 	and.w	r3, r3, #4042322160	; 0xf0f0f0f0
 800530c:	4313      	orrs	r3, r2
 800530e:	607b      	str	r3, [r7, #4]

	return value;
 8005310:	687b      	ldr	r3, [r7, #4]
}
 8005312:	4618      	mov	r0, r3
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <tmc2209_writeInt>:
// => CRC wrapper
extern uint8_t tmc2209_CRC8(uint8_t *data, size_t length);
// <= CRC wrapper

void tmc2209_writeInt(TMC2209TypeDef *tmc2209, uint8_t address, int32_t value)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b086      	sub	sp, #24
 8005322:	af00      	add	r7, sp, #0
 8005324:	60f8      	str	r0, [r7, #12]
 8005326:	460b      	mov	r3, r1
 8005328:	607a      	str	r2, [r7, #4]
 800532a:	72fb      	strb	r3, [r7, #11]
	uint8_t data[8];

	data[0] = 0x05;
 800532c:	2305      	movs	r3, #5
 800532e:	743b      	strb	r3, [r7, #16]
	data[1] = tmc2209->slaveAddress;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8005336:	747b      	strb	r3, [r7, #17]
	data[2] = address | TMC_WRITE_BIT;
 8005338:	7afb      	ldrb	r3, [r7, #11]
 800533a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800533e:	b2db      	uxtb	r3, r3
 8005340:	74bb      	strb	r3, [r7, #18]
	data[3] = (value >> 24) & 0xFF;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	0e1b      	lsrs	r3, r3, #24
 8005346:	b2db      	uxtb	r3, r3
 8005348:	74fb      	strb	r3, [r7, #19]
	data[4] = (value >> 16) & 0xFF;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	141b      	asrs	r3, r3, #16
 800534e:	b2db      	uxtb	r3, r3
 8005350:	753b      	strb	r3, [r7, #20]
	data[5] = (value >> 8 ) & 0xFF;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	121b      	asrs	r3, r3, #8
 8005356:	b2db      	uxtb	r3, r3
 8005358:	757b      	strb	r3, [r7, #21]
	data[6] = (value      ) & 0xFF;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	b2db      	uxtb	r3, r3
 800535e:	75bb      	strb	r3, [r7, #22]
	data[7] = tmc2209_CRC8(data, 7);
 8005360:	f107 0310 	add.w	r3, r7, #16
 8005364:	2107      	movs	r1, #7
 8005366:	4618      	mov	r0, r3
 8005368:	f7fb f94c 	bl	8000604 <tmc2209_CRC8>
 800536c:	4603      	mov	r3, r0
 800536e:	75fb      	strb	r3, [r7, #23]

	tmc2209_readWriteArray(tmc2209->config->channel, &data[0], 8, 0);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 8005378:	f107 0110 	add.w	r1, r7, #16
 800537c:	2300      	movs	r3, #0
 800537e:	2208      	movs	r2, #8
 8005380:	f7fb f918 	bl	80005b4 <tmc2209_readWriteArray>

	// Write to the shadow register and mark the register dirty
	address = TMC_ADDRESS(address);
 8005384:	7afb      	ldrb	r3, [r7, #11]
 8005386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800538a:	72fb      	strb	r3, [r7, #11]
	tmc2209->config->shadowRegister[address] = value;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	7afb      	ldrb	r3, [r7, #11]
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	605a      	str	r2, [r3, #4]
	tmc2209->registerAccess[address] |= TMC_ACCESS_DIRTY;
 800539a:	7afb      	ldrb	r3, [r7, #11]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	4413      	add	r3, r2
 80053a0:	f893 2204 	ldrb.w	r2, [r3, #516]	; 0x204
 80053a4:	7afb      	ldrb	r3, [r7, #11]
 80053a6:	f042 0208 	orr.w	r2, r2, #8
 80053aa:	b2d1      	uxtb	r1, r2
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	4413      	add	r3, r2
 80053b0:	460a      	mov	r2, r1
 80053b2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 80053b6:	bf00      	nop
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <tmc2209_readInt>:

int32_t tmc2209_readInt(TMC2209TypeDef *tmc2209, uint8_t address)
{
 80053be:	b590      	push	{r4, r7, lr}
 80053c0:	b085      	sub	sp, #20
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
 80053c6:	460b      	mov	r3, r1
 80053c8:	70fb      	strb	r3, [r7, #3]
	uint8_t data[8] = { 0 };
 80053ca:	2300      	movs	r3, #0
 80053cc:	60bb      	str	r3, [r7, #8]
 80053ce:	2300      	movs	r3, #0
 80053d0:	60fb      	str	r3, [r7, #12]

	address = TMC_ADDRESS(address);
 80053d2:	78fb      	ldrb	r3, [r7, #3]
 80053d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053d8:	70fb      	strb	r3, [r7, #3]

	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
 80053da:	78fb      	ldrb	r3, [r7, #3]
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	4413      	add	r3, r2
 80053e0:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d106      	bne.n	80053fa <tmc2209_readInt+0x3c>
		return tmc2209->config->shadowRegister[address];
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	78fb      	ldrb	r3, [r7, #3]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	e03f      	b.n	800547a <tmc2209_readInt+0xbc>

	data[0] = 0x05;
 80053fa:	2305      	movs	r3, #5
 80053fc:	723b      	strb	r3, [r7, #8]
	data[1] = tmc2209->slaveAddress;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8005404:	727b      	strb	r3, [r7, #9]
	data[2] = address;
 8005406:	78fb      	ldrb	r3, [r7, #3]
 8005408:	72bb      	strb	r3, [r7, #10]
	data[3] = tmc2209_CRC8(data, 3);
 800540a:	f107 0308 	add.w	r3, r7, #8
 800540e:	2103      	movs	r1, #3
 8005410:	4618      	mov	r0, r3
 8005412:	f7fb f8f7 	bl	8000604 <tmc2209_CRC8>
 8005416:	4603      	mov	r3, r0
 8005418:	72fb      	strb	r3, [r7, #11]

	tmc2209_readWriteArray(tmc2209->config->channel, data, 4, 8);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 8005422:	f107 0108 	add.w	r1, r7, #8
 8005426:	2308      	movs	r3, #8
 8005428:	2204      	movs	r2, #4
 800542a:	f7fb f8c3 	bl	80005b4 <tmc2209_readWriteArray>

	// Byte 0: Sync nibble correct?
	if (data[0] != 0x05)
 800542e:	7a3b      	ldrb	r3, [r7, #8]
 8005430:	2b05      	cmp	r3, #5
 8005432:	d001      	beq.n	8005438 <tmc2209_readInt+0x7a>
		return 0;
 8005434:	2300      	movs	r3, #0
 8005436:	e020      	b.n	800547a <tmc2209_readInt+0xbc>

	// Byte 1: Master address correct?
	if (data[1] != 0xFF)
 8005438:	7a7b      	ldrb	r3, [r7, #9]
 800543a:	2bff      	cmp	r3, #255	; 0xff
 800543c:	d001      	beq.n	8005442 <tmc2209_readInt+0x84>
		return 0;
 800543e:	2300      	movs	r3, #0
 8005440:	e01b      	b.n	800547a <tmc2209_readInt+0xbc>

	// Byte 2: Address correct?
	if (data[2] != address)
 8005442:	7abb      	ldrb	r3, [r7, #10]
 8005444:	78fa      	ldrb	r2, [r7, #3]
 8005446:	429a      	cmp	r2, r3
 8005448:	d001      	beq.n	800544e <tmc2209_readInt+0x90>
		return 0;
 800544a:	2300      	movs	r3, #0
 800544c:	e015      	b.n	800547a <tmc2209_readInt+0xbc>

	// Byte 7: CRC correct?
	if (data[7] != tmc2209_CRC8(data, 7))
 800544e:	7bfc      	ldrb	r4, [r7, #15]
 8005450:	f107 0308 	add.w	r3, r7, #8
 8005454:	2107      	movs	r1, #7
 8005456:	4618      	mov	r0, r3
 8005458:	f7fb f8d4 	bl	8000604 <tmc2209_CRC8>
 800545c:	4603      	mov	r3, r0
 800545e:	429c      	cmp	r4, r3
 8005460:	d001      	beq.n	8005466 <tmc2209_readInt+0xa8>
		return 0;
 8005462:	2300      	movs	r3, #0
 8005464:	e009      	b.n	800547a <tmc2209_readInt+0xbc>

	return ((uint32_t)data[3] << 24) | ((uint32_t)data[4] << 16) | (data[5] << 8) | data[6];
 8005466:	7afb      	ldrb	r3, [r7, #11]
 8005468:	061a      	lsls	r2, r3, #24
 800546a:	7b3b      	ldrb	r3, [r7, #12]
 800546c:	041b      	lsls	r3, r3, #16
 800546e:	4313      	orrs	r3, r2
 8005470:	7b7a      	ldrb	r2, [r7, #13]
 8005472:	0212      	lsls	r2, r2, #8
 8005474:	4313      	orrs	r3, r2
 8005476:	7bba      	ldrb	r2, [r7, #14]
 8005478:	4313      	orrs	r3, r2
}
 800547a:	4618      	mov	r0, r3
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	bd90      	pop	{r4, r7, pc}
	...

08005484 <tmc2209_init>:

void tmc2209_init(TMC2209TypeDef *tmc2209, uint8_t channel, uint8_t slaveAddress, ConfigurationTypeDef *tmc2209_config, const int32_t *registerResetState)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	607b      	str	r3, [r7, #4]
 800548e:	460b      	mov	r3, r1
 8005490:	72fb      	strb	r3, [r7, #11]
 8005492:	4613      	mov	r3, r2
 8005494:	72bb      	strb	r3, [r7, #10]
	tmc2209->slaveAddress = slaveAddress;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	7aba      	ldrb	r2, [r7, #10]
 800549a:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284

	tmc2209->config               = tmc2209_config;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	601a      	str	r2, [r3, #0]
	tmc2209->config->callback     = NULL;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	tmc2209->config->channel      = channel;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	7afa      	ldrb	r2, [r7, #11]
 80054b4:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
	tmc2209->config->configIndex  = 0;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2200      	movs	r2, #0
 80054be:	705a      	strb	r2, [r3, #1]
	tmc2209->config->state        = CONFIG_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2200      	movs	r2, #0
 80054c6:	701a      	strb	r2, [r3, #0]

	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 80054c8:	2300      	movs	r3, #0
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	e017      	b.n	80054fe <tmc2209_init+0x7a>
	{
		tmc2209->registerAccess[i]      = tmc2209_defaultRegisterAccess[i];
 80054ce:	4a11      	ldr	r2, [pc, #68]	; (8005514 <tmc2209_init+0x90>)
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	4413      	add	r3, r2
 80054d4:	7819      	ldrb	r1, [r3, #0]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	4413      	add	r3, r2
 80054dc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80054e0:	460a      	mov	r2, r1
 80054e2:	701a      	strb	r2, [r3, #0]
		tmc2209->registerResetState[i]  = registerResetState[i];
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	6a3a      	ldr	r2, [r7, #32]
 80054ea:	4413      	add	r3, r2
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68f9      	ldr	r1, [r7, #12]
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	3301      	adds	r3, #1
 80054fc:	617b      	str	r3, [r7, #20]
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2b7f      	cmp	r3, #127	; 0x7f
 8005502:	d9e4      	bls.n	80054ce <tmc2209_init+0x4a>
	}
}
 8005504:	bf00      	nop
 8005506:	bf00      	nop
 8005508:	371c      	adds	r7, #28
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	08006bd0 	.word	0x08006bd0

08005518 <writeConfiguration>:

static void writeConfiguration(TMC2209TypeDef *tmc2209)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
	uint8_t *ptr = &tmc2209->config->configIndex;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	3301      	adds	r3, #1
 8005526:	60bb      	str	r3, [r7, #8]
	const int32_t *settings;

	if(tmc2209->config->state == CONFIG_RESTORE)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d131      	bne.n	8005596 <writeConfiguration+0x7e>
	{
		settings = tmc2209->config->shadowRegister;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3304      	adds	r3, #4
 8005538:	60fb      	str	r3, [r7, #12]
		// Find the next restorable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 800553a:	e005      	b.n	8005548 <writeConfiguration+0x30>
		{
			(*ptr)++;
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	3301      	adds	r3, #1
 8005542:	b2da      	uxtb	r2, r3
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	b25b      	sxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	db3b      	blt.n	80055ca <writeConfiguration+0xb2>
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4413      	add	r3, r2
 800555c:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0e9      	beq.n	800553c <writeConfiguration+0x24>
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	461a      	mov	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4413      	add	r3, r2
 8005572:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d025      	beq.n	80055ca <writeConfiguration+0xb2>
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	461a      	mov	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4413      	add	r3, r2
 8005588:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800558c:	f003 0308 	and.w	r3, r3, #8
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0d3      	beq.n	800553c <writeConfiguration+0x24>
 8005594:	e019      	b.n	80055ca <writeConfiguration+0xb2>
		}
	}
	else
	{
		settings = tmc2209->registerResetState;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3304      	adds	r3, #4
 800559a:	60fb      	str	r3, [r7, #12]
		// Find the next resettable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 800559c:	e005      	b.n	80055aa <writeConfiguration+0x92>
		{
			(*ptr)++;
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	3301      	adds	r3, #1
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	b25b      	sxtb	r3, r3
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	db0a      	blt.n	80055ca <writeConfiguration+0xb2>
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4413      	add	r3, r2
 80055be:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 80055c2:	f003 0342 	and.w	r3, r3, #66	; 0x42
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d1e9      	bne.n	800559e <writeConfiguration+0x86>
		}
	}

	if(*ptr < TMC2209_REGISTER_COUNT)
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	b25b      	sxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	db12      	blt.n	80055fa <writeConfiguration+0xe2>
	{
		tmc2209_writeInt(tmc2209, *ptr, settings[*ptr]);
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	7819      	ldrb	r1, [r3, #0]
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	4413      	add	r3, r2
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	461a      	mov	r2, r3
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff fe99 	bl	800531e <tmc2209_writeInt>
		(*ptr)++;
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	3301      	adds	r3, #1
 80055f2:	b2da      	uxtb	r2, r3
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	701a      	strb	r2, [r3, #0]
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
		}

		tmc2209->config->state = CONFIG_READY;
	}
}
 80055f8:	e013      	b.n	8005622 <writeConfiguration+0x10a>
		if(tmc2209->config->callback)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <writeConfiguration+0x102>
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6812      	ldr	r2, [r2, #0]
 8005612:	7812      	ldrb	r2, [r2, #0]
 8005614:	4611      	mov	r1, r2
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	4798      	blx	r3
		tmc2209->config->state = CONFIG_READY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2200      	movs	r2, #0
 8005620:	701a      	strb	r2, [r3, #0]
}
 8005622:	bf00      	nop
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <tmc2209_periodicJob>:

void tmc2209_periodicJob(TMC2209TypeDef *tmc2209, uint32_t tick)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b082      	sub	sp, #8
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
 8005632:	6039      	str	r1, [r7, #0]
	UNUSED(tick);

	if(tmc2209->config->state != CONFIG_READY)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <tmc2209_periodicJob+0x1c>
	{
		writeConfiguration(tmc2209);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7ff ff6a 	bl	8005518 <writeConfiguration>
		return;
 8005644:	bf00      	nop
	}
}
 8005646:	3708      	adds	r7, #8
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <tmc2209_reset>:
{
	tmc2209->config->callback = (tmc_callback_config) callback;
}

uint8_t tmc2209_reset(TMC2209TypeDef *tmc2209)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <tmc2209_reset+0x16>
		return false;
 800565e:	2300      	movs	r3, #0
 8005660:	e028      	b.n	80056b4 <tmc2209_reset+0x68>

	// Reset the dirty bits and wipe the shadow registers
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8005662:	2300      	movs	r3, #0
 8005664:	60fb      	str	r3, [r7, #12]
 8005666:	e019      	b.n	800569c <tmc2209_reset+0x50>
	{
		tmc2209->registerAccess[i] &= ~TMC_ACCESS_DIRTY;
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	4413      	add	r3, r2
 800566e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	f023 0308 	bic.w	r3, r3, #8
 8005678:	b2d9      	uxtb	r1, r3
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4413      	add	r3, r2
 8005680:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005684:	460a      	mov	r2, r1
 8005686:	701a      	strb	r2, [r3, #0]
		tmc2209->config->shadowRegister[i] = 0;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	2200      	movs	r2, #0
 8005694:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	3301      	adds	r3, #1
 800569a:	60fb      	str	r3, [r7, #12]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2b7f      	cmp	r3, #127	; 0x7f
 80056a0:	d9e2      	bls.n	8005668 <tmc2209_reset+0x1c>
	}

	tmc2209->config->state        = CONFIG_RESET;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2201      	movs	r2, #1
 80056a8:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2200      	movs	r2, #0
 80056b0:	705a      	strb	r2, [r3, #1]

	return true;
 80056b2:	2301      	movs	r3, #1
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <tmc2209_restore>:

uint8_t tmc2209_restore(TMC2209TypeDef *tmc2209)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <tmc2209_restore+0x16>
		return false;
 80056d2:	2300      	movs	r3, #0
 80056d4:	e008      	b.n	80056e8 <tmc2209_restore+0x28>

	tmc2209->config->state        = CONFIG_RESTORE;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2202      	movs	r2, #2
 80056dc:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2200      	movs	r2, #0
 80056e4:	705a      	strb	r2, [r3, #1]

	return true;
 80056e6:	2301      	movs	r3, #1
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <__errno>:
 80056f4:	4b01      	ldr	r3, [pc, #4]	; (80056fc <__errno+0x8>)
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	2000000c 	.word	0x2000000c

08005700 <__libc_init_array>:
 8005700:	b570      	push	{r4, r5, r6, lr}
 8005702:	4d0d      	ldr	r5, [pc, #52]	; (8005738 <__libc_init_array+0x38>)
 8005704:	4c0d      	ldr	r4, [pc, #52]	; (800573c <__libc_init_array+0x3c>)
 8005706:	1b64      	subs	r4, r4, r5
 8005708:	10a4      	asrs	r4, r4, #2
 800570a:	2600      	movs	r6, #0
 800570c:	42a6      	cmp	r6, r4
 800570e:	d109      	bne.n	8005724 <__libc_init_array+0x24>
 8005710:	4d0b      	ldr	r5, [pc, #44]	; (8005740 <__libc_init_array+0x40>)
 8005712:	4c0c      	ldr	r4, [pc, #48]	; (8005744 <__libc_init_array+0x44>)
 8005714:	f001 f8fa 	bl	800690c <_init>
 8005718:	1b64      	subs	r4, r4, r5
 800571a:	10a4      	asrs	r4, r4, #2
 800571c:	2600      	movs	r6, #0
 800571e:	42a6      	cmp	r6, r4
 8005720:	d105      	bne.n	800572e <__libc_init_array+0x2e>
 8005722:	bd70      	pop	{r4, r5, r6, pc}
 8005724:	f855 3b04 	ldr.w	r3, [r5], #4
 8005728:	4798      	blx	r3
 800572a:	3601      	adds	r6, #1
 800572c:	e7ee      	b.n	800570c <__libc_init_array+0xc>
 800572e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005732:	4798      	blx	r3
 8005734:	3601      	adds	r6, #1
 8005736:	e7f2      	b.n	800571e <__libc_init_array+0x1e>
 8005738:	08006cf0 	.word	0x08006cf0
 800573c:	08006cf0 	.word	0x08006cf0
 8005740:	08006cf0 	.word	0x08006cf0
 8005744:	08006cf4 	.word	0x08006cf4

08005748 <memset>:
 8005748:	4402      	add	r2, r0
 800574a:	4603      	mov	r3, r0
 800574c:	4293      	cmp	r3, r2
 800574e:	d100      	bne.n	8005752 <memset+0xa>
 8005750:	4770      	bx	lr
 8005752:	f803 1b01 	strb.w	r1, [r3], #1
 8005756:	e7f9      	b.n	800574c <memset+0x4>

08005758 <iprintf>:
 8005758:	b40f      	push	{r0, r1, r2, r3}
 800575a:	4b0a      	ldr	r3, [pc, #40]	; (8005784 <iprintf+0x2c>)
 800575c:	b513      	push	{r0, r1, r4, lr}
 800575e:	681c      	ldr	r4, [r3, #0]
 8005760:	b124      	cbz	r4, 800576c <iprintf+0x14>
 8005762:	69a3      	ldr	r3, [r4, #24]
 8005764:	b913      	cbnz	r3, 800576c <iprintf+0x14>
 8005766:	4620      	mov	r0, r4
 8005768:	f000 fb2c 	bl	8005dc4 <__sinit>
 800576c:	ab05      	add	r3, sp, #20
 800576e:	9a04      	ldr	r2, [sp, #16]
 8005770:	68a1      	ldr	r1, [r4, #8]
 8005772:	9301      	str	r3, [sp, #4]
 8005774:	4620      	mov	r0, r4
 8005776:	f000 fd3d 	bl	80061f4 <_vfiprintf_r>
 800577a:	b002      	add	sp, #8
 800577c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005780:	b004      	add	sp, #16
 8005782:	4770      	bx	lr
 8005784:	2000000c 	.word	0x2000000c

08005788 <_puts_r>:
 8005788:	b570      	push	{r4, r5, r6, lr}
 800578a:	460e      	mov	r6, r1
 800578c:	4605      	mov	r5, r0
 800578e:	b118      	cbz	r0, 8005798 <_puts_r+0x10>
 8005790:	6983      	ldr	r3, [r0, #24]
 8005792:	b90b      	cbnz	r3, 8005798 <_puts_r+0x10>
 8005794:	f000 fb16 	bl	8005dc4 <__sinit>
 8005798:	69ab      	ldr	r3, [r5, #24]
 800579a:	68ac      	ldr	r4, [r5, #8]
 800579c:	b913      	cbnz	r3, 80057a4 <_puts_r+0x1c>
 800579e:	4628      	mov	r0, r5
 80057a0:	f000 fb10 	bl	8005dc4 <__sinit>
 80057a4:	4b2c      	ldr	r3, [pc, #176]	; (8005858 <_puts_r+0xd0>)
 80057a6:	429c      	cmp	r4, r3
 80057a8:	d120      	bne.n	80057ec <_puts_r+0x64>
 80057aa:	686c      	ldr	r4, [r5, #4]
 80057ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057ae:	07db      	lsls	r3, r3, #31
 80057b0:	d405      	bmi.n	80057be <_puts_r+0x36>
 80057b2:	89a3      	ldrh	r3, [r4, #12]
 80057b4:	0598      	lsls	r0, r3, #22
 80057b6:	d402      	bmi.n	80057be <_puts_r+0x36>
 80057b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057ba:	f000 fba1 	bl	8005f00 <__retarget_lock_acquire_recursive>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	0719      	lsls	r1, r3, #28
 80057c2:	d51d      	bpl.n	8005800 <_puts_r+0x78>
 80057c4:	6923      	ldr	r3, [r4, #16]
 80057c6:	b1db      	cbz	r3, 8005800 <_puts_r+0x78>
 80057c8:	3e01      	subs	r6, #1
 80057ca:	68a3      	ldr	r3, [r4, #8]
 80057cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80057d0:	3b01      	subs	r3, #1
 80057d2:	60a3      	str	r3, [r4, #8]
 80057d4:	bb39      	cbnz	r1, 8005826 <_puts_r+0x9e>
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	da38      	bge.n	800584c <_puts_r+0xc4>
 80057da:	4622      	mov	r2, r4
 80057dc:	210a      	movs	r1, #10
 80057de:	4628      	mov	r0, r5
 80057e0:	f000 f916 	bl	8005a10 <__swbuf_r>
 80057e4:	3001      	adds	r0, #1
 80057e6:	d011      	beq.n	800580c <_puts_r+0x84>
 80057e8:	250a      	movs	r5, #10
 80057ea:	e011      	b.n	8005810 <_puts_r+0x88>
 80057ec:	4b1b      	ldr	r3, [pc, #108]	; (800585c <_puts_r+0xd4>)
 80057ee:	429c      	cmp	r4, r3
 80057f0:	d101      	bne.n	80057f6 <_puts_r+0x6e>
 80057f2:	68ac      	ldr	r4, [r5, #8]
 80057f4:	e7da      	b.n	80057ac <_puts_r+0x24>
 80057f6:	4b1a      	ldr	r3, [pc, #104]	; (8005860 <_puts_r+0xd8>)
 80057f8:	429c      	cmp	r4, r3
 80057fa:	bf08      	it	eq
 80057fc:	68ec      	ldreq	r4, [r5, #12]
 80057fe:	e7d5      	b.n	80057ac <_puts_r+0x24>
 8005800:	4621      	mov	r1, r4
 8005802:	4628      	mov	r0, r5
 8005804:	f000 f956 	bl	8005ab4 <__swsetup_r>
 8005808:	2800      	cmp	r0, #0
 800580a:	d0dd      	beq.n	80057c8 <_puts_r+0x40>
 800580c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005810:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005812:	07da      	lsls	r2, r3, #31
 8005814:	d405      	bmi.n	8005822 <_puts_r+0x9a>
 8005816:	89a3      	ldrh	r3, [r4, #12]
 8005818:	059b      	lsls	r3, r3, #22
 800581a:	d402      	bmi.n	8005822 <_puts_r+0x9a>
 800581c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800581e:	f000 fb70 	bl	8005f02 <__retarget_lock_release_recursive>
 8005822:	4628      	mov	r0, r5
 8005824:	bd70      	pop	{r4, r5, r6, pc}
 8005826:	2b00      	cmp	r3, #0
 8005828:	da04      	bge.n	8005834 <_puts_r+0xac>
 800582a:	69a2      	ldr	r2, [r4, #24]
 800582c:	429a      	cmp	r2, r3
 800582e:	dc06      	bgt.n	800583e <_puts_r+0xb6>
 8005830:	290a      	cmp	r1, #10
 8005832:	d004      	beq.n	800583e <_puts_r+0xb6>
 8005834:	6823      	ldr	r3, [r4, #0]
 8005836:	1c5a      	adds	r2, r3, #1
 8005838:	6022      	str	r2, [r4, #0]
 800583a:	7019      	strb	r1, [r3, #0]
 800583c:	e7c5      	b.n	80057ca <_puts_r+0x42>
 800583e:	4622      	mov	r2, r4
 8005840:	4628      	mov	r0, r5
 8005842:	f000 f8e5 	bl	8005a10 <__swbuf_r>
 8005846:	3001      	adds	r0, #1
 8005848:	d1bf      	bne.n	80057ca <_puts_r+0x42>
 800584a:	e7df      	b.n	800580c <_puts_r+0x84>
 800584c:	6823      	ldr	r3, [r4, #0]
 800584e:	250a      	movs	r5, #10
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	6022      	str	r2, [r4, #0]
 8005854:	701d      	strb	r5, [r3, #0]
 8005856:	e7db      	b.n	8005810 <_puts_r+0x88>
 8005858:	08006c74 	.word	0x08006c74
 800585c:	08006c94 	.word	0x08006c94
 8005860:	08006c54 	.word	0x08006c54

08005864 <puts>:
 8005864:	4b02      	ldr	r3, [pc, #8]	; (8005870 <puts+0xc>)
 8005866:	4601      	mov	r1, r0
 8005868:	6818      	ldr	r0, [r3, #0]
 800586a:	f7ff bf8d 	b.w	8005788 <_puts_r>
 800586e:	bf00      	nop
 8005870:	2000000c 	.word	0x2000000c

08005874 <setbuf>:
 8005874:	2900      	cmp	r1, #0
 8005876:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800587a:	bf0c      	ite	eq
 800587c:	2202      	moveq	r2, #2
 800587e:	2200      	movne	r2, #0
 8005880:	f000 b800 	b.w	8005884 <setvbuf>

08005884 <setvbuf>:
 8005884:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005888:	461d      	mov	r5, r3
 800588a:	4b5d      	ldr	r3, [pc, #372]	; (8005a00 <setvbuf+0x17c>)
 800588c:	681f      	ldr	r7, [r3, #0]
 800588e:	4604      	mov	r4, r0
 8005890:	460e      	mov	r6, r1
 8005892:	4690      	mov	r8, r2
 8005894:	b127      	cbz	r7, 80058a0 <setvbuf+0x1c>
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	b913      	cbnz	r3, 80058a0 <setvbuf+0x1c>
 800589a:	4638      	mov	r0, r7
 800589c:	f000 fa92 	bl	8005dc4 <__sinit>
 80058a0:	4b58      	ldr	r3, [pc, #352]	; (8005a04 <setvbuf+0x180>)
 80058a2:	429c      	cmp	r4, r3
 80058a4:	d167      	bne.n	8005976 <setvbuf+0xf2>
 80058a6:	687c      	ldr	r4, [r7, #4]
 80058a8:	f1b8 0f02 	cmp.w	r8, #2
 80058ac:	d006      	beq.n	80058bc <setvbuf+0x38>
 80058ae:	f1b8 0f01 	cmp.w	r8, #1
 80058b2:	f200 809f 	bhi.w	80059f4 <setvbuf+0x170>
 80058b6:	2d00      	cmp	r5, #0
 80058b8:	f2c0 809c 	blt.w	80059f4 <setvbuf+0x170>
 80058bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058be:	07db      	lsls	r3, r3, #31
 80058c0:	d405      	bmi.n	80058ce <setvbuf+0x4a>
 80058c2:	89a3      	ldrh	r3, [r4, #12]
 80058c4:	0598      	lsls	r0, r3, #22
 80058c6:	d402      	bmi.n	80058ce <setvbuf+0x4a>
 80058c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ca:	f000 fb19 	bl	8005f00 <__retarget_lock_acquire_recursive>
 80058ce:	4621      	mov	r1, r4
 80058d0:	4638      	mov	r0, r7
 80058d2:	f000 f9e3 	bl	8005c9c <_fflush_r>
 80058d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058d8:	b141      	cbz	r1, 80058ec <setvbuf+0x68>
 80058da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058de:	4299      	cmp	r1, r3
 80058e0:	d002      	beq.n	80058e8 <setvbuf+0x64>
 80058e2:	4638      	mov	r0, r7
 80058e4:	f000 fb7c 	bl	8005fe0 <_free_r>
 80058e8:	2300      	movs	r3, #0
 80058ea:	6363      	str	r3, [r4, #52]	; 0x34
 80058ec:	2300      	movs	r3, #0
 80058ee:	61a3      	str	r3, [r4, #24]
 80058f0:	6063      	str	r3, [r4, #4]
 80058f2:	89a3      	ldrh	r3, [r4, #12]
 80058f4:	0619      	lsls	r1, r3, #24
 80058f6:	d503      	bpl.n	8005900 <setvbuf+0x7c>
 80058f8:	6921      	ldr	r1, [r4, #16]
 80058fa:	4638      	mov	r0, r7
 80058fc:	f000 fb70 	bl	8005fe0 <_free_r>
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005906:	f023 0303 	bic.w	r3, r3, #3
 800590a:	f1b8 0f02 	cmp.w	r8, #2
 800590e:	81a3      	strh	r3, [r4, #12]
 8005910:	d06c      	beq.n	80059ec <setvbuf+0x168>
 8005912:	ab01      	add	r3, sp, #4
 8005914:	466a      	mov	r2, sp
 8005916:	4621      	mov	r1, r4
 8005918:	4638      	mov	r0, r7
 800591a:	f000 faf3 	bl	8005f04 <__swhatbuf_r>
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	4318      	orrs	r0, r3
 8005922:	81a0      	strh	r0, [r4, #12]
 8005924:	2d00      	cmp	r5, #0
 8005926:	d130      	bne.n	800598a <setvbuf+0x106>
 8005928:	9d00      	ldr	r5, [sp, #0]
 800592a:	4628      	mov	r0, r5
 800592c:	f000 fb50 	bl	8005fd0 <malloc>
 8005930:	4606      	mov	r6, r0
 8005932:	2800      	cmp	r0, #0
 8005934:	d155      	bne.n	80059e2 <setvbuf+0x15e>
 8005936:	f8dd 9000 	ldr.w	r9, [sp]
 800593a:	45a9      	cmp	r9, r5
 800593c:	d14a      	bne.n	80059d4 <setvbuf+0x150>
 800593e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005942:	2200      	movs	r2, #0
 8005944:	60a2      	str	r2, [r4, #8]
 8005946:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800594a:	6022      	str	r2, [r4, #0]
 800594c:	6122      	str	r2, [r4, #16]
 800594e:	2201      	movs	r2, #1
 8005950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005954:	6162      	str	r2, [r4, #20]
 8005956:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005958:	f043 0302 	orr.w	r3, r3, #2
 800595c:	07d2      	lsls	r2, r2, #31
 800595e:	81a3      	strh	r3, [r4, #12]
 8005960:	d405      	bmi.n	800596e <setvbuf+0xea>
 8005962:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005966:	d102      	bne.n	800596e <setvbuf+0xea>
 8005968:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800596a:	f000 faca 	bl	8005f02 <__retarget_lock_release_recursive>
 800596e:	4628      	mov	r0, r5
 8005970:	b003      	add	sp, #12
 8005972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005976:	4b24      	ldr	r3, [pc, #144]	; (8005a08 <setvbuf+0x184>)
 8005978:	429c      	cmp	r4, r3
 800597a:	d101      	bne.n	8005980 <setvbuf+0xfc>
 800597c:	68bc      	ldr	r4, [r7, #8]
 800597e:	e793      	b.n	80058a8 <setvbuf+0x24>
 8005980:	4b22      	ldr	r3, [pc, #136]	; (8005a0c <setvbuf+0x188>)
 8005982:	429c      	cmp	r4, r3
 8005984:	bf08      	it	eq
 8005986:	68fc      	ldreq	r4, [r7, #12]
 8005988:	e78e      	b.n	80058a8 <setvbuf+0x24>
 800598a:	2e00      	cmp	r6, #0
 800598c:	d0cd      	beq.n	800592a <setvbuf+0xa6>
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	b913      	cbnz	r3, 8005998 <setvbuf+0x114>
 8005992:	4638      	mov	r0, r7
 8005994:	f000 fa16 	bl	8005dc4 <__sinit>
 8005998:	f1b8 0f01 	cmp.w	r8, #1
 800599c:	bf08      	it	eq
 800599e:	89a3      	ldrheq	r3, [r4, #12]
 80059a0:	6026      	str	r6, [r4, #0]
 80059a2:	bf04      	itt	eq
 80059a4:	f043 0301 	orreq.w	r3, r3, #1
 80059a8:	81a3      	strheq	r3, [r4, #12]
 80059aa:	89a2      	ldrh	r2, [r4, #12]
 80059ac:	f012 0308 	ands.w	r3, r2, #8
 80059b0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80059b4:	d01c      	beq.n	80059f0 <setvbuf+0x16c>
 80059b6:	07d3      	lsls	r3, r2, #31
 80059b8:	bf41      	itttt	mi
 80059ba:	2300      	movmi	r3, #0
 80059bc:	426d      	negmi	r5, r5
 80059be:	60a3      	strmi	r3, [r4, #8]
 80059c0:	61a5      	strmi	r5, [r4, #24]
 80059c2:	bf58      	it	pl
 80059c4:	60a5      	strpl	r5, [r4, #8]
 80059c6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80059c8:	f015 0501 	ands.w	r5, r5, #1
 80059cc:	d115      	bne.n	80059fa <setvbuf+0x176>
 80059ce:	f412 7f00 	tst.w	r2, #512	; 0x200
 80059d2:	e7c8      	b.n	8005966 <setvbuf+0xe2>
 80059d4:	4648      	mov	r0, r9
 80059d6:	f000 fafb 	bl	8005fd0 <malloc>
 80059da:	4606      	mov	r6, r0
 80059dc:	2800      	cmp	r0, #0
 80059de:	d0ae      	beq.n	800593e <setvbuf+0xba>
 80059e0:	464d      	mov	r5, r9
 80059e2:	89a3      	ldrh	r3, [r4, #12]
 80059e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059e8:	81a3      	strh	r3, [r4, #12]
 80059ea:	e7d0      	b.n	800598e <setvbuf+0x10a>
 80059ec:	2500      	movs	r5, #0
 80059ee:	e7a8      	b.n	8005942 <setvbuf+0xbe>
 80059f0:	60a3      	str	r3, [r4, #8]
 80059f2:	e7e8      	b.n	80059c6 <setvbuf+0x142>
 80059f4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80059f8:	e7b9      	b.n	800596e <setvbuf+0xea>
 80059fa:	2500      	movs	r5, #0
 80059fc:	e7b7      	b.n	800596e <setvbuf+0xea>
 80059fe:	bf00      	nop
 8005a00:	2000000c 	.word	0x2000000c
 8005a04:	08006c74 	.word	0x08006c74
 8005a08:	08006c94 	.word	0x08006c94
 8005a0c:	08006c54 	.word	0x08006c54

08005a10 <__swbuf_r>:
 8005a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a12:	460e      	mov	r6, r1
 8005a14:	4614      	mov	r4, r2
 8005a16:	4605      	mov	r5, r0
 8005a18:	b118      	cbz	r0, 8005a22 <__swbuf_r+0x12>
 8005a1a:	6983      	ldr	r3, [r0, #24]
 8005a1c:	b90b      	cbnz	r3, 8005a22 <__swbuf_r+0x12>
 8005a1e:	f000 f9d1 	bl	8005dc4 <__sinit>
 8005a22:	4b21      	ldr	r3, [pc, #132]	; (8005aa8 <__swbuf_r+0x98>)
 8005a24:	429c      	cmp	r4, r3
 8005a26:	d12b      	bne.n	8005a80 <__swbuf_r+0x70>
 8005a28:	686c      	ldr	r4, [r5, #4]
 8005a2a:	69a3      	ldr	r3, [r4, #24]
 8005a2c:	60a3      	str	r3, [r4, #8]
 8005a2e:	89a3      	ldrh	r3, [r4, #12]
 8005a30:	071a      	lsls	r2, r3, #28
 8005a32:	d52f      	bpl.n	8005a94 <__swbuf_r+0x84>
 8005a34:	6923      	ldr	r3, [r4, #16]
 8005a36:	b36b      	cbz	r3, 8005a94 <__swbuf_r+0x84>
 8005a38:	6923      	ldr	r3, [r4, #16]
 8005a3a:	6820      	ldr	r0, [r4, #0]
 8005a3c:	1ac0      	subs	r0, r0, r3
 8005a3e:	6963      	ldr	r3, [r4, #20]
 8005a40:	b2f6      	uxtb	r6, r6
 8005a42:	4283      	cmp	r3, r0
 8005a44:	4637      	mov	r7, r6
 8005a46:	dc04      	bgt.n	8005a52 <__swbuf_r+0x42>
 8005a48:	4621      	mov	r1, r4
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	f000 f926 	bl	8005c9c <_fflush_r>
 8005a50:	bb30      	cbnz	r0, 8005aa0 <__swbuf_r+0x90>
 8005a52:	68a3      	ldr	r3, [r4, #8]
 8005a54:	3b01      	subs	r3, #1
 8005a56:	60a3      	str	r3, [r4, #8]
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	6022      	str	r2, [r4, #0]
 8005a5e:	701e      	strb	r6, [r3, #0]
 8005a60:	6963      	ldr	r3, [r4, #20]
 8005a62:	3001      	adds	r0, #1
 8005a64:	4283      	cmp	r3, r0
 8005a66:	d004      	beq.n	8005a72 <__swbuf_r+0x62>
 8005a68:	89a3      	ldrh	r3, [r4, #12]
 8005a6a:	07db      	lsls	r3, r3, #31
 8005a6c:	d506      	bpl.n	8005a7c <__swbuf_r+0x6c>
 8005a6e:	2e0a      	cmp	r6, #10
 8005a70:	d104      	bne.n	8005a7c <__swbuf_r+0x6c>
 8005a72:	4621      	mov	r1, r4
 8005a74:	4628      	mov	r0, r5
 8005a76:	f000 f911 	bl	8005c9c <_fflush_r>
 8005a7a:	b988      	cbnz	r0, 8005aa0 <__swbuf_r+0x90>
 8005a7c:	4638      	mov	r0, r7
 8005a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a80:	4b0a      	ldr	r3, [pc, #40]	; (8005aac <__swbuf_r+0x9c>)
 8005a82:	429c      	cmp	r4, r3
 8005a84:	d101      	bne.n	8005a8a <__swbuf_r+0x7a>
 8005a86:	68ac      	ldr	r4, [r5, #8]
 8005a88:	e7cf      	b.n	8005a2a <__swbuf_r+0x1a>
 8005a8a:	4b09      	ldr	r3, [pc, #36]	; (8005ab0 <__swbuf_r+0xa0>)
 8005a8c:	429c      	cmp	r4, r3
 8005a8e:	bf08      	it	eq
 8005a90:	68ec      	ldreq	r4, [r5, #12]
 8005a92:	e7ca      	b.n	8005a2a <__swbuf_r+0x1a>
 8005a94:	4621      	mov	r1, r4
 8005a96:	4628      	mov	r0, r5
 8005a98:	f000 f80c 	bl	8005ab4 <__swsetup_r>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	d0cb      	beq.n	8005a38 <__swbuf_r+0x28>
 8005aa0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005aa4:	e7ea      	b.n	8005a7c <__swbuf_r+0x6c>
 8005aa6:	bf00      	nop
 8005aa8:	08006c74 	.word	0x08006c74
 8005aac:	08006c94 	.word	0x08006c94
 8005ab0:	08006c54 	.word	0x08006c54

08005ab4 <__swsetup_r>:
 8005ab4:	4b32      	ldr	r3, [pc, #200]	; (8005b80 <__swsetup_r+0xcc>)
 8005ab6:	b570      	push	{r4, r5, r6, lr}
 8005ab8:	681d      	ldr	r5, [r3, #0]
 8005aba:	4606      	mov	r6, r0
 8005abc:	460c      	mov	r4, r1
 8005abe:	b125      	cbz	r5, 8005aca <__swsetup_r+0x16>
 8005ac0:	69ab      	ldr	r3, [r5, #24]
 8005ac2:	b913      	cbnz	r3, 8005aca <__swsetup_r+0x16>
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	f000 f97d 	bl	8005dc4 <__sinit>
 8005aca:	4b2e      	ldr	r3, [pc, #184]	; (8005b84 <__swsetup_r+0xd0>)
 8005acc:	429c      	cmp	r4, r3
 8005ace:	d10f      	bne.n	8005af0 <__swsetup_r+0x3c>
 8005ad0:	686c      	ldr	r4, [r5, #4]
 8005ad2:	89a3      	ldrh	r3, [r4, #12]
 8005ad4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ad8:	0719      	lsls	r1, r3, #28
 8005ada:	d42c      	bmi.n	8005b36 <__swsetup_r+0x82>
 8005adc:	06dd      	lsls	r5, r3, #27
 8005ade:	d411      	bmi.n	8005b04 <__swsetup_r+0x50>
 8005ae0:	2309      	movs	r3, #9
 8005ae2:	6033      	str	r3, [r6, #0]
 8005ae4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005ae8:	81a3      	strh	r3, [r4, #12]
 8005aea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005aee:	e03e      	b.n	8005b6e <__swsetup_r+0xba>
 8005af0:	4b25      	ldr	r3, [pc, #148]	; (8005b88 <__swsetup_r+0xd4>)
 8005af2:	429c      	cmp	r4, r3
 8005af4:	d101      	bne.n	8005afa <__swsetup_r+0x46>
 8005af6:	68ac      	ldr	r4, [r5, #8]
 8005af8:	e7eb      	b.n	8005ad2 <__swsetup_r+0x1e>
 8005afa:	4b24      	ldr	r3, [pc, #144]	; (8005b8c <__swsetup_r+0xd8>)
 8005afc:	429c      	cmp	r4, r3
 8005afe:	bf08      	it	eq
 8005b00:	68ec      	ldreq	r4, [r5, #12]
 8005b02:	e7e6      	b.n	8005ad2 <__swsetup_r+0x1e>
 8005b04:	0758      	lsls	r0, r3, #29
 8005b06:	d512      	bpl.n	8005b2e <__swsetup_r+0x7a>
 8005b08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b0a:	b141      	cbz	r1, 8005b1e <__swsetup_r+0x6a>
 8005b0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b10:	4299      	cmp	r1, r3
 8005b12:	d002      	beq.n	8005b1a <__swsetup_r+0x66>
 8005b14:	4630      	mov	r0, r6
 8005b16:	f000 fa63 	bl	8005fe0 <_free_r>
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	6363      	str	r3, [r4, #52]	; 0x34
 8005b1e:	89a3      	ldrh	r3, [r4, #12]
 8005b20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b24:	81a3      	strh	r3, [r4, #12]
 8005b26:	2300      	movs	r3, #0
 8005b28:	6063      	str	r3, [r4, #4]
 8005b2a:	6923      	ldr	r3, [r4, #16]
 8005b2c:	6023      	str	r3, [r4, #0]
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	f043 0308 	orr.w	r3, r3, #8
 8005b34:	81a3      	strh	r3, [r4, #12]
 8005b36:	6923      	ldr	r3, [r4, #16]
 8005b38:	b94b      	cbnz	r3, 8005b4e <__swsetup_r+0x9a>
 8005b3a:	89a3      	ldrh	r3, [r4, #12]
 8005b3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b44:	d003      	beq.n	8005b4e <__swsetup_r+0x9a>
 8005b46:	4621      	mov	r1, r4
 8005b48:	4630      	mov	r0, r6
 8005b4a:	f000 fa01 	bl	8005f50 <__smakebuf_r>
 8005b4e:	89a0      	ldrh	r0, [r4, #12]
 8005b50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b54:	f010 0301 	ands.w	r3, r0, #1
 8005b58:	d00a      	beq.n	8005b70 <__swsetup_r+0xbc>
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60a3      	str	r3, [r4, #8]
 8005b5e:	6963      	ldr	r3, [r4, #20]
 8005b60:	425b      	negs	r3, r3
 8005b62:	61a3      	str	r3, [r4, #24]
 8005b64:	6923      	ldr	r3, [r4, #16]
 8005b66:	b943      	cbnz	r3, 8005b7a <__swsetup_r+0xc6>
 8005b68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b6c:	d1ba      	bne.n	8005ae4 <__swsetup_r+0x30>
 8005b6e:	bd70      	pop	{r4, r5, r6, pc}
 8005b70:	0781      	lsls	r1, r0, #30
 8005b72:	bf58      	it	pl
 8005b74:	6963      	ldrpl	r3, [r4, #20]
 8005b76:	60a3      	str	r3, [r4, #8]
 8005b78:	e7f4      	b.n	8005b64 <__swsetup_r+0xb0>
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	e7f7      	b.n	8005b6e <__swsetup_r+0xba>
 8005b7e:	bf00      	nop
 8005b80:	2000000c 	.word	0x2000000c
 8005b84:	08006c74 	.word	0x08006c74
 8005b88:	08006c94 	.word	0x08006c94
 8005b8c:	08006c54 	.word	0x08006c54

08005b90 <__sflush_r>:
 8005b90:	898a      	ldrh	r2, [r1, #12]
 8005b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b96:	4605      	mov	r5, r0
 8005b98:	0710      	lsls	r0, r2, #28
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	d458      	bmi.n	8005c50 <__sflush_r+0xc0>
 8005b9e:	684b      	ldr	r3, [r1, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	dc05      	bgt.n	8005bb0 <__sflush_r+0x20>
 8005ba4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	dc02      	bgt.n	8005bb0 <__sflush_r+0x20>
 8005baa:	2000      	movs	r0, #0
 8005bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bb2:	2e00      	cmp	r6, #0
 8005bb4:	d0f9      	beq.n	8005baa <__sflush_r+0x1a>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005bbc:	682f      	ldr	r7, [r5, #0]
 8005bbe:	602b      	str	r3, [r5, #0]
 8005bc0:	d032      	beq.n	8005c28 <__sflush_r+0x98>
 8005bc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005bc4:	89a3      	ldrh	r3, [r4, #12]
 8005bc6:	075a      	lsls	r2, r3, #29
 8005bc8:	d505      	bpl.n	8005bd6 <__sflush_r+0x46>
 8005bca:	6863      	ldr	r3, [r4, #4]
 8005bcc:	1ac0      	subs	r0, r0, r3
 8005bce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005bd0:	b10b      	cbz	r3, 8005bd6 <__sflush_r+0x46>
 8005bd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bd4:	1ac0      	subs	r0, r0, r3
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	4602      	mov	r2, r0
 8005bda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bdc:	6a21      	ldr	r1, [r4, #32]
 8005bde:	4628      	mov	r0, r5
 8005be0:	47b0      	blx	r6
 8005be2:	1c43      	adds	r3, r0, #1
 8005be4:	89a3      	ldrh	r3, [r4, #12]
 8005be6:	d106      	bne.n	8005bf6 <__sflush_r+0x66>
 8005be8:	6829      	ldr	r1, [r5, #0]
 8005bea:	291d      	cmp	r1, #29
 8005bec:	d82c      	bhi.n	8005c48 <__sflush_r+0xb8>
 8005bee:	4a2a      	ldr	r2, [pc, #168]	; (8005c98 <__sflush_r+0x108>)
 8005bf0:	40ca      	lsrs	r2, r1
 8005bf2:	07d6      	lsls	r6, r2, #31
 8005bf4:	d528      	bpl.n	8005c48 <__sflush_r+0xb8>
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	6062      	str	r2, [r4, #4]
 8005bfa:	04d9      	lsls	r1, r3, #19
 8005bfc:	6922      	ldr	r2, [r4, #16]
 8005bfe:	6022      	str	r2, [r4, #0]
 8005c00:	d504      	bpl.n	8005c0c <__sflush_r+0x7c>
 8005c02:	1c42      	adds	r2, r0, #1
 8005c04:	d101      	bne.n	8005c0a <__sflush_r+0x7a>
 8005c06:	682b      	ldr	r3, [r5, #0]
 8005c08:	b903      	cbnz	r3, 8005c0c <__sflush_r+0x7c>
 8005c0a:	6560      	str	r0, [r4, #84]	; 0x54
 8005c0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c0e:	602f      	str	r7, [r5, #0]
 8005c10:	2900      	cmp	r1, #0
 8005c12:	d0ca      	beq.n	8005baa <__sflush_r+0x1a>
 8005c14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c18:	4299      	cmp	r1, r3
 8005c1a:	d002      	beq.n	8005c22 <__sflush_r+0x92>
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	f000 f9df 	bl	8005fe0 <_free_r>
 8005c22:	2000      	movs	r0, #0
 8005c24:	6360      	str	r0, [r4, #52]	; 0x34
 8005c26:	e7c1      	b.n	8005bac <__sflush_r+0x1c>
 8005c28:	6a21      	ldr	r1, [r4, #32]
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	47b0      	blx	r6
 8005c30:	1c41      	adds	r1, r0, #1
 8005c32:	d1c7      	bne.n	8005bc4 <__sflush_r+0x34>
 8005c34:	682b      	ldr	r3, [r5, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d0c4      	beq.n	8005bc4 <__sflush_r+0x34>
 8005c3a:	2b1d      	cmp	r3, #29
 8005c3c:	d001      	beq.n	8005c42 <__sflush_r+0xb2>
 8005c3e:	2b16      	cmp	r3, #22
 8005c40:	d101      	bne.n	8005c46 <__sflush_r+0xb6>
 8005c42:	602f      	str	r7, [r5, #0]
 8005c44:	e7b1      	b.n	8005baa <__sflush_r+0x1a>
 8005c46:	89a3      	ldrh	r3, [r4, #12]
 8005c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c4c:	81a3      	strh	r3, [r4, #12]
 8005c4e:	e7ad      	b.n	8005bac <__sflush_r+0x1c>
 8005c50:	690f      	ldr	r7, [r1, #16]
 8005c52:	2f00      	cmp	r7, #0
 8005c54:	d0a9      	beq.n	8005baa <__sflush_r+0x1a>
 8005c56:	0793      	lsls	r3, r2, #30
 8005c58:	680e      	ldr	r6, [r1, #0]
 8005c5a:	bf08      	it	eq
 8005c5c:	694b      	ldreq	r3, [r1, #20]
 8005c5e:	600f      	str	r7, [r1, #0]
 8005c60:	bf18      	it	ne
 8005c62:	2300      	movne	r3, #0
 8005c64:	eba6 0807 	sub.w	r8, r6, r7
 8005c68:	608b      	str	r3, [r1, #8]
 8005c6a:	f1b8 0f00 	cmp.w	r8, #0
 8005c6e:	dd9c      	ble.n	8005baa <__sflush_r+0x1a>
 8005c70:	6a21      	ldr	r1, [r4, #32]
 8005c72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005c74:	4643      	mov	r3, r8
 8005c76:	463a      	mov	r2, r7
 8005c78:	4628      	mov	r0, r5
 8005c7a:	47b0      	blx	r6
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	dc06      	bgt.n	8005c8e <__sflush_r+0xfe>
 8005c80:	89a3      	ldrh	r3, [r4, #12]
 8005c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c86:	81a3      	strh	r3, [r4, #12]
 8005c88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c8c:	e78e      	b.n	8005bac <__sflush_r+0x1c>
 8005c8e:	4407      	add	r7, r0
 8005c90:	eba8 0800 	sub.w	r8, r8, r0
 8005c94:	e7e9      	b.n	8005c6a <__sflush_r+0xda>
 8005c96:	bf00      	nop
 8005c98:	20400001 	.word	0x20400001

08005c9c <_fflush_r>:
 8005c9c:	b538      	push	{r3, r4, r5, lr}
 8005c9e:	690b      	ldr	r3, [r1, #16]
 8005ca0:	4605      	mov	r5, r0
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	b913      	cbnz	r3, 8005cac <_fflush_r+0x10>
 8005ca6:	2500      	movs	r5, #0
 8005ca8:	4628      	mov	r0, r5
 8005caa:	bd38      	pop	{r3, r4, r5, pc}
 8005cac:	b118      	cbz	r0, 8005cb6 <_fflush_r+0x1a>
 8005cae:	6983      	ldr	r3, [r0, #24]
 8005cb0:	b90b      	cbnz	r3, 8005cb6 <_fflush_r+0x1a>
 8005cb2:	f000 f887 	bl	8005dc4 <__sinit>
 8005cb6:	4b14      	ldr	r3, [pc, #80]	; (8005d08 <_fflush_r+0x6c>)
 8005cb8:	429c      	cmp	r4, r3
 8005cba:	d11b      	bne.n	8005cf4 <_fflush_r+0x58>
 8005cbc:	686c      	ldr	r4, [r5, #4]
 8005cbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0ef      	beq.n	8005ca6 <_fflush_r+0xa>
 8005cc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005cc8:	07d0      	lsls	r0, r2, #31
 8005cca:	d404      	bmi.n	8005cd6 <_fflush_r+0x3a>
 8005ccc:	0599      	lsls	r1, r3, #22
 8005cce:	d402      	bmi.n	8005cd6 <_fflush_r+0x3a>
 8005cd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cd2:	f000 f915 	bl	8005f00 <__retarget_lock_acquire_recursive>
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	4621      	mov	r1, r4
 8005cda:	f7ff ff59 	bl	8005b90 <__sflush_r>
 8005cde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ce0:	07da      	lsls	r2, r3, #31
 8005ce2:	4605      	mov	r5, r0
 8005ce4:	d4e0      	bmi.n	8005ca8 <_fflush_r+0xc>
 8005ce6:	89a3      	ldrh	r3, [r4, #12]
 8005ce8:	059b      	lsls	r3, r3, #22
 8005cea:	d4dd      	bmi.n	8005ca8 <_fflush_r+0xc>
 8005cec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cee:	f000 f908 	bl	8005f02 <__retarget_lock_release_recursive>
 8005cf2:	e7d9      	b.n	8005ca8 <_fflush_r+0xc>
 8005cf4:	4b05      	ldr	r3, [pc, #20]	; (8005d0c <_fflush_r+0x70>)
 8005cf6:	429c      	cmp	r4, r3
 8005cf8:	d101      	bne.n	8005cfe <_fflush_r+0x62>
 8005cfa:	68ac      	ldr	r4, [r5, #8]
 8005cfc:	e7df      	b.n	8005cbe <_fflush_r+0x22>
 8005cfe:	4b04      	ldr	r3, [pc, #16]	; (8005d10 <_fflush_r+0x74>)
 8005d00:	429c      	cmp	r4, r3
 8005d02:	bf08      	it	eq
 8005d04:	68ec      	ldreq	r4, [r5, #12]
 8005d06:	e7da      	b.n	8005cbe <_fflush_r+0x22>
 8005d08:	08006c74 	.word	0x08006c74
 8005d0c:	08006c94 	.word	0x08006c94
 8005d10:	08006c54 	.word	0x08006c54

08005d14 <std>:
 8005d14:	2300      	movs	r3, #0
 8005d16:	b510      	push	{r4, lr}
 8005d18:	4604      	mov	r4, r0
 8005d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8005d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d22:	6083      	str	r3, [r0, #8]
 8005d24:	8181      	strh	r1, [r0, #12]
 8005d26:	6643      	str	r3, [r0, #100]	; 0x64
 8005d28:	81c2      	strh	r2, [r0, #14]
 8005d2a:	6183      	str	r3, [r0, #24]
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	2208      	movs	r2, #8
 8005d30:	305c      	adds	r0, #92	; 0x5c
 8005d32:	f7ff fd09 	bl	8005748 <memset>
 8005d36:	4b05      	ldr	r3, [pc, #20]	; (8005d4c <std+0x38>)
 8005d38:	6263      	str	r3, [r4, #36]	; 0x24
 8005d3a:	4b05      	ldr	r3, [pc, #20]	; (8005d50 <std+0x3c>)
 8005d3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d3e:	4b05      	ldr	r3, [pc, #20]	; (8005d54 <std+0x40>)
 8005d40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d42:	4b05      	ldr	r3, [pc, #20]	; (8005d58 <std+0x44>)
 8005d44:	6224      	str	r4, [r4, #32]
 8005d46:	6323      	str	r3, [r4, #48]	; 0x30
 8005d48:	bd10      	pop	{r4, pc}
 8005d4a:	bf00      	nop
 8005d4c:	0800679d 	.word	0x0800679d
 8005d50:	080067bf 	.word	0x080067bf
 8005d54:	080067f7 	.word	0x080067f7
 8005d58:	0800681b 	.word	0x0800681b

08005d5c <_cleanup_r>:
 8005d5c:	4901      	ldr	r1, [pc, #4]	; (8005d64 <_cleanup_r+0x8>)
 8005d5e:	f000 b8af 	b.w	8005ec0 <_fwalk_reent>
 8005d62:	bf00      	nop
 8005d64:	08005c9d 	.word	0x08005c9d

08005d68 <__sfmoreglue>:
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	2268      	movs	r2, #104	; 0x68
 8005d6c:	1e4d      	subs	r5, r1, #1
 8005d6e:	4355      	muls	r5, r2
 8005d70:	460e      	mov	r6, r1
 8005d72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d76:	f000 f99f 	bl	80060b8 <_malloc_r>
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	b140      	cbz	r0, 8005d90 <__sfmoreglue+0x28>
 8005d7e:	2100      	movs	r1, #0
 8005d80:	e9c0 1600 	strd	r1, r6, [r0]
 8005d84:	300c      	adds	r0, #12
 8005d86:	60a0      	str	r0, [r4, #8]
 8005d88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d8c:	f7ff fcdc 	bl	8005748 <memset>
 8005d90:	4620      	mov	r0, r4
 8005d92:	bd70      	pop	{r4, r5, r6, pc}

08005d94 <__sfp_lock_acquire>:
 8005d94:	4801      	ldr	r0, [pc, #4]	; (8005d9c <__sfp_lock_acquire+0x8>)
 8005d96:	f000 b8b3 	b.w	8005f00 <__retarget_lock_acquire_recursive>
 8005d9a:	bf00      	nop
 8005d9c:	20000861 	.word	0x20000861

08005da0 <__sfp_lock_release>:
 8005da0:	4801      	ldr	r0, [pc, #4]	; (8005da8 <__sfp_lock_release+0x8>)
 8005da2:	f000 b8ae 	b.w	8005f02 <__retarget_lock_release_recursive>
 8005da6:	bf00      	nop
 8005da8:	20000861 	.word	0x20000861

08005dac <__sinit_lock_acquire>:
 8005dac:	4801      	ldr	r0, [pc, #4]	; (8005db4 <__sinit_lock_acquire+0x8>)
 8005dae:	f000 b8a7 	b.w	8005f00 <__retarget_lock_acquire_recursive>
 8005db2:	bf00      	nop
 8005db4:	20000862 	.word	0x20000862

08005db8 <__sinit_lock_release>:
 8005db8:	4801      	ldr	r0, [pc, #4]	; (8005dc0 <__sinit_lock_release+0x8>)
 8005dba:	f000 b8a2 	b.w	8005f02 <__retarget_lock_release_recursive>
 8005dbe:	bf00      	nop
 8005dc0:	20000862 	.word	0x20000862

08005dc4 <__sinit>:
 8005dc4:	b510      	push	{r4, lr}
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	f7ff fff0 	bl	8005dac <__sinit_lock_acquire>
 8005dcc:	69a3      	ldr	r3, [r4, #24]
 8005dce:	b11b      	cbz	r3, 8005dd8 <__sinit+0x14>
 8005dd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dd4:	f7ff bff0 	b.w	8005db8 <__sinit_lock_release>
 8005dd8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ddc:	6523      	str	r3, [r4, #80]	; 0x50
 8005dde:	4b13      	ldr	r3, [pc, #76]	; (8005e2c <__sinit+0x68>)
 8005de0:	4a13      	ldr	r2, [pc, #76]	; (8005e30 <__sinit+0x6c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005de6:	42a3      	cmp	r3, r4
 8005de8:	bf04      	itt	eq
 8005dea:	2301      	moveq	r3, #1
 8005dec:	61a3      	streq	r3, [r4, #24]
 8005dee:	4620      	mov	r0, r4
 8005df0:	f000 f820 	bl	8005e34 <__sfp>
 8005df4:	6060      	str	r0, [r4, #4]
 8005df6:	4620      	mov	r0, r4
 8005df8:	f000 f81c 	bl	8005e34 <__sfp>
 8005dfc:	60a0      	str	r0, [r4, #8]
 8005dfe:	4620      	mov	r0, r4
 8005e00:	f000 f818 	bl	8005e34 <__sfp>
 8005e04:	2200      	movs	r2, #0
 8005e06:	60e0      	str	r0, [r4, #12]
 8005e08:	2104      	movs	r1, #4
 8005e0a:	6860      	ldr	r0, [r4, #4]
 8005e0c:	f7ff ff82 	bl	8005d14 <std>
 8005e10:	68a0      	ldr	r0, [r4, #8]
 8005e12:	2201      	movs	r2, #1
 8005e14:	2109      	movs	r1, #9
 8005e16:	f7ff ff7d 	bl	8005d14 <std>
 8005e1a:	68e0      	ldr	r0, [r4, #12]
 8005e1c:	2202      	movs	r2, #2
 8005e1e:	2112      	movs	r1, #18
 8005e20:	f7ff ff78 	bl	8005d14 <std>
 8005e24:	2301      	movs	r3, #1
 8005e26:	61a3      	str	r3, [r4, #24]
 8005e28:	e7d2      	b.n	8005dd0 <__sinit+0xc>
 8005e2a:	bf00      	nop
 8005e2c:	08006c50 	.word	0x08006c50
 8005e30:	08005d5d 	.word	0x08005d5d

08005e34 <__sfp>:
 8005e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e36:	4607      	mov	r7, r0
 8005e38:	f7ff ffac 	bl	8005d94 <__sfp_lock_acquire>
 8005e3c:	4b1e      	ldr	r3, [pc, #120]	; (8005eb8 <__sfp+0x84>)
 8005e3e:	681e      	ldr	r6, [r3, #0]
 8005e40:	69b3      	ldr	r3, [r6, #24]
 8005e42:	b913      	cbnz	r3, 8005e4a <__sfp+0x16>
 8005e44:	4630      	mov	r0, r6
 8005e46:	f7ff ffbd 	bl	8005dc4 <__sinit>
 8005e4a:	3648      	adds	r6, #72	; 0x48
 8005e4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e50:	3b01      	subs	r3, #1
 8005e52:	d503      	bpl.n	8005e5c <__sfp+0x28>
 8005e54:	6833      	ldr	r3, [r6, #0]
 8005e56:	b30b      	cbz	r3, 8005e9c <__sfp+0x68>
 8005e58:	6836      	ldr	r6, [r6, #0]
 8005e5a:	e7f7      	b.n	8005e4c <__sfp+0x18>
 8005e5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e60:	b9d5      	cbnz	r5, 8005e98 <__sfp+0x64>
 8005e62:	4b16      	ldr	r3, [pc, #88]	; (8005ebc <__sfp+0x88>)
 8005e64:	60e3      	str	r3, [r4, #12]
 8005e66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e6a:	6665      	str	r5, [r4, #100]	; 0x64
 8005e6c:	f000 f847 	bl	8005efe <__retarget_lock_init_recursive>
 8005e70:	f7ff ff96 	bl	8005da0 <__sfp_lock_release>
 8005e74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005e78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005e7c:	6025      	str	r5, [r4, #0]
 8005e7e:	61a5      	str	r5, [r4, #24]
 8005e80:	2208      	movs	r2, #8
 8005e82:	4629      	mov	r1, r5
 8005e84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e88:	f7ff fc5e 	bl	8005748 <memset>
 8005e8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005e90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005e94:	4620      	mov	r0, r4
 8005e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e98:	3468      	adds	r4, #104	; 0x68
 8005e9a:	e7d9      	b.n	8005e50 <__sfp+0x1c>
 8005e9c:	2104      	movs	r1, #4
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	f7ff ff62 	bl	8005d68 <__sfmoreglue>
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	6030      	str	r0, [r6, #0]
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d1d5      	bne.n	8005e58 <__sfp+0x24>
 8005eac:	f7ff ff78 	bl	8005da0 <__sfp_lock_release>
 8005eb0:	230c      	movs	r3, #12
 8005eb2:	603b      	str	r3, [r7, #0]
 8005eb4:	e7ee      	b.n	8005e94 <__sfp+0x60>
 8005eb6:	bf00      	nop
 8005eb8:	08006c50 	.word	0x08006c50
 8005ebc:	ffff0001 	.word	0xffff0001

08005ec0 <_fwalk_reent>:
 8005ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ec4:	4606      	mov	r6, r0
 8005ec6:	4688      	mov	r8, r1
 8005ec8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ecc:	2700      	movs	r7, #0
 8005ece:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ed2:	f1b9 0901 	subs.w	r9, r9, #1
 8005ed6:	d505      	bpl.n	8005ee4 <_fwalk_reent+0x24>
 8005ed8:	6824      	ldr	r4, [r4, #0]
 8005eda:	2c00      	cmp	r4, #0
 8005edc:	d1f7      	bne.n	8005ece <_fwalk_reent+0xe>
 8005ede:	4638      	mov	r0, r7
 8005ee0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ee4:	89ab      	ldrh	r3, [r5, #12]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d907      	bls.n	8005efa <_fwalk_reent+0x3a>
 8005eea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	d003      	beq.n	8005efa <_fwalk_reent+0x3a>
 8005ef2:	4629      	mov	r1, r5
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	47c0      	blx	r8
 8005ef8:	4307      	orrs	r7, r0
 8005efa:	3568      	adds	r5, #104	; 0x68
 8005efc:	e7e9      	b.n	8005ed2 <_fwalk_reent+0x12>

08005efe <__retarget_lock_init_recursive>:
 8005efe:	4770      	bx	lr

08005f00 <__retarget_lock_acquire_recursive>:
 8005f00:	4770      	bx	lr

08005f02 <__retarget_lock_release_recursive>:
 8005f02:	4770      	bx	lr

08005f04 <__swhatbuf_r>:
 8005f04:	b570      	push	{r4, r5, r6, lr}
 8005f06:	460e      	mov	r6, r1
 8005f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f0c:	2900      	cmp	r1, #0
 8005f0e:	b096      	sub	sp, #88	; 0x58
 8005f10:	4614      	mov	r4, r2
 8005f12:	461d      	mov	r5, r3
 8005f14:	da08      	bge.n	8005f28 <__swhatbuf_r+0x24>
 8005f16:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	602a      	str	r2, [r5, #0]
 8005f1e:	061a      	lsls	r2, r3, #24
 8005f20:	d410      	bmi.n	8005f44 <__swhatbuf_r+0x40>
 8005f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f26:	e00e      	b.n	8005f46 <__swhatbuf_r+0x42>
 8005f28:	466a      	mov	r2, sp
 8005f2a:	f000 fc9d 	bl	8006868 <_fstat_r>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	dbf1      	blt.n	8005f16 <__swhatbuf_r+0x12>
 8005f32:	9a01      	ldr	r2, [sp, #4]
 8005f34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005f38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005f3c:	425a      	negs	r2, r3
 8005f3e:	415a      	adcs	r2, r3
 8005f40:	602a      	str	r2, [r5, #0]
 8005f42:	e7ee      	b.n	8005f22 <__swhatbuf_r+0x1e>
 8005f44:	2340      	movs	r3, #64	; 0x40
 8005f46:	2000      	movs	r0, #0
 8005f48:	6023      	str	r3, [r4, #0]
 8005f4a:	b016      	add	sp, #88	; 0x58
 8005f4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f50 <__smakebuf_r>:
 8005f50:	898b      	ldrh	r3, [r1, #12]
 8005f52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f54:	079d      	lsls	r5, r3, #30
 8005f56:	4606      	mov	r6, r0
 8005f58:	460c      	mov	r4, r1
 8005f5a:	d507      	bpl.n	8005f6c <__smakebuf_r+0x1c>
 8005f5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f60:	6023      	str	r3, [r4, #0]
 8005f62:	6123      	str	r3, [r4, #16]
 8005f64:	2301      	movs	r3, #1
 8005f66:	6163      	str	r3, [r4, #20]
 8005f68:	b002      	add	sp, #8
 8005f6a:	bd70      	pop	{r4, r5, r6, pc}
 8005f6c:	ab01      	add	r3, sp, #4
 8005f6e:	466a      	mov	r2, sp
 8005f70:	f7ff ffc8 	bl	8005f04 <__swhatbuf_r>
 8005f74:	9900      	ldr	r1, [sp, #0]
 8005f76:	4605      	mov	r5, r0
 8005f78:	4630      	mov	r0, r6
 8005f7a:	f000 f89d 	bl	80060b8 <_malloc_r>
 8005f7e:	b948      	cbnz	r0, 8005f94 <__smakebuf_r+0x44>
 8005f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f84:	059a      	lsls	r2, r3, #22
 8005f86:	d4ef      	bmi.n	8005f68 <__smakebuf_r+0x18>
 8005f88:	f023 0303 	bic.w	r3, r3, #3
 8005f8c:	f043 0302 	orr.w	r3, r3, #2
 8005f90:	81a3      	strh	r3, [r4, #12]
 8005f92:	e7e3      	b.n	8005f5c <__smakebuf_r+0xc>
 8005f94:	4b0d      	ldr	r3, [pc, #52]	; (8005fcc <__smakebuf_r+0x7c>)
 8005f96:	62b3      	str	r3, [r6, #40]	; 0x28
 8005f98:	89a3      	ldrh	r3, [r4, #12]
 8005f9a:	6020      	str	r0, [r4, #0]
 8005f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fa0:	81a3      	strh	r3, [r4, #12]
 8005fa2:	9b00      	ldr	r3, [sp, #0]
 8005fa4:	6163      	str	r3, [r4, #20]
 8005fa6:	9b01      	ldr	r3, [sp, #4]
 8005fa8:	6120      	str	r0, [r4, #16]
 8005faa:	b15b      	cbz	r3, 8005fc4 <__smakebuf_r+0x74>
 8005fac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f000 fc6b 	bl	800688c <_isatty_r>
 8005fb6:	b128      	cbz	r0, 8005fc4 <__smakebuf_r+0x74>
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	f023 0303 	bic.w	r3, r3, #3
 8005fbe:	f043 0301 	orr.w	r3, r3, #1
 8005fc2:	81a3      	strh	r3, [r4, #12]
 8005fc4:	89a0      	ldrh	r0, [r4, #12]
 8005fc6:	4305      	orrs	r5, r0
 8005fc8:	81a5      	strh	r5, [r4, #12]
 8005fca:	e7cd      	b.n	8005f68 <__smakebuf_r+0x18>
 8005fcc:	08005d5d 	.word	0x08005d5d

08005fd0 <malloc>:
 8005fd0:	4b02      	ldr	r3, [pc, #8]	; (8005fdc <malloc+0xc>)
 8005fd2:	4601      	mov	r1, r0
 8005fd4:	6818      	ldr	r0, [r3, #0]
 8005fd6:	f000 b86f 	b.w	80060b8 <_malloc_r>
 8005fda:	bf00      	nop
 8005fdc:	2000000c 	.word	0x2000000c

08005fe0 <_free_r>:
 8005fe0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fe2:	2900      	cmp	r1, #0
 8005fe4:	d044      	beq.n	8006070 <_free_r+0x90>
 8005fe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fea:	9001      	str	r0, [sp, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f1a1 0404 	sub.w	r4, r1, #4
 8005ff2:	bfb8      	it	lt
 8005ff4:	18e4      	addlt	r4, r4, r3
 8005ff6:	f000 fc6b 	bl	80068d0 <__malloc_lock>
 8005ffa:	4a1e      	ldr	r2, [pc, #120]	; (8006074 <_free_r+0x94>)
 8005ffc:	9801      	ldr	r0, [sp, #4]
 8005ffe:	6813      	ldr	r3, [r2, #0]
 8006000:	b933      	cbnz	r3, 8006010 <_free_r+0x30>
 8006002:	6063      	str	r3, [r4, #4]
 8006004:	6014      	str	r4, [r2, #0]
 8006006:	b003      	add	sp, #12
 8006008:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800600c:	f000 bc66 	b.w	80068dc <__malloc_unlock>
 8006010:	42a3      	cmp	r3, r4
 8006012:	d908      	bls.n	8006026 <_free_r+0x46>
 8006014:	6825      	ldr	r5, [r4, #0]
 8006016:	1961      	adds	r1, r4, r5
 8006018:	428b      	cmp	r3, r1
 800601a:	bf01      	itttt	eq
 800601c:	6819      	ldreq	r1, [r3, #0]
 800601e:	685b      	ldreq	r3, [r3, #4]
 8006020:	1949      	addeq	r1, r1, r5
 8006022:	6021      	streq	r1, [r4, #0]
 8006024:	e7ed      	b.n	8006002 <_free_r+0x22>
 8006026:	461a      	mov	r2, r3
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	b10b      	cbz	r3, 8006030 <_free_r+0x50>
 800602c:	42a3      	cmp	r3, r4
 800602e:	d9fa      	bls.n	8006026 <_free_r+0x46>
 8006030:	6811      	ldr	r1, [r2, #0]
 8006032:	1855      	adds	r5, r2, r1
 8006034:	42a5      	cmp	r5, r4
 8006036:	d10b      	bne.n	8006050 <_free_r+0x70>
 8006038:	6824      	ldr	r4, [r4, #0]
 800603a:	4421      	add	r1, r4
 800603c:	1854      	adds	r4, r2, r1
 800603e:	42a3      	cmp	r3, r4
 8006040:	6011      	str	r1, [r2, #0]
 8006042:	d1e0      	bne.n	8006006 <_free_r+0x26>
 8006044:	681c      	ldr	r4, [r3, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	6053      	str	r3, [r2, #4]
 800604a:	4421      	add	r1, r4
 800604c:	6011      	str	r1, [r2, #0]
 800604e:	e7da      	b.n	8006006 <_free_r+0x26>
 8006050:	d902      	bls.n	8006058 <_free_r+0x78>
 8006052:	230c      	movs	r3, #12
 8006054:	6003      	str	r3, [r0, #0]
 8006056:	e7d6      	b.n	8006006 <_free_r+0x26>
 8006058:	6825      	ldr	r5, [r4, #0]
 800605a:	1961      	adds	r1, r4, r5
 800605c:	428b      	cmp	r3, r1
 800605e:	bf04      	itt	eq
 8006060:	6819      	ldreq	r1, [r3, #0]
 8006062:	685b      	ldreq	r3, [r3, #4]
 8006064:	6063      	str	r3, [r4, #4]
 8006066:	bf04      	itt	eq
 8006068:	1949      	addeq	r1, r1, r5
 800606a:	6021      	streq	r1, [r4, #0]
 800606c:	6054      	str	r4, [r2, #4]
 800606e:	e7ca      	b.n	8006006 <_free_r+0x26>
 8006070:	b003      	add	sp, #12
 8006072:	bd30      	pop	{r4, r5, pc}
 8006074:	20000864 	.word	0x20000864

08006078 <sbrk_aligned>:
 8006078:	b570      	push	{r4, r5, r6, lr}
 800607a:	4e0e      	ldr	r6, [pc, #56]	; (80060b4 <sbrk_aligned+0x3c>)
 800607c:	460c      	mov	r4, r1
 800607e:	6831      	ldr	r1, [r6, #0]
 8006080:	4605      	mov	r5, r0
 8006082:	b911      	cbnz	r1, 800608a <sbrk_aligned+0x12>
 8006084:	f000 fb7a 	bl	800677c <_sbrk_r>
 8006088:	6030      	str	r0, [r6, #0]
 800608a:	4621      	mov	r1, r4
 800608c:	4628      	mov	r0, r5
 800608e:	f000 fb75 	bl	800677c <_sbrk_r>
 8006092:	1c43      	adds	r3, r0, #1
 8006094:	d00a      	beq.n	80060ac <sbrk_aligned+0x34>
 8006096:	1cc4      	adds	r4, r0, #3
 8006098:	f024 0403 	bic.w	r4, r4, #3
 800609c:	42a0      	cmp	r0, r4
 800609e:	d007      	beq.n	80060b0 <sbrk_aligned+0x38>
 80060a0:	1a21      	subs	r1, r4, r0
 80060a2:	4628      	mov	r0, r5
 80060a4:	f000 fb6a 	bl	800677c <_sbrk_r>
 80060a8:	3001      	adds	r0, #1
 80060aa:	d101      	bne.n	80060b0 <sbrk_aligned+0x38>
 80060ac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80060b0:	4620      	mov	r0, r4
 80060b2:	bd70      	pop	{r4, r5, r6, pc}
 80060b4:	20000868 	.word	0x20000868

080060b8 <_malloc_r>:
 80060b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060bc:	1ccd      	adds	r5, r1, #3
 80060be:	f025 0503 	bic.w	r5, r5, #3
 80060c2:	3508      	adds	r5, #8
 80060c4:	2d0c      	cmp	r5, #12
 80060c6:	bf38      	it	cc
 80060c8:	250c      	movcc	r5, #12
 80060ca:	2d00      	cmp	r5, #0
 80060cc:	4607      	mov	r7, r0
 80060ce:	db01      	blt.n	80060d4 <_malloc_r+0x1c>
 80060d0:	42a9      	cmp	r1, r5
 80060d2:	d905      	bls.n	80060e0 <_malloc_r+0x28>
 80060d4:	230c      	movs	r3, #12
 80060d6:	603b      	str	r3, [r7, #0]
 80060d8:	2600      	movs	r6, #0
 80060da:	4630      	mov	r0, r6
 80060dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060e0:	4e2e      	ldr	r6, [pc, #184]	; (800619c <_malloc_r+0xe4>)
 80060e2:	f000 fbf5 	bl	80068d0 <__malloc_lock>
 80060e6:	6833      	ldr	r3, [r6, #0]
 80060e8:	461c      	mov	r4, r3
 80060ea:	bb34      	cbnz	r4, 800613a <_malloc_r+0x82>
 80060ec:	4629      	mov	r1, r5
 80060ee:	4638      	mov	r0, r7
 80060f0:	f7ff ffc2 	bl	8006078 <sbrk_aligned>
 80060f4:	1c43      	adds	r3, r0, #1
 80060f6:	4604      	mov	r4, r0
 80060f8:	d14d      	bne.n	8006196 <_malloc_r+0xde>
 80060fa:	6834      	ldr	r4, [r6, #0]
 80060fc:	4626      	mov	r6, r4
 80060fe:	2e00      	cmp	r6, #0
 8006100:	d140      	bne.n	8006184 <_malloc_r+0xcc>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	4631      	mov	r1, r6
 8006106:	4638      	mov	r0, r7
 8006108:	eb04 0803 	add.w	r8, r4, r3
 800610c:	f000 fb36 	bl	800677c <_sbrk_r>
 8006110:	4580      	cmp	r8, r0
 8006112:	d13a      	bne.n	800618a <_malloc_r+0xd2>
 8006114:	6821      	ldr	r1, [r4, #0]
 8006116:	3503      	adds	r5, #3
 8006118:	1a6d      	subs	r5, r5, r1
 800611a:	f025 0503 	bic.w	r5, r5, #3
 800611e:	3508      	adds	r5, #8
 8006120:	2d0c      	cmp	r5, #12
 8006122:	bf38      	it	cc
 8006124:	250c      	movcc	r5, #12
 8006126:	4629      	mov	r1, r5
 8006128:	4638      	mov	r0, r7
 800612a:	f7ff ffa5 	bl	8006078 <sbrk_aligned>
 800612e:	3001      	adds	r0, #1
 8006130:	d02b      	beq.n	800618a <_malloc_r+0xd2>
 8006132:	6823      	ldr	r3, [r4, #0]
 8006134:	442b      	add	r3, r5
 8006136:	6023      	str	r3, [r4, #0]
 8006138:	e00e      	b.n	8006158 <_malloc_r+0xa0>
 800613a:	6822      	ldr	r2, [r4, #0]
 800613c:	1b52      	subs	r2, r2, r5
 800613e:	d41e      	bmi.n	800617e <_malloc_r+0xc6>
 8006140:	2a0b      	cmp	r2, #11
 8006142:	d916      	bls.n	8006172 <_malloc_r+0xba>
 8006144:	1961      	adds	r1, r4, r5
 8006146:	42a3      	cmp	r3, r4
 8006148:	6025      	str	r5, [r4, #0]
 800614a:	bf18      	it	ne
 800614c:	6059      	strne	r1, [r3, #4]
 800614e:	6863      	ldr	r3, [r4, #4]
 8006150:	bf08      	it	eq
 8006152:	6031      	streq	r1, [r6, #0]
 8006154:	5162      	str	r2, [r4, r5]
 8006156:	604b      	str	r3, [r1, #4]
 8006158:	4638      	mov	r0, r7
 800615a:	f104 060b 	add.w	r6, r4, #11
 800615e:	f000 fbbd 	bl	80068dc <__malloc_unlock>
 8006162:	f026 0607 	bic.w	r6, r6, #7
 8006166:	1d23      	adds	r3, r4, #4
 8006168:	1af2      	subs	r2, r6, r3
 800616a:	d0b6      	beq.n	80060da <_malloc_r+0x22>
 800616c:	1b9b      	subs	r3, r3, r6
 800616e:	50a3      	str	r3, [r4, r2]
 8006170:	e7b3      	b.n	80060da <_malloc_r+0x22>
 8006172:	6862      	ldr	r2, [r4, #4]
 8006174:	42a3      	cmp	r3, r4
 8006176:	bf0c      	ite	eq
 8006178:	6032      	streq	r2, [r6, #0]
 800617a:	605a      	strne	r2, [r3, #4]
 800617c:	e7ec      	b.n	8006158 <_malloc_r+0xa0>
 800617e:	4623      	mov	r3, r4
 8006180:	6864      	ldr	r4, [r4, #4]
 8006182:	e7b2      	b.n	80060ea <_malloc_r+0x32>
 8006184:	4634      	mov	r4, r6
 8006186:	6876      	ldr	r6, [r6, #4]
 8006188:	e7b9      	b.n	80060fe <_malloc_r+0x46>
 800618a:	230c      	movs	r3, #12
 800618c:	603b      	str	r3, [r7, #0]
 800618e:	4638      	mov	r0, r7
 8006190:	f000 fba4 	bl	80068dc <__malloc_unlock>
 8006194:	e7a1      	b.n	80060da <_malloc_r+0x22>
 8006196:	6025      	str	r5, [r4, #0]
 8006198:	e7de      	b.n	8006158 <_malloc_r+0xa0>
 800619a:	bf00      	nop
 800619c:	20000864 	.word	0x20000864

080061a0 <__sfputc_r>:
 80061a0:	6893      	ldr	r3, [r2, #8]
 80061a2:	3b01      	subs	r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	b410      	push	{r4}
 80061a8:	6093      	str	r3, [r2, #8]
 80061aa:	da08      	bge.n	80061be <__sfputc_r+0x1e>
 80061ac:	6994      	ldr	r4, [r2, #24]
 80061ae:	42a3      	cmp	r3, r4
 80061b0:	db01      	blt.n	80061b6 <__sfputc_r+0x16>
 80061b2:	290a      	cmp	r1, #10
 80061b4:	d103      	bne.n	80061be <__sfputc_r+0x1e>
 80061b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061ba:	f7ff bc29 	b.w	8005a10 <__swbuf_r>
 80061be:	6813      	ldr	r3, [r2, #0]
 80061c0:	1c58      	adds	r0, r3, #1
 80061c2:	6010      	str	r0, [r2, #0]
 80061c4:	7019      	strb	r1, [r3, #0]
 80061c6:	4608      	mov	r0, r1
 80061c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061cc:	4770      	bx	lr

080061ce <__sfputs_r>:
 80061ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d0:	4606      	mov	r6, r0
 80061d2:	460f      	mov	r7, r1
 80061d4:	4614      	mov	r4, r2
 80061d6:	18d5      	adds	r5, r2, r3
 80061d8:	42ac      	cmp	r4, r5
 80061da:	d101      	bne.n	80061e0 <__sfputs_r+0x12>
 80061dc:	2000      	movs	r0, #0
 80061de:	e007      	b.n	80061f0 <__sfputs_r+0x22>
 80061e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061e4:	463a      	mov	r2, r7
 80061e6:	4630      	mov	r0, r6
 80061e8:	f7ff ffda 	bl	80061a0 <__sfputc_r>
 80061ec:	1c43      	adds	r3, r0, #1
 80061ee:	d1f3      	bne.n	80061d8 <__sfputs_r+0xa>
 80061f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080061f4 <_vfiprintf_r>:
 80061f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f8:	460d      	mov	r5, r1
 80061fa:	b09d      	sub	sp, #116	; 0x74
 80061fc:	4614      	mov	r4, r2
 80061fe:	4698      	mov	r8, r3
 8006200:	4606      	mov	r6, r0
 8006202:	b118      	cbz	r0, 800620c <_vfiprintf_r+0x18>
 8006204:	6983      	ldr	r3, [r0, #24]
 8006206:	b90b      	cbnz	r3, 800620c <_vfiprintf_r+0x18>
 8006208:	f7ff fddc 	bl	8005dc4 <__sinit>
 800620c:	4b89      	ldr	r3, [pc, #548]	; (8006434 <_vfiprintf_r+0x240>)
 800620e:	429d      	cmp	r5, r3
 8006210:	d11b      	bne.n	800624a <_vfiprintf_r+0x56>
 8006212:	6875      	ldr	r5, [r6, #4]
 8006214:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006216:	07d9      	lsls	r1, r3, #31
 8006218:	d405      	bmi.n	8006226 <_vfiprintf_r+0x32>
 800621a:	89ab      	ldrh	r3, [r5, #12]
 800621c:	059a      	lsls	r2, r3, #22
 800621e:	d402      	bmi.n	8006226 <_vfiprintf_r+0x32>
 8006220:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006222:	f7ff fe6d 	bl	8005f00 <__retarget_lock_acquire_recursive>
 8006226:	89ab      	ldrh	r3, [r5, #12]
 8006228:	071b      	lsls	r3, r3, #28
 800622a:	d501      	bpl.n	8006230 <_vfiprintf_r+0x3c>
 800622c:	692b      	ldr	r3, [r5, #16]
 800622e:	b9eb      	cbnz	r3, 800626c <_vfiprintf_r+0x78>
 8006230:	4629      	mov	r1, r5
 8006232:	4630      	mov	r0, r6
 8006234:	f7ff fc3e 	bl	8005ab4 <__swsetup_r>
 8006238:	b1c0      	cbz	r0, 800626c <_vfiprintf_r+0x78>
 800623a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800623c:	07dc      	lsls	r4, r3, #31
 800623e:	d50e      	bpl.n	800625e <_vfiprintf_r+0x6a>
 8006240:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006244:	b01d      	add	sp, #116	; 0x74
 8006246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624a:	4b7b      	ldr	r3, [pc, #492]	; (8006438 <_vfiprintf_r+0x244>)
 800624c:	429d      	cmp	r5, r3
 800624e:	d101      	bne.n	8006254 <_vfiprintf_r+0x60>
 8006250:	68b5      	ldr	r5, [r6, #8]
 8006252:	e7df      	b.n	8006214 <_vfiprintf_r+0x20>
 8006254:	4b79      	ldr	r3, [pc, #484]	; (800643c <_vfiprintf_r+0x248>)
 8006256:	429d      	cmp	r5, r3
 8006258:	bf08      	it	eq
 800625a:	68f5      	ldreq	r5, [r6, #12]
 800625c:	e7da      	b.n	8006214 <_vfiprintf_r+0x20>
 800625e:	89ab      	ldrh	r3, [r5, #12]
 8006260:	0598      	lsls	r0, r3, #22
 8006262:	d4ed      	bmi.n	8006240 <_vfiprintf_r+0x4c>
 8006264:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006266:	f7ff fe4c 	bl	8005f02 <__retarget_lock_release_recursive>
 800626a:	e7e9      	b.n	8006240 <_vfiprintf_r+0x4c>
 800626c:	2300      	movs	r3, #0
 800626e:	9309      	str	r3, [sp, #36]	; 0x24
 8006270:	2320      	movs	r3, #32
 8006272:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006276:	f8cd 800c 	str.w	r8, [sp, #12]
 800627a:	2330      	movs	r3, #48	; 0x30
 800627c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006440 <_vfiprintf_r+0x24c>
 8006280:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006284:	f04f 0901 	mov.w	r9, #1
 8006288:	4623      	mov	r3, r4
 800628a:	469a      	mov	sl, r3
 800628c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006290:	b10a      	cbz	r2, 8006296 <_vfiprintf_r+0xa2>
 8006292:	2a25      	cmp	r2, #37	; 0x25
 8006294:	d1f9      	bne.n	800628a <_vfiprintf_r+0x96>
 8006296:	ebba 0b04 	subs.w	fp, sl, r4
 800629a:	d00b      	beq.n	80062b4 <_vfiprintf_r+0xc0>
 800629c:	465b      	mov	r3, fp
 800629e:	4622      	mov	r2, r4
 80062a0:	4629      	mov	r1, r5
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ff93 	bl	80061ce <__sfputs_r>
 80062a8:	3001      	adds	r0, #1
 80062aa:	f000 80aa 	beq.w	8006402 <_vfiprintf_r+0x20e>
 80062ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062b0:	445a      	add	r2, fp
 80062b2:	9209      	str	r2, [sp, #36]	; 0x24
 80062b4:	f89a 3000 	ldrb.w	r3, [sl]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 80a2 	beq.w	8006402 <_vfiprintf_r+0x20e>
 80062be:	2300      	movs	r3, #0
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062c8:	f10a 0a01 	add.w	sl, sl, #1
 80062cc:	9304      	str	r3, [sp, #16]
 80062ce:	9307      	str	r3, [sp, #28]
 80062d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062d4:	931a      	str	r3, [sp, #104]	; 0x68
 80062d6:	4654      	mov	r4, sl
 80062d8:	2205      	movs	r2, #5
 80062da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062de:	4858      	ldr	r0, [pc, #352]	; (8006440 <_vfiprintf_r+0x24c>)
 80062e0:	f7f9 ff96 	bl	8000210 <memchr>
 80062e4:	9a04      	ldr	r2, [sp, #16]
 80062e6:	b9d8      	cbnz	r0, 8006320 <_vfiprintf_r+0x12c>
 80062e8:	06d1      	lsls	r1, r2, #27
 80062ea:	bf44      	itt	mi
 80062ec:	2320      	movmi	r3, #32
 80062ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062f2:	0713      	lsls	r3, r2, #28
 80062f4:	bf44      	itt	mi
 80062f6:	232b      	movmi	r3, #43	; 0x2b
 80062f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006300:	2b2a      	cmp	r3, #42	; 0x2a
 8006302:	d015      	beq.n	8006330 <_vfiprintf_r+0x13c>
 8006304:	9a07      	ldr	r2, [sp, #28]
 8006306:	4654      	mov	r4, sl
 8006308:	2000      	movs	r0, #0
 800630a:	f04f 0c0a 	mov.w	ip, #10
 800630e:	4621      	mov	r1, r4
 8006310:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006314:	3b30      	subs	r3, #48	; 0x30
 8006316:	2b09      	cmp	r3, #9
 8006318:	d94e      	bls.n	80063b8 <_vfiprintf_r+0x1c4>
 800631a:	b1b0      	cbz	r0, 800634a <_vfiprintf_r+0x156>
 800631c:	9207      	str	r2, [sp, #28]
 800631e:	e014      	b.n	800634a <_vfiprintf_r+0x156>
 8006320:	eba0 0308 	sub.w	r3, r0, r8
 8006324:	fa09 f303 	lsl.w	r3, r9, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	9304      	str	r3, [sp, #16]
 800632c:	46a2      	mov	sl, r4
 800632e:	e7d2      	b.n	80062d6 <_vfiprintf_r+0xe2>
 8006330:	9b03      	ldr	r3, [sp, #12]
 8006332:	1d19      	adds	r1, r3, #4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	9103      	str	r1, [sp, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	bfbb      	ittet	lt
 800633c:	425b      	neglt	r3, r3
 800633e:	f042 0202 	orrlt.w	r2, r2, #2
 8006342:	9307      	strge	r3, [sp, #28]
 8006344:	9307      	strlt	r3, [sp, #28]
 8006346:	bfb8      	it	lt
 8006348:	9204      	strlt	r2, [sp, #16]
 800634a:	7823      	ldrb	r3, [r4, #0]
 800634c:	2b2e      	cmp	r3, #46	; 0x2e
 800634e:	d10c      	bne.n	800636a <_vfiprintf_r+0x176>
 8006350:	7863      	ldrb	r3, [r4, #1]
 8006352:	2b2a      	cmp	r3, #42	; 0x2a
 8006354:	d135      	bne.n	80063c2 <_vfiprintf_r+0x1ce>
 8006356:	9b03      	ldr	r3, [sp, #12]
 8006358:	1d1a      	adds	r2, r3, #4
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	9203      	str	r2, [sp, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	bfb8      	it	lt
 8006362:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006366:	3402      	adds	r4, #2
 8006368:	9305      	str	r3, [sp, #20]
 800636a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006450 <_vfiprintf_r+0x25c>
 800636e:	7821      	ldrb	r1, [r4, #0]
 8006370:	2203      	movs	r2, #3
 8006372:	4650      	mov	r0, sl
 8006374:	f7f9 ff4c 	bl	8000210 <memchr>
 8006378:	b140      	cbz	r0, 800638c <_vfiprintf_r+0x198>
 800637a:	2340      	movs	r3, #64	; 0x40
 800637c:	eba0 000a 	sub.w	r0, r0, sl
 8006380:	fa03 f000 	lsl.w	r0, r3, r0
 8006384:	9b04      	ldr	r3, [sp, #16]
 8006386:	4303      	orrs	r3, r0
 8006388:	3401      	adds	r4, #1
 800638a:	9304      	str	r3, [sp, #16]
 800638c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006390:	482c      	ldr	r0, [pc, #176]	; (8006444 <_vfiprintf_r+0x250>)
 8006392:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006396:	2206      	movs	r2, #6
 8006398:	f7f9 ff3a 	bl	8000210 <memchr>
 800639c:	2800      	cmp	r0, #0
 800639e:	d03f      	beq.n	8006420 <_vfiprintf_r+0x22c>
 80063a0:	4b29      	ldr	r3, [pc, #164]	; (8006448 <_vfiprintf_r+0x254>)
 80063a2:	bb1b      	cbnz	r3, 80063ec <_vfiprintf_r+0x1f8>
 80063a4:	9b03      	ldr	r3, [sp, #12]
 80063a6:	3307      	adds	r3, #7
 80063a8:	f023 0307 	bic.w	r3, r3, #7
 80063ac:	3308      	adds	r3, #8
 80063ae:	9303      	str	r3, [sp, #12]
 80063b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b2:	443b      	add	r3, r7
 80063b4:	9309      	str	r3, [sp, #36]	; 0x24
 80063b6:	e767      	b.n	8006288 <_vfiprintf_r+0x94>
 80063b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80063bc:	460c      	mov	r4, r1
 80063be:	2001      	movs	r0, #1
 80063c0:	e7a5      	b.n	800630e <_vfiprintf_r+0x11a>
 80063c2:	2300      	movs	r3, #0
 80063c4:	3401      	adds	r4, #1
 80063c6:	9305      	str	r3, [sp, #20]
 80063c8:	4619      	mov	r1, r3
 80063ca:	f04f 0c0a 	mov.w	ip, #10
 80063ce:	4620      	mov	r0, r4
 80063d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063d4:	3a30      	subs	r2, #48	; 0x30
 80063d6:	2a09      	cmp	r2, #9
 80063d8:	d903      	bls.n	80063e2 <_vfiprintf_r+0x1ee>
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d0c5      	beq.n	800636a <_vfiprintf_r+0x176>
 80063de:	9105      	str	r1, [sp, #20]
 80063e0:	e7c3      	b.n	800636a <_vfiprintf_r+0x176>
 80063e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80063e6:	4604      	mov	r4, r0
 80063e8:	2301      	movs	r3, #1
 80063ea:	e7f0      	b.n	80063ce <_vfiprintf_r+0x1da>
 80063ec:	ab03      	add	r3, sp, #12
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	462a      	mov	r2, r5
 80063f2:	4b16      	ldr	r3, [pc, #88]	; (800644c <_vfiprintf_r+0x258>)
 80063f4:	a904      	add	r1, sp, #16
 80063f6:	4630      	mov	r0, r6
 80063f8:	f3af 8000 	nop.w
 80063fc:	4607      	mov	r7, r0
 80063fe:	1c78      	adds	r0, r7, #1
 8006400:	d1d6      	bne.n	80063b0 <_vfiprintf_r+0x1bc>
 8006402:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006404:	07d9      	lsls	r1, r3, #31
 8006406:	d405      	bmi.n	8006414 <_vfiprintf_r+0x220>
 8006408:	89ab      	ldrh	r3, [r5, #12]
 800640a:	059a      	lsls	r2, r3, #22
 800640c:	d402      	bmi.n	8006414 <_vfiprintf_r+0x220>
 800640e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006410:	f7ff fd77 	bl	8005f02 <__retarget_lock_release_recursive>
 8006414:	89ab      	ldrh	r3, [r5, #12]
 8006416:	065b      	lsls	r3, r3, #25
 8006418:	f53f af12 	bmi.w	8006240 <_vfiprintf_r+0x4c>
 800641c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800641e:	e711      	b.n	8006244 <_vfiprintf_r+0x50>
 8006420:	ab03      	add	r3, sp, #12
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	462a      	mov	r2, r5
 8006426:	4b09      	ldr	r3, [pc, #36]	; (800644c <_vfiprintf_r+0x258>)
 8006428:	a904      	add	r1, sp, #16
 800642a:	4630      	mov	r0, r6
 800642c:	f000 f880 	bl	8006530 <_printf_i>
 8006430:	e7e4      	b.n	80063fc <_vfiprintf_r+0x208>
 8006432:	bf00      	nop
 8006434:	08006c74 	.word	0x08006c74
 8006438:	08006c94 	.word	0x08006c94
 800643c:	08006c54 	.word	0x08006c54
 8006440:	08006cb4 	.word	0x08006cb4
 8006444:	08006cbe 	.word	0x08006cbe
 8006448:	00000000 	.word	0x00000000
 800644c:	080061cf 	.word	0x080061cf
 8006450:	08006cba 	.word	0x08006cba

08006454 <_printf_common>:
 8006454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006458:	4616      	mov	r6, r2
 800645a:	4699      	mov	r9, r3
 800645c:	688a      	ldr	r2, [r1, #8]
 800645e:	690b      	ldr	r3, [r1, #16]
 8006460:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006464:	4293      	cmp	r3, r2
 8006466:	bfb8      	it	lt
 8006468:	4613      	movlt	r3, r2
 800646a:	6033      	str	r3, [r6, #0]
 800646c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006470:	4607      	mov	r7, r0
 8006472:	460c      	mov	r4, r1
 8006474:	b10a      	cbz	r2, 800647a <_printf_common+0x26>
 8006476:	3301      	adds	r3, #1
 8006478:	6033      	str	r3, [r6, #0]
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	0699      	lsls	r1, r3, #26
 800647e:	bf42      	ittt	mi
 8006480:	6833      	ldrmi	r3, [r6, #0]
 8006482:	3302      	addmi	r3, #2
 8006484:	6033      	strmi	r3, [r6, #0]
 8006486:	6825      	ldr	r5, [r4, #0]
 8006488:	f015 0506 	ands.w	r5, r5, #6
 800648c:	d106      	bne.n	800649c <_printf_common+0x48>
 800648e:	f104 0a19 	add.w	sl, r4, #25
 8006492:	68e3      	ldr	r3, [r4, #12]
 8006494:	6832      	ldr	r2, [r6, #0]
 8006496:	1a9b      	subs	r3, r3, r2
 8006498:	42ab      	cmp	r3, r5
 800649a:	dc26      	bgt.n	80064ea <_printf_common+0x96>
 800649c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064a0:	1e13      	subs	r3, r2, #0
 80064a2:	6822      	ldr	r2, [r4, #0]
 80064a4:	bf18      	it	ne
 80064a6:	2301      	movne	r3, #1
 80064a8:	0692      	lsls	r2, r2, #26
 80064aa:	d42b      	bmi.n	8006504 <_printf_common+0xb0>
 80064ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064b0:	4649      	mov	r1, r9
 80064b2:	4638      	mov	r0, r7
 80064b4:	47c0      	blx	r8
 80064b6:	3001      	adds	r0, #1
 80064b8:	d01e      	beq.n	80064f8 <_printf_common+0xa4>
 80064ba:	6823      	ldr	r3, [r4, #0]
 80064bc:	68e5      	ldr	r5, [r4, #12]
 80064be:	6832      	ldr	r2, [r6, #0]
 80064c0:	f003 0306 	and.w	r3, r3, #6
 80064c4:	2b04      	cmp	r3, #4
 80064c6:	bf08      	it	eq
 80064c8:	1aad      	subeq	r5, r5, r2
 80064ca:	68a3      	ldr	r3, [r4, #8]
 80064cc:	6922      	ldr	r2, [r4, #16]
 80064ce:	bf0c      	ite	eq
 80064d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064d4:	2500      	movne	r5, #0
 80064d6:	4293      	cmp	r3, r2
 80064d8:	bfc4      	itt	gt
 80064da:	1a9b      	subgt	r3, r3, r2
 80064dc:	18ed      	addgt	r5, r5, r3
 80064de:	2600      	movs	r6, #0
 80064e0:	341a      	adds	r4, #26
 80064e2:	42b5      	cmp	r5, r6
 80064e4:	d11a      	bne.n	800651c <_printf_common+0xc8>
 80064e6:	2000      	movs	r0, #0
 80064e8:	e008      	b.n	80064fc <_printf_common+0xa8>
 80064ea:	2301      	movs	r3, #1
 80064ec:	4652      	mov	r2, sl
 80064ee:	4649      	mov	r1, r9
 80064f0:	4638      	mov	r0, r7
 80064f2:	47c0      	blx	r8
 80064f4:	3001      	adds	r0, #1
 80064f6:	d103      	bne.n	8006500 <_printf_common+0xac>
 80064f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006500:	3501      	adds	r5, #1
 8006502:	e7c6      	b.n	8006492 <_printf_common+0x3e>
 8006504:	18e1      	adds	r1, r4, r3
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	2030      	movs	r0, #48	; 0x30
 800650a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800650e:	4422      	add	r2, r4
 8006510:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006514:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006518:	3302      	adds	r3, #2
 800651a:	e7c7      	b.n	80064ac <_printf_common+0x58>
 800651c:	2301      	movs	r3, #1
 800651e:	4622      	mov	r2, r4
 8006520:	4649      	mov	r1, r9
 8006522:	4638      	mov	r0, r7
 8006524:	47c0      	blx	r8
 8006526:	3001      	adds	r0, #1
 8006528:	d0e6      	beq.n	80064f8 <_printf_common+0xa4>
 800652a:	3601      	adds	r6, #1
 800652c:	e7d9      	b.n	80064e2 <_printf_common+0x8e>
	...

08006530 <_printf_i>:
 8006530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006534:	7e0f      	ldrb	r7, [r1, #24]
 8006536:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006538:	2f78      	cmp	r7, #120	; 0x78
 800653a:	4691      	mov	r9, r2
 800653c:	4680      	mov	r8, r0
 800653e:	460c      	mov	r4, r1
 8006540:	469a      	mov	sl, r3
 8006542:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006546:	d807      	bhi.n	8006558 <_printf_i+0x28>
 8006548:	2f62      	cmp	r7, #98	; 0x62
 800654a:	d80a      	bhi.n	8006562 <_printf_i+0x32>
 800654c:	2f00      	cmp	r7, #0
 800654e:	f000 80d8 	beq.w	8006702 <_printf_i+0x1d2>
 8006552:	2f58      	cmp	r7, #88	; 0x58
 8006554:	f000 80a3 	beq.w	800669e <_printf_i+0x16e>
 8006558:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800655c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006560:	e03a      	b.n	80065d8 <_printf_i+0xa8>
 8006562:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006566:	2b15      	cmp	r3, #21
 8006568:	d8f6      	bhi.n	8006558 <_printf_i+0x28>
 800656a:	a101      	add	r1, pc, #4	; (adr r1, 8006570 <_printf_i+0x40>)
 800656c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006570:	080065c9 	.word	0x080065c9
 8006574:	080065dd 	.word	0x080065dd
 8006578:	08006559 	.word	0x08006559
 800657c:	08006559 	.word	0x08006559
 8006580:	08006559 	.word	0x08006559
 8006584:	08006559 	.word	0x08006559
 8006588:	080065dd 	.word	0x080065dd
 800658c:	08006559 	.word	0x08006559
 8006590:	08006559 	.word	0x08006559
 8006594:	08006559 	.word	0x08006559
 8006598:	08006559 	.word	0x08006559
 800659c:	080066e9 	.word	0x080066e9
 80065a0:	0800660d 	.word	0x0800660d
 80065a4:	080066cb 	.word	0x080066cb
 80065a8:	08006559 	.word	0x08006559
 80065ac:	08006559 	.word	0x08006559
 80065b0:	0800670b 	.word	0x0800670b
 80065b4:	08006559 	.word	0x08006559
 80065b8:	0800660d 	.word	0x0800660d
 80065bc:	08006559 	.word	0x08006559
 80065c0:	08006559 	.word	0x08006559
 80065c4:	080066d3 	.word	0x080066d3
 80065c8:	682b      	ldr	r3, [r5, #0]
 80065ca:	1d1a      	adds	r2, r3, #4
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	602a      	str	r2, [r5, #0]
 80065d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065d8:	2301      	movs	r3, #1
 80065da:	e0a3      	b.n	8006724 <_printf_i+0x1f4>
 80065dc:	6820      	ldr	r0, [r4, #0]
 80065de:	6829      	ldr	r1, [r5, #0]
 80065e0:	0606      	lsls	r6, r0, #24
 80065e2:	f101 0304 	add.w	r3, r1, #4
 80065e6:	d50a      	bpl.n	80065fe <_printf_i+0xce>
 80065e8:	680e      	ldr	r6, [r1, #0]
 80065ea:	602b      	str	r3, [r5, #0]
 80065ec:	2e00      	cmp	r6, #0
 80065ee:	da03      	bge.n	80065f8 <_printf_i+0xc8>
 80065f0:	232d      	movs	r3, #45	; 0x2d
 80065f2:	4276      	negs	r6, r6
 80065f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065f8:	485e      	ldr	r0, [pc, #376]	; (8006774 <_printf_i+0x244>)
 80065fa:	230a      	movs	r3, #10
 80065fc:	e019      	b.n	8006632 <_printf_i+0x102>
 80065fe:	680e      	ldr	r6, [r1, #0]
 8006600:	602b      	str	r3, [r5, #0]
 8006602:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006606:	bf18      	it	ne
 8006608:	b236      	sxthne	r6, r6
 800660a:	e7ef      	b.n	80065ec <_printf_i+0xbc>
 800660c:	682b      	ldr	r3, [r5, #0]
 800660e:	6820      	ldr	r0, [r4, #0]
 8006610:	1d19      	adds	r1, r3, #4
 8006612:	6029      	str	r1, [r5, #0]
 8006614:	0601      	lsls	r1, r0, #24
 8006616:	d501      	bpl.n	800661c <_printf_i+0xec>
 8006618:	681e      	ldr	r6, [r3, #0]
 800661a:	e002      	b.n	8006622 <_printf_i+0xf2>
 800661c:	0646      	lsls	r6, r0, #25
 800661e:	d5fb      	bpl.n	8006618 <_printf_i+0xe8>
 8006620:	881e      	ldrh	r6, [r3, #0]
 8006622:	4854      	ldr	r0, [pc, #336]	; (8006774 <_printf_i+0x244>)
 8006624:	2f6f      	cmp	r7, #111	; 0x6f
 8006626:	bf0c      	ite	eq
 8006628:	2308      	moveq	r3, #8
 800662a:	230a      	movne	r3, #10
 800662c:	2100      	movs	r1, #0
 800662e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006632:	6865      	ldr	r5, [r4, #4]
 8006634:	60a5      	str	r5, [r4, #8]
 8006636:	2d00      	cmp	r5, #0
 8006638:	bfa2      	ittt	ge
 800663a:	6821      	ldrge	r1, [r4, #0]
 800663c:	f021 0104 	bicge.w	r1, r1, #4
 8006640:	6021      	strge	r1, [r4, #0]
 8006642:	b90e      	cbnz	r6, 8006648 <_printf_i+0x118>
 8006644:	2d00      	cmp	r5, #0
 8006646:	d04d      	beq.n	80066e4 <_printf_i+0x1b4>
 8006648:	4615      	mov	r5, r2
 800664a:	fbb6 f1f3 	udiv	r1, r6, r3
 800664e:	fb03 6711 	mls	r7, r3, r1, r6
 8006652:	5dc7      	ldrb	r7, [r0, r7]
 8006654:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006658:	4637      	mov	r7, r6
 800665a:	42bb      	cmp	r3, r7
 800665c:	460e      	mov	r6, r1
 800665e:	d9f4      	bls.n	800664a <_printf_i+0x11a>
 8006660:	2b08      	cmp	r3, #8
 8006662:	d10b      	bne.n	800667c <_printf_i+0x14c>
 8006664:	6823      	ldr	r3, [r4, #0]
 8006666:	07de      	lsls	r6, r3, #31
 8006668:	d508      	bpl.n	800667c <_printf_i+0x14c>
 800666a:	6923      	ldr	r3, [r4, #16]
 800666c:	6861      	ldr	r1, [r4, #4]
 800666e:	4299      	cmp	r1, r3
 8006670:	bfde      	ittt	le
 8006672:	2330      	movle	r3, #48	; 0x30
 8006674:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006678:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800667c:	1b52      	subs	r2, r2, r5
 800667e:	6122      	str	r2, [r4, #16]
 8006680:	f8cd a000 	str.w	sl, [sp]
 8006684:	464b      	mov	r3, r9
 8006686:	aa03      	add	r2, sp, #12
 8006688:	4621      	mov	r1, r4
 800668a:	4640      	mov	r0, r8
 800668c:	f7ff fee2 	bl	8006454 <_printf_common>
 8006690:	3001      	adds	r0, #1
 8006692:	d14c      	bne.n	800672e <_printf_i+0x1fe>
 8006694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006698:	b004      	add	sp, #16
 800669a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669e:	4835      	ldr	r0, [pc, #212]	; (8006774 <_printf_i+0x244>)
 80066a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80066a4:	6829      	ldr	r1, [r5, #0]
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80066ac:	6029      	str	r1, [r5, #0]
 80066ae:	061d      	lsls	r5, r3, #24
 80066b0:	d514      	bpl.n	80066dc <_printf_i+0x1ac>
 80066b2:	07df      	lsls	r7, r3, #31
 80066b4:	bf44      	itt	mi
 80066b6:	f043 0320 	orrmi.w	r3, r3, #32
 80066ba:	6023      	strmi	r3, [r4, #0]
 80066bc:	b91e      	cbnz	r6, 80066c6 <_printf_i+0x196>
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	f023 0320 	bic.w	r3, r3, #32
 80066c4:	6023      	str	r3, [r4, #0]
 80066c6:	2310      	movs	r3, #16
 80066c8:	e7b0      	b.n	800662c <_printf_i+0xfc>
 80066ca:	6823      	ldr	r3, [r4, #0]
 80066cc:	f043 0320 	orr.w	r3, r3, #32
 80066d0:	6023      	str	r3, [r4, #0]
 80066d2:	2378      	movs	r3, #120	; 0x78
 80066d4:	4828      	ldr	r0, [pc, #160]	; (8006778 <_printf_i+0x248>)
 80066d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80066da:	e7e3      	b.n	80066a4 <_printf_i+0x174>
 80066dc:	0659      	lsls	r1, r3, #25
 80066de:	bf48      	it	mi
 80066e0:	b2b6      	uxthmi	r6, r6
 80066e2:	e7e6      	b.n	80066b2 <_printf_i+0x182>
 80066e4:	4615      	mov	r5, r2
 80066e6:	e7bb      	b.n	8006660 <_printf_i+0x130>
 80066e8:	682b      	ldr	r3, [r5, #0]
 80066ea:	6826      	ldr	r6, [r4, #0]
 80066ec:	6961      	ldr	r1, [r4, #20]
 80066ee:	1d18      	adds	r0, r3, #4
 80066f0:	6028      	str	r0, [r5, #0]
 80066f2:	0635      	lsls	r5, r6, #24
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	d501      	bpl.n	80066fc <_printf_i+0x1cc>
 80066f8:	6019      	str	r1, [r3, #0]
 80066fa:	e002      	b.n	8006702 <_printf_i+0x1d2>
 80066fc:	0670      	lsls	r0, r6, #25
 80066fe:	d5fb      	bpl.n	80066f8 <_printf_i+0x1c8>
 8006700:	8019      	strh	r1, [r3, #0]
 8006702:	2300      	movs	r3, #0
 8006704:	6123      	str	r3, [r4, #16]
 8006706:	4615      	mov	r5, r2
 8006708:	e7ba      	b.n	8006680 <_printf_i+0x150>
 800670a:	682b      	ldr	r3, [r5, #0]
 800670c:	1d1a      	adds	r2, r3, #4
 800670e:	602a      	str	r2, [r5, #0]
 8006710:	681d      	ldr	r5, [r3, #0]
 8006712:	6862      	ldr	r2, [r4, #4]
 8006714:	2100      	movs	r1, #0
 8006716:	4628      	mov	r0, r5
 8006718:	f7f9 fd7a 	bl	8000210 <memchr>
 800671c:	b108      	cbz	r0, 8006722 <_printf_i+0x1f2>
 800671e:	1b40      	subs	r0, r0, r5
 8006720:	6060      	str	r0, [r4, #4]
 8006722:	6863      	ldr	r3, [r4, #4]
 8006724:	6123      	str	r3, [r4, #16]
 8006726:	2300      	movs	r3, #0
 8006728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800672c:	e7a8      	b.n	8006680 <_printf_i+0x150>
 800672e:	6923      	ldr	r3, [r4, #16]
 8006730:	462a      	mov	r2, r5
 8006732:	4649      	mov	r1, r9
 8006734:	4640      	mov	r0, r8
 8006736:	47d0      	blx	sl
 8006738:	3001      	adds	r0, #1
 800673a:	d0ab      	beq.n	8006694 <_printf_i+0x164>
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	079b      	lsls	r3, r3, #30
 8006740:	d413      	bmi.n	800676a <_printf_i+0x23a>
 8006742:	68e0      	ldr	r0, [r4, #12]
 8006744:	9b03      	ldr	r3, [sp, #12]
 8006746:	4298      	cmp	r0, r3
 8006748:	bfb8      	it	lt
 800674a:	4618      	movlt	r0, r3
 800674c:	e7a4      	b.n	8006698 <_printf_i+0x168>
 800674e:	2301      	movs	r3, #1
 8006750:	4632      	mov	r2, r6
 8006752:	4649      	mov	r1, r9
 8006754:	4640      	mov	r0, r8
 8006756:	47d0      	blx	sl
 8006758:	3001      	adds	r0, #1
 800675a:	d09b      	beq.n	8006694 <_printf_i+0x164>
 800675c:	3501      	adds	r5, #1
 800675e:	68e3      	ldr	r3, [r4, #12]
 8006760:	9903      	ldr	r1, [sp, #12]
 8006762:	1a5b      	subs	r3, r3, r1
 8006764:	42ab      	cmp	r3, r5
 8006766:	dcf2      	bgt.n	800674e <_printf_i+0x21e>
 8006768:	e7eb      	b.n	8006742 <_printf_i+0x212>
 800676a:	2500      	movs	r5, #0
 800676c:	f104 0619 	add.w	r6, r4, #25
 8006770:	e7f5      	b.n	800675e <_printf_i+0x22e>
 8006772:	bf00      	nop
 8006774:	08006cc5 	.word	0x08006cc5
 8006778:	08006cd6 	.word	0x08006cd6

0800677c <_sbrk_r>:
 800677c:	b538      	push	{r3, r4, r5, lr}
 800677e:	4d06      	ldr	r5, [pc, #24]	; (8006798 <_sbrk_r+0x1c>)
 8006780:	2300      	movs	r3, #0
 8006782:	4604      	mov	r4, r0
 8006784:	4608      	mov	r0, r1
 8006786:	602b      	str	r3, [r5, #0]
 8006788:	f7fb f876 	bl	8001878 <_sbrk>
 800678c:	1c43      	adds	r3, r0, #1
 800678e:	d102      	bne.n	8006796 <_sbrk_r+0x1a>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	b103      	cbz	r3, 8006796 <_sbrk_r+0x1a>
 8006794:	6023      	str	r3, [r4, #0]
 8006796:	bd38      	pop	{r3, r4, r5, pc}
 8006798:	2000086c 	.word	0x2000086c

0800679c <__sread>:
 800679c:	b510      	push	{r4, lr}
 800679e:	460c      	mov	r4, r1
 80067a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067a4:	f000 f8a0 	bl	80068e8 <_read_r>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	bfab      	itete	ge
 80067ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067ae:	89a3      	ldrhlt	r3, [r4, #12]
 80067b0:	181b      	addge	r3, r3, r0
 80067b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067b6:	bfac      	ite	ge
 80067b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80067ba:	81a3      	strhlt	r3, [r4, #12]
 80067bc:	bd10      	pop	{r4, pc}

080067be <__swrite>:
 80067be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067c2:	461f      	mov	r7, r3
 80067c4:	898b      	ldrh	r3, [r1, #12]
 80067c6:	05db      	lsls	r3, r3, #23
 80067c8:	4605      	mov	r5, r0
 80067ca:	460c      	mov	r4, r1
 80067cc:	4616      	mov	r6, r2
 80067ce:	d505      	bpl.n	80067dc <__swrite+0x1e>
 80067d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d4:	2302      	movs	r3, #2
 80067d6:	2200      	movs	r2, #0
 80067d8:	f000 f868 	bl	80068ac <_lseek_r>
 80067dc:	89a3      	ldrh	r3, [r4, #12]
 80067de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067e6:	81a3      	strh	r3, [r4, #12]
 80067e8:	4632      	mov	r2, r6
 80067ea:	463b      	mov	r3, r7
 80067ec:	4628      	mov	r0, r5
 80067ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067f2:	f000 b817 	b.w	8006824 <_write_r>

080067f6 <__sseek>:
 80067f6:	b510      	push	{r4, lr}
 80067f8:	460c      	mov	r4, r1
 80067fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fe:	f000 f855 	bl	80068ac <_lseek_r>
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	bf15      	itete	ne
 8006808:	6560      	strne	r0, [r4, #84]	; 0x54
 800680a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800680e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006812:	81a3      	strheq	r3, [r4, #12]
 8006814:	bf18      	it	ne
 8006816:	81a3      	strhne	r3, [r4, #12]
 8006818:	bd10      	pop	{r4, pc}

0800681a <__sclose>:
 800681a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681e:	f000 b813 	b.w	8006848 <_close_r>
	...

08006824 <_write_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4d07      	ldr	r5, [pc, #28]	; (8006844 <_write_r+0x20>)
 8006828:	4604      	mov	r4, r0
 800682a:	4608      	mov	r0, r1
 800682c:	4611      	mov	r1, r2
 800682e:	2200      	movs	r2, #0
 8006830:	602a      	str	r2, [r5, #0]
 8006832:	461a      	mov	r2, r3
 8006834:	f7fa fe74 	bl	8001520 <_write>
 8006838:	1c43      	adds	r3, r0, #1
 800683a:	d102      	bne.n	8006842 <_write_r+0x1e>
 800683c:	682b      	ldr	r3, [r5, #0]
 800683e:	b103      	cbz	r3, 8006842 <_write_r+0x1e>
 8006840:	6023      	str	r3, [r4, #0]
 8006842:	bd38      	pop	{r3, r4, r5, pc}
 8006844:	2000086c 	.word	0x2000086c

08006848 <_close_r>:
 8006848:	b538      	push	{r3, r4, r5, lr}
 800684a:	4d06      	ldr	r5, [pc, #24]	; (8006864 <_close_r+0x1c>)
 800684c:	2300      	movs	r3, #0
 800684e:	4604      	mov	r4, r0
 8006850:	4608      	mov	r0, r1
 8006852:	602b      	str	r3, [r5, #0]
 8006854:	f7fa ffdb 	bl	800180e <_close>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_close_r+0x1a>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	b103      	cbz	r3, 8006862 <_close_r+0x1a>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	2000086c 	.word	0x2000086c

08006868 <_fstat_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4d07      	ldr	r5, [pc, #28]	; (8006888 <_fstat_r+0x20>)
 800686c:	2300      	movs	r3, #0
 800686e:	4604      	mov	r4, r0
 8006870:	4608      	mov	r0, r1
 8006872:	4611      	mov	r1, r2
 8006874:	602b      	str	r3, [r5, #0]
 8006876:	f7fa ffd6 	bl	8001826 <_fstat>
 800687a:	1c43      	adds	r3, r0, #1
 800687c:	d102      	bne.n	8006884 <_fstat_r+0x1c>
 800687e:	682b      	ldr	r3, [r5, #0]
 8006880:	b103      	cbz	r3, 8006884 <_fstat_r+0x1c>
 8006882:	6023      	str	r3, [r4, #0]
 8006884:	bd38      	pop	{r3, r4, r5, pc}
 8006886:	bf00      	nop
 8006888:	2000086c 	.word	0x2000086c

0800688c <_isatty_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4d06      	ldr	r5, [pc, #24]	; (80068a8 <_isatty_r+0x1c>)
 8006890:	2300      	movs	r3, #0
 8006892:	4604      	mov	r4, r0
 8006894:	4608      	mov	r0, r1
 8006896:	602b      	str	r3, [r5, #0]
 8006898:	f7fa ffd5 	bl	8001846 <_isatty>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_isatty_r+0x1a>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_isatty_r+0x1a>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	2000086c 	.word	0x2000086c

080068ac <_lseek_r>:
 80068ac:	b538      	push	{r3, r4, r5, lr}
 80068ae:	4d07      	ldr	r5, [pc, #28]	; (80068cc <_lseek_r+0x20>)
 80068b0:	4604      	mov	r4, r0
 80068b2:	4608      	mov	r0, r1
 80068b4:	4611      	mov	r1, r2
 80068b6:	2200      	movs	r2, #0
 80068b8:	602a      	str	r2, [r5, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	f7fa ffce 	bl	800185c <_lseek>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_lseek_r+0x1e>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_lseek_r+0x1e>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	2000086c 	.word	0x2000086c

080068d0 <__malloc_lock>:
 80068d0:	4801      	ldr	r0, [pc, #4]	; (80068d8 <__malloc_lock+0x8>)
 80068d2:	f7ff bb15 	b.w	8005f00 <__retarget_lock_acquire_recursive>
 80068d6:	bf00      	nop
 80068d8:	20000860 	.word	0x20000860

080068dc <__malloc_unlock>:
 80068dc:	4801      	ldr	r0, [pc, #4]	; (80068e4 <__malloc_unlock+0x8>)
 80068de:	f7ff bb10 	b.w	8005f02 <__retarget_lock_release_recursive>
 80068e2:	bf00      	nop
 80068e4:	20000860 	.word	0x20000860

080068e8 <_read_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4d07      	ldr	r5, [pc, #28]	; (8006908 <_read_r+0x20>)
 80068ec:	4604      	mov	r4, r0
 80068ee:	4608      	mov	r0, r1
 80068f0:	4611      	mov	r1, r2
 80068f2:	2200      	movs	r2, #0
 80068f4:	602a      	str	r2, [r5, #0]
 80068f6:	461a      	mov	r2, r3
 80068f8:	f7fa ff6c 	bl	80017d4 <_read>
 80068fc:	1c43      	adds	r3, r0, #1
 80068fe:	d102      	bne.n	8006906 <_read_r+0x1e>
 8006900:	682b      	ldr	r3, [r5, #0]
 8006902:	b103      	cbz	r3, 8006906 <_read_r+0x1e>
 8006904:	6023      	str	r3, [r4, #0]
 8006906:	bd38      	pop	{r3, r4, r5, pc}
 8006908:	2000086c 	.word	0x2000086c

0800690c <_init>:
 800690c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800690e:	bf00      	nop
 8006910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006912:	bc08      	pop	{r3}
 8006914:	469e      	mov	lr, r3
 8006916:	4770      	bx	lr

08006918 <_fini>:
 8006918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691a:	bf00      	nop
 800691c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800691e:	bc08      	pop	{r3}
 8006920:	469e      	mov	lr, r3
 8006922:	4770      	bx	lr
