// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/instrCache1/ram
// format=mti addressradix=d dataradix=s version=1.0 wordsperline=1
0: 0000000000000000
1: 0000000000010000
2: 0000000000000000
3: 0000000001000000
4: 0100000000000010
5: 0000000000000001
6: 0100010000000010
7: 1010101010101010
8: 0100100000000010
9: 1111111111111111
10: 0010000000000011
11: 0011000010000100
12: 0010010010000000
13: 0010110000000100
14: 0010000000000011
15: 0010001000101011
16: 0011010011001001
17: 0011100000000100
18: 0010000101001011
19: 0010001010001011
20: 0011111000111001
21: 0011101100000000
22: 0010000000000011