# TDC2
1. From the IP catalog, select Integrated Logic Analyser
2. From Probe ports tab, create clkProp as probe0 and Btrig as probe1.
3. Follow the steps - https://vhdlwhiz.com/using-ila-and-vio/ to create a debug ILA core.
