// Seed: 2045827865
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output wor id_2,
    output tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output wor id_9,
    input wand id_10,
    output tri0 id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    output supply0 id_15,
    output uwire id_16
);
  assign id_8 = id_12;
  module_0(
      id_6, id_11, id_3, id_5
  );
endmodule
