Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: Top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_module"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : Top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Baudrate_Generator.vhd" in Library work.
Architecture behavioral of Entity baudrate_generator is up to date.
Compiling vhdl file "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Uart_Transmitter.vhd" in Library work.
Architecture behavioral of Entity uart_transmitter is up to date.
Compiling vhdl file "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/FIFO_TX.vhd" in Library work.
Architecture behavioral of Entity fifo_tx is up to date.
Compiling vhdl file "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Top_module.vhd" in Library work.
Architecture behavioral of Entity top_module is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_module> in library <work> (architecture <behavioral>) with generics.
	M = 9
	N = 9
	b = 8
	d_bit = 8
	sb_tick = 16
	w = 2

Analyzing hierarchy for entity <Baudrate_Generator> in library <work> (architecture <behavioral>) with generics.
	m = 9
	n = 9

Analyzing hierarchy for entity <Uart_transmitter> in library <work> (architecture <behavioral>) with generics.
	d_bit = 8
	sb_tick = 16

Analyzing hierarchy for entity <FIFO_TX> in library <work> (architecture <behavioral>) with generics.
	b = 8
	w = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top_module> in library <work> (Architecture <behavioral>).
	M = 9
	N = 9
	b = 8
	d_bit = 8
	sb_tick = 16
	w = 2
WARNING:Xst:753 - "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Top_module.vhd" line 129: Unconnected output port 'empty' of component 'FIFO_TX'.
Entity <Top_module> analyzed. Unit <Top_module> generated.

Analyzing generic Entity <Baudrate_Generator> in library <work> (Architecture <behavioral>).
	m = 9
	n = 9
Entity <Baudrate_Generator> analyzed. Unit <Baudrate_Generator> generated.

Analyzing generic Entity <Uart_transmitter> in library <work> (Architecture <behavioral>).
	d_bit = 8
	sb_tick = 16
Entity <Uart_transmitter> analyzed. Unit <Uart_transmitter> generated.

Analyzing generic Entity <FIFO_TX> in library <work> (Architecture <behavioral>).
	b = 8
	w = 2
Entity <FIFO_TX> analyzed. Unit <FIFO_TX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Baudrate_Generator>.
    Related source file is "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Baudrate_Generator.vhd".
    Found 9-bit adder for signal <r_n$addsub0000> created at line 54.
    Found 9-bit register for signal <r_r>.
    Found 10-bit comparator lessequal for signal <TICK$cmp_le0000> created at line 56.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Baudrate_Generator> synthesized.


Synthesizing Unit <Uart_transmitter>.
    Related source file is "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Uart_Transmitter.vhd".
WARNING:Xst:646 - Signal <n_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CKHT                      (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_r>.
    Found 4-bit adder for signal <s_n$addsub0000> created at line 105.
    Found 4-bit register for signal <s_r>.
    Found 1-bit register for signal <tx_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Uart_transmitter> synthesized.


Synthesizing Unit <FIFO_TX>.
    Related source file is "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/FIFO_TX.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <rd_data>.
    Found 32-bit register for signal <array_r>.
    Found 1-bit register for signal <empty_r>.
    Found 2-bit comparator equal for signal <empty_r$cmp_eq0000> created at line 124.
    Found 1-bit 4-to-1 multiplexer for signal <empty_r$mux0000> created at line 117.
    Found 1-bit register for signal <full_r>.
    Found 2-bit comparator equal for signal <full_r$cmp_eq0000> created at line 132.
    Found 1-bit 4-to-1 multiplexer for signal <full_r$mux0000> created at line 117.
    Found 2-bit register for signal <rd_ptr_r>.
    Found 2-bit 4-to-1 multiplexer for signal <rd_ptr_r$mux0000> created at line 117.
    Found 2-bit adder for signal <rd_ptr_s$add0000> created at line 107.
    Found 2-bit register for signal <wr_ptr_r>.
    Found 2-bit 4-to-1 multiplexer for signal <wr_ptr_r$mux0000> created at line 117.
    Found 2-bit adder for signal <wr_ptr_s$add0000> created at line 106.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <FIFO_TX> synthesized.


Synthesizing Unit <Top_module>.
    Related source file is "D:/FPGA/FPGA with VHDL/project/UART_Transmitter/Source/Uart_transmitter/Top_module.vhd".
WARNING:Xst:653 - Signal <fifo_tx_empty> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 3
 2-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 3
 10-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Uart_Transmitter_inst1/state_r/FSM> on signal <state_r[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 3
 10-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_module> ...

Optimizing unit <Baudrate_Generator> ...

Optimizing unit <Uart_transmitter> ...

Optimizing unit <FIFO_TX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_module.ngr
Top Level Output File Name         : Top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 142
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 15
#      LUT2_D                      : 1
#      LUT3                        : 36
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 34
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 8
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 62
#      FDC                         : 28
#      FDCE                        : 32
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 10
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                       60  out of   4656     1%  
 Number of Slice Flip Flops:             62  out of   9312     0%  
 Number of 4 input LUTs:                105  out of   9312     1%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    158     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------+-------------------------------------+-------+
Control Signal                                                           | Buffer(FF name)                     | Load  |
-------------------------------------------------------------------------+-------------------------------------+-------+
Baudrate_Generator_inst1/RST_inv(Uart_Transmitter_inst1/RST_inv1_INV_0:O)| NONE(Baudrate_Generator_inst1/r_r_0)| 62    |
-------------------------------------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.702ns (Maximum Frequency: 212.669MHz)
   Minimum input arrival time before clock: 4.196ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 4.702ns (frequency: 212.669MHz)
  Total number of paths / destination ports: 652 / 62
-------------------------------------------------------------------------
Delay:               4.702ns (Levels of Logic = 4)
  Source:            Baudrate_Generator_inst1/r_r_1 (FF)
  Destination:       Uart_Transmitter_inst1/s_r_3 (FF)
  Source Clock:      CKHT rising
  Destination Clock: CKHT rising

  Data Path: Baudrate_Generator_inst1/r_r_1 to Uart_Transmitter_inst1/s_r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Baudrate_Generator_inst1/r_r_1 (Baudrate_Generator_inst1/r_r_1)
     LUT3_D:I0->O          3   0.612   0.454  Baudrate_Generator_inst1/r_n_cmp_eq000021 (Baudrate_Generator_inst1/N2)
     LUT4:I3->O           12   0.612   0.820  Baudrate_Generator_inst1/TICK2_1 (Baudrate_Generator_inst1/TICK2)
     LUT4:I3->O            1   0.612   0.000  Uart_Transmitter_inst1/b_r_mux0000<6>1 (Uart_Transmitter_inst1/b_r_mux0000<6>1)
     MUXF5:I1->O           1   0.278   0.000  Uart_Transmitter_inst1/b_r_mux0000<6>_f5 (Uart_Transmitter_inst1/b_r_mux0000<6>)
     FDC:D                     0.268          Uart_Transmitter_inst1/b_r_6
    ----------------------------------------
    Total                      4.702ns (2.896ns logic, 1.806ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 75 / 70
-------------------------------------------------------------------------
Offset:              4.196ns (Levels of Logic = 4)
  Source:            WR (PAD)
  Destination:       FIFO_TX_INST1/wr_ptr_r_1 (FF)
  Destination Clock: CKHT rising

  Data Path: WR to FIFO_TX_INST1/wr_ptr_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.106   0.933  WR_IBUF (WR_IBUF)
     LUT2:I1->O            1   0.612   0.000  FIFO_TX_INST1/Mmux_wr_ptr_r_mux00004_SW0_SW1_F (N70)
     MUXF5:I0->O           1   0.278   0.387  FIFO_TX_INST1/Mmux_wr_ptr_r_mux00004_SW0_SW1 (N52)
     LUT4:I2->O            1   0.612   0.000  FIFO_TX_INST1/Mmux_wr_ptr_r_mux00004 (FIFO_TX_INST1/wr_ptr_r_mux0000<1>)
     FDC:D                     0.268          FIFO_TX_INST1/wr_ptr_r_1
    ----------------------------------------
    Total                      4.196ns (2.876ns logic, 1.320ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Uart_Transmitter_inst1/tx_r (FF)
  Destination:       TX (PAD)
  Source Clock:      CKHT rising

  Data Path: Uart_Transmitter_inst1/tx_r to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.514   0.357  Uart_Transmitter_inst1/tx_r (Uart_Transmitter_inst1/tx_r)
     OBUF:I->O                 3.169          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.94 secs
 
--> 

Total memory usage is 232896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

