`timescale 1ns / 1ps
module extend(
    input [15:0]imm16,
    output [31:0]sign_ext,
    output [31:0]unsign_ext
    );

    


endmodule
