INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivArray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/FuckCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuckCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QuadSevenSeg
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dp' is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SegDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.srcs/sources_1/new/System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System
INFO: [VRFC 10-2458] undeclared symbol dff1out, assumed default net type wire [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.srcs/sources_1/new/System.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
