Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 10 14:29:00 2020
| Host         : DESKTOP-6SJ806E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_wrapper_control_sets_placed.rpt
| Design       : main_control_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   284 |
| Unused register locations in slices containing registers |   784 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            7 |
|      3 |            5 |
|      4 |           35 |
|      5 |           16 |
|      6 |            9 |
|      7 |            6 |
|      8 |           50 |
|      9 |            8 |
|     10 |           10 |
|     11 |            2 |
|     12 |            8 |
|     13 |            6 |
|     14 |            3 |
|     15 |            3 |
|    16+ |          111 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             740 |          226 |
| No           | No                    | Yes                    |             297 |           81 |
| No           | Yes                   | No                     |             587 |          223 |
| Yes          | No                    | No                     |            1063 |          274 |
| Yes          | No                    | Yes                    |             231 |           57 |
| Yes          | Yes                   | No                     |            2658 |          713 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                        | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                         |                1 |              1 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0                                                                                                                                                                                  |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd_reg_0[0]                                                                                                                  | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |              3 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                             | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/VGDATEN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                              | main_control_i/VGDATEN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                  |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                   |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                                                  |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                4 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out_0                                                                                                                                                                |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                              | main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                  |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                    |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                4 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/VGDATEN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | main_control_i/VGDATEN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                    |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/VGDATEN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/VGCLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                   |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                3 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                    | main_control_i/rst_ps7_0_ack/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                        |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                       |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                           | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                                                  |                3 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                   | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                  | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                          | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                2 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                    | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                    |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | main_control_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 | main_control_i/rst_ps7_0_ack/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | main_control_i/rst_ps7_0_ack/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                2 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | main_control_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg               | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                                |                2 |              6 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                |                2 |              7 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                           |                2 |              7 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                           | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                4 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                             | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                 |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                      | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                             | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                            |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/wait_cnt_0                                                                                                                                                                         | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0                                                                                                                                                                         |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/VGCLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                | main_control_i/VGCLK/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                      |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                            | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                            | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                            | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                  | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                            | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                           | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                      | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                      | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                     | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                          | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                            |                3 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                      | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0[0]                                                                                                                                     |                3 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                     |                3 |              9 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                3 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                            | main_control_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                                                  |                3 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                7 |             11 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                4 |             11 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                6 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                6 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                        |                4 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |             13 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                          | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                5 |             13 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                |                                                                                                                                                                                                                                                                                     |                3 |             13 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                4 |             13 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                            | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                          |                5 |             13 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                     |                5 |             15 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                             |                4 |             15 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                             | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |                4 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                     | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_5[0]                                                                |                                                                                                                                                                                                                                                                                     |                4 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                     |                4 |             16 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                7 |             18 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[18]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             19 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             19 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |                6 |             19 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                6 |             19 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                6 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                6 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                            | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                        |                4 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                   | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                7 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/VGSDATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                  |                6 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/RCLEAR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                   |                7 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/VGDATEN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                  |                6 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                   | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                5 |             20 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                          |                                                                                                                                                                                                                                                                                     |                8 |             21 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             21 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/VGCLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | main_control_i/VGCLK/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                5 |             21 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf                        | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                7 |             21 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                         | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                4 |             23 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                     | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                6 |             23 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                                                     |                3 |             24 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                        |                                                                                                                                                                                                                                                                                     |               12 |             25 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                            | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                8 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                       | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                4 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                               | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                4 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                           | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                6 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                          | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                6 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                  | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                6 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                          | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                5 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                     | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                6 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                        | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                7 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                      | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                5 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                       |                                                                                                                                                                                                                                                                                     |                4 |             26 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                             | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                6 |             27 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                     | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                7 |             27 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             27 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                     |                4 |             27 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                9 |             27 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                       | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                7 |             28 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                                         | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                6 |             28 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               15 |             29 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                9 |             29 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                           |                4 |             29 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                      | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                8 |             29 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                         | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                7 |             29 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                9 |             30 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                         | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                7 |             30 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               12 |             30 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                         | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                                                                                      |                7 |             31 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                    | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                6 |             31 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                9 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt[31]_i_1_n_0                                                                                                                                                                | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0                                                                                                                                                                                  |                8 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/dma_len[31]_i_1_n_0                                                                                                                                                                | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0                                                                                                                                                                                  |                8 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | main_control_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                                                  |               16 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                          | main_control_i/freq_out_0/inst/freq_out_v1_0_S00_AXI_inst/gate_fun_m0/SR[0]                                                                                                                                                                                                         |               18 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                      | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                8 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                         | main_control_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |               11 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |               14 |             32 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt                                                                                                                                                                         | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0                                                                                                                                                                         |                9 |             33 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                     |                6 |             33 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             33 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                     | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                6 |             33 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                7 |             34 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                8 |             34 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                         | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                         |                8 |             34 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             35 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                9 |             35 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                         |                9 |             36 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               13 |             36 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | main_control_i/VGCLK/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                      |                9 |             37 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               15 |             38 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                     |                6 |             44 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |               11 |             44 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             46 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                      | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                    |               11 |             46 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                9 |             47 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                8 |             47 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                9 |             47 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                     |               11 |             52 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                     |               12 |             52 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               11 |             52 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 | main_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               13 |             52 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                           | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               14 |             56 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               22 |             64 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                     |               20 |             67 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                                     |               16 |             67 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               16 |             67 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | main_control_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             67 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                     |               15 |             67 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               29 |             71 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               23 |             78 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | main_control_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               26 |             78 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               21 |             80 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                  | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit2                                                                                                                                                                                             |               18 |             82 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 | main_control_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                      | main_control_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit2                                                                                                                                                                                             |               17 |             82 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |               33 |             99 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/afifo_inst_i_1_n_0                                                                                                                                                                                  |               34 |            100 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                    | main_control_i/ad9226_sample_0/inst/ad9226_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state[2]_i_2_n_0                                                                                                                                                                         |               26 |            126 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               78 |            290 |
|  main_control_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |              130 |            373 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


