[2025-09-17 03:49:42] START suite=qualcomm_srv trace=srv175_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv175_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3327364 heartbeat IPC: 3.005 cumulative IPC: 3.005 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6176763 heartbeat IPC: 3.51 cumulative IPC: 3.238 (Simulation time: 00 hr 01 min 24 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6176763 cumulative IPC: 3.238 (Simulation time: 00 hr 01 min 24 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6176763 cumulative IPC: 3.238 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11899024 heartbeat IPC: 1.748 cumulative IPC: 1.748 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17701182 heartbeat IPC: 1.723 cumulative IPC: 1.735 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 23291817 heartbeat IPC: 1.789 cumulative IPC: 1.753 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 28813660 heartbeat IPC: 1.811 cumulative IPC: 1.767 (Simulation time: 00 hr 05 min 11 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 70000011 cycles: 34427871 heartbeat IPC: 1.781 cumulative IPC: 1.77 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 40024998 heartbeat IPC: 1.787 cumulative IPC: 1.773 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 45727825 heartbeat IPC: 1.754 cumulative IPC: 1.77 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 51518947 heartbeat IPC: 1.727 cumulative IPC: 1.764 (Simulation time: 00 hr 08 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv175_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000019 cycles: 57176524 heartbeat IPC: 1.768 cumulative IPC: 1.765 (Simulation time: 00 hr 09 min 47 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 56469047 cumulative IPC: 1.771 (Simulation time: 00 hr 10 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 56469047 cumulative IPC: 1.771 (Simulation time: 00 hr 10 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv175_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.771 instructions: 100000000 cycles: 56469047
CPU 0 Branch Prediction Accuracy: 97.01% MPKI: 5.474 Average ROB Occupancy at Mispredict: 85.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0019
BRANCH_INDIRECT: 0.00702
BRANCH_CONDITIONAL: 5.455
BRANCH_DIRECT_CALL: 0.00476
BRANCH_INDIRECT_CALL: 0.00178
BRANCH_RETURN: 0.00294


====Backend Stall Breakdown====
ROB_STALL: 766459
LQ_STALL: 0
SQ_STALL: 1299812


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.45021
REPLAY_LOAD: 92.11709
NON_REPLAY_LOAD: 16.100393

== Total ==
ADDR_TRANS: 152104
REPLAY_LOAD: 135320
NON_REPLAY_LOAD: 479035

== Counts ==
ADDR_TRANS: 1175
REPLAY_LOAD: 1469
NON_REPLAY_LOAD: 29753

cpu0->cpu0_STLB TOTAL        ACCESS:     948505 HIT:     905373 MISS:      43132 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     948505 HIT:     905373 MISS:      43132 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     703366 HIT:     388195 MISS:     315171 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     460990 HIT:     281057 MISS:     179933 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      61014 HIT:       6110 MISS:      54904 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      84186 HIT:      83662 MISS:        524 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97176 HIT:      17366 MISS:      79810 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15016404 HIT:   14616327 MISS:     400077 MSHR_MERGE:     124794
cpu0->cpu0_L1I LOAD         ACCESS:   15016404 HIT:   14616327 MISS:     400077 MSHR_MERGE:     124794
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27189865 HIT:   26389577 MISS:     800288 MSHR_MERGE:     456390
cpu0->cpu0_L1D LOAD         ACCESS:   15064221 HIT:   14681406 MISS:     382815 MSHR_MERGE:     197107
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12021944 HIT:   11701902 MISS:     320042 MSHR_MERGE:     259028
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103700 HIT:       6269 MISS:      97431 MSHR_MERGE:        255
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12825216 HIT:   12723766 MISS:     101450 MSHR_MERGE:      58244
cpu0->cpu0_ITLB LOAD         ACCESS:   12825216 HIT:   12723766 MISS:     101450 MSHR_MERGE:      58244
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.74 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25044856 HIT:   23722936 MISS:    1321920 MSHR_MERGE:     416621
cpu0->cpu0_DTLB LOAD         ACCESS:   25044856 HIT:   23722936 MISS:    1321920 MSHR_MERGE:     416621
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.06 cycles
cpu0->LLC TOTAL        ACCESS:     389348 HIT:     167817 MISS:     221531 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     179933 HIT:      47631 MISS:     132302 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54904 HIT:      16430 MISS:      38474 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      74701 HIT:      74452 MISS:        249 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79810 HIT:      29304 MISS:      50506 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.27 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5847
  ROW_BUFFER_MISS:     215376
  AVG DBUS CONGESTED CYCLE: 6.576
Channel 0 WQ ROW_BUFFER_HIT:      10287
  ROW_BUFFER_MISS:      43232
  FULL:          0
Channel 0 REFRESHES ISSUED:       4706

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1036813        10276         7808        25810
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          239          400         2897         7725
  STLB miss resolved @ L2C                0          534         2545         5518        22200
  STLB miss resolved @ LLC                0          873         4219         5570        24879
  STLB miss resolved @ MEM                0         1138         8067        17138        46384

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27786         2077        49519         2852         1168
---------------------------------------------------------------
  STLB miss resolved @ L1D               27            3           41          586          326
  STLB miss resolved @ L2C               10           28           17          111           57
  STLB miss resolved @ LLC               42           21          137         1754          427
  STLB miss resolved @ MEM               25            7           68         1078          844
[2025-09-17 04:00:22] END   suite=qualcomm_srv trace=srv175_ap (rc=0)
