#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffeddd9580 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffeddf8a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffeddf8a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffeddf8aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffeddf8ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000010000000000>;
P_0x7fffeddf8b20 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffeddf8b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000101>;
P_0x7fffeddf8ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010111>;
P_0x7fffeddf8be0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffeddf8c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffede508c0_0 .var/i "address_file", 31 0;
v0x7fffede509c0_0 .var "address_in", 31 0;
v0x7fffede50ab0_0 .var "clk", 0 0;
v0x7fffede50b80_0 .var "data_in", 31 0;
v0x7fffede50c20_0 .net "data_out", 31 0, v0x7fffede4fcf0_0;  1 drivers
v0x7fffede50cc0_0 .var "enable", 0 0;
v0x7fffede50db0_0 .net "hit", 0 0, L_0x7fffede526d0;  1 drivers
v0x7fffede50e50_0 .var/i "miss_count", 31 0;
v0x7fffede50ef0_0 .var "rst", 0 0;
v0x7fffede510b0_0 .var/i "scan_file", 31 0;
v0x7fffede51190_0 .var/i "total_count", 31 0;
E_0x7fffeddf37a0 .event negedge, v0x7fffede4b850_0;
S_0x7fffede20ea0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffeddd9580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffede0d880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffede0d8c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffede0d900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffede0d940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffede0d980 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffede0d9c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000101>;
P_0x7fffede0da00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010111>;
P_0x7fffede0da40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffede4f800_0 .net *"_ivl_5", 5 0, L_0x7fffede52810;  1 drivers
v0x7fffede4f8e0_0 .net "address_in", 31 0, v0x7fffede509c0_0;  1 drivers
v0x7fffede4f9c0_0 .net "clk", 0 0, v0x7fffede50ab0_0;  1 drivers
v0x7fffede4fa90 .array "data", 0 1;
v0x7fffede4fa90_0 .net v0x7fffede4fa90 0, 31 0, L_0x7fffede23330; 1 drivers
v0x7fffede4fa90_1 .net v0x7fffede4fa90 1, 31 0, L_0x7fffede524d0; 1 drivers
v0x7fffede4fbb0_0 .net "data_in", 31 0, v0x7fffede50b80_0;  1 drivers
v0x7fffede4fcf0_0 .var "data_out", 31 0;
v0x7fffede4fdb0_0 .net "enable", 0 0, v0x7fffede50cc0_0;  1 drivers
v0x7fffede4fe50_0 .var "enables", 1 0;
v0x7fffede4ff10_0 .net "hit_out", 0 0, L_0x7fffede526d0;  alias, 1 drivers
v0x7fffede4ffd0_0 .var "hits", 1 0;
v0x7fffede50090_0 .net "match", 1 0, v0x7fffede4f6d0_0;  1 drivers
v0x7fffede50130_0 .net "rst", 0 0, v0x7fffede50ef0_0;  1 drivers
v0x7fffede501d0_0 .net "set_idx", 4 0, L_0x7fffede52900;  1 drivers
v0x7fffede50290_0 .net "tag", 22 0, L_0x7fffede529f0;  1 drivers
v0x7fffede503a0 .array "tags", 0 1;
v0x7fffede503a0_0 .net v0x7fffede503a0 0, 22 0, L_0x7fffede28090; 1 drivers
v0x7fffede503a0_1 .net v0x7fffede503a0 1, 22 0, L_0x7fffede521a0; 1 drivers
v0x7fffede50480 .array "valids", 0 1;
v0x7fffede50480_0 .net v0x7fffede50480 0, 0 0, L_0x7fffede30400; 1 drivers
v0x7fffede50480_1 .net v0x7fffede50480 1, 0 0, L_0x7fffedde8b40; 1 drivers
v0x7fffede50580_0 .var/i "w", 31 0;
v0x7fffede50730_0 .net "way", 1 0, L_0x7fffede2f2c0;  1 drivers
E_0x7fffeddf1970 .event edge, v0x7fffede23130_0, v0x7fffede30560_0;
E_0x7fffeddecb50 .event edge, v0x7fffede4b910_0, v0x7fffede4d2f0_0;
L_0x7fffede51b10 .part v0x7fffede4fe50_0, 0, 1;
L_0x7fffede525e0 .part v0x7fffede4fe50_0, 1, 1;
L_0x7fffede526d0 .reduce/or v0x7fffede4ffd0_0;
L_0x7fffede52810 .part v0x7fffede509c0_0, 4, 6;
L_0x7fffede52900 .part L_0x7fffede52810, 0, 5;
L_0x7fffede529f0 .part v0x7fffede509c0_0, 9, 23;
S_0x7fffede21b70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffede20ea0;
 .timescale -9 -12;
S_0x7fffede228d0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffede21b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffeddb3620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffeddb3660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000101>;
P_0x7fffeddb36a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffede2f2c0 .functor BUFZ 2, v0x7fffedde8940_0, C4<00>, C4<00>, C4<00>;
v0x7fffede066f0_0 .net "clk", 0 0, v0x7fffede50ab0_0;  alias, 1 drivers
v0x7fffede2e820 .array "curr", 0 31, 1 0;
v0x7fffede30560_0 .net "enable", 0 0, v0x7fffede50cc0_0;  alias, 1 drivers
v0x7fffede28230_0 .var/i "i", 31 0;
v0x7fffede23130_0 .net "next_out", 1 0, L_0x7fffede2f2c0;  alias, 1 drivers
v0x7fffedde8940_0 .var "prev", 1 0;
v0x7fffede4b850_0 .net "rst", 0 0, v0x7fffede50ef0_0;  alias, 1 drivers
v0x7fffede4b910_0 .net "set_in", 4 0, L_0x7fffede52900;  alias, 1 drivers
v0x7fffede4b9f0_0 .net "way_in", 1 0, v0x7fffede4f6d0_0;  alias, 1 drivers
E_0x7fffede304d0 .event edge, v0x7fffede30560_0, v0x7fffede4b910_0;
E_0x7fffede1fd50 .event posedge, v0x7fffede066f0_0;
S_0x7fffede4bb90 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffede20ea0;
 .timescale -9 -12;
P_0x7fffede4bd60 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffede4be20 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffede4bb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffede4c000 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffede4c040 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffede4c080 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffede30400 .functor BUFZ 1, L_0x7fffede51290, C4<0>, C4<0>, C4<0>;
L_0x7fffede28090 .functor BUFZ 23, L_0x7fffede515a0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffede23330 .functor BUFZ 32, L_0x7fffede51850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffede4c1f0_0 .net *"_ivl_0", 0 0, L_0x7fffede51290;  1 drivers
v0x7fffede4c490_0 .net *"_ivl_10", 6 0, L_0x7fffede51640;  1 drivers
L_0x7f01f4e60060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffede4c570_0 .net *"_ivl_13", 1 0, L_0x7f01f4e60060;  1 drivers
v0x7fffede4c660_0 .net *"_ivl_16", 31 0, L_0x7fffede51850;  1 drivers
v0x7fffede4c740_0 .net *"_ivl_18", 6 0, L_0x7fffede518f0;  1 drivers
v0x7fffede4c870_0 .net *"_ivl_2", 6 0, L_0x7fffede513b0;  1 drivers
L_0x7f01f4e600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffede4c950_0 .net *"_ivl_21", 1 0, L_0x7f01f4e600a8;  1 drivers
L_0x7f01f4e60018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffede4ca30_0 .net *"_ivl_5", 1 0, L_0x7f01f4e60018;  1 drivers
v0x7fffede4cb10_0 .net *"_ivl_8", 22 0, L_0x7fffede515a0;  1 drivers
v0x7fffede4cbf0_0 .var/i "block", 31 0;
v0x7fffede4ccd0_0 .net "clk", 0 0, v0x7fffede50ab0_0;  alias, 1 drivers
v0x7fffede4cd70 .array "data", 0 31, 31 0;
v0x7fffede4ce10_0 .net "data_in", 31 0, v0x7fffede50b80_0;  alias, 1 drivers
v0x7fffede4cef0_0 .net "data_out", 31 0, L_0x7fffede23330;  alias, 1 drivers
v0x7fffede4cfd0_0 .net "enable", 0 0, L_0x7fffede51b10;  1 drivers
v0x7fffede4d090_0 .net "index_in", 4 0, L_0x7fffede52900;  alias, 1 drivers
v0x7fffede4d180_0 .net "rst", 0 0, v0x7fffede50ef0_0;  alias, 1 drivers
v0x7fffede4d250 .array "tag", 0 31, 22 0;
v0x7fffede4d2f0_0 .net "tag_in", 22 0, L_0x7fffede529f0;  alias, 1 drivers
v0x7fffede4d3b0_0 .net "tag_out", 22 0, L_0x7fffede28090;  alias, 1 drivers
v0x7fffede4d490 .array "valid", 0 31, 0 0;
v0x7fffede4d530_0 .net "valid_out", 0 0, L_0x7fffede30400;  alias, 1 drivers
E_0x7fffeddd5b80 .event posedge, v0x7fffede4cfd0_0;
L_0x7fffede51290 .array/port v0x7fffede4d490, L_0x7fffede513b0;
L_0x7fffede513b0 .concat [ 5 2 0 0], L_0x7fffede52900, L_0x7f01f4e60018;
L_0x7fffede515a0 .array/port v0x7fffede4d250, L_0x7fffede51640;
L_0x7fffede51640 .concat [ 5 2 0 0], L_0x7fffede52900, L_0x7f01f4e60060;
L_0x7fffede51850 .array/port v0x7fffede4cd70, L_0x7fffede518f0;
L_0x7fffede518f0 .concat [ 5 2 0 0], L_0x7fffede52900, L_0x7f01f4e600a8;
S_0x7fffede4d710 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffede20ea0;
 .timescale -9 -12;
P_0x7fffede4d8f0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffede4d9b0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffede4d710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffede4db90 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffede4dbd0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffede4dc10 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffedde8b40 .functor BUFZ 1, L_0x7fffede51bb0, C4<0>, C4<0>, C4<0>;
L_0x7fffede521a0 .functor BUFZ 23, L_0x7fffede51e30, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffede524d0 .functor BUFZ 32, L_0x7fffede522b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffede4ddb0_0 .net *"_ivl_0", 0 0, L_0x7fffede51bb0;  1 drivers
v0x7fffede4e050_0 .net *"_ivl_10", 6 0, L_0x7fffede51ed0;  1 drivers
L_0x7f01f4e60138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffede4e130_0 .net *"_ivl_13", 1 0, L_0x7f01f4e60138;  1 drivers
v0x7fffede4e220_0 .net *"_ivl_16", 31 0, L_0x7fffede522b0;  1 drivers
v0x7fffede4e300_0 .net *"_ivl_18", 6 0, L_0x7fffede52350;  1 drivers
v0x7fffede4e430_0 .net *"_ivl_2", 6 0, L_0x7fffede51c50;  1 drivers
L_0x7f01f4e60180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffede4e510_0 .net *"_ivl_21", 1 0, L_0x7f01f4e60180;  1 drivers
L_0x7f01f4e600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffede4e5f0_0 .net *"_ivl_5", 1 0, L_0x7f01f4e600f0;  1 drivers
v0x7fffede4e6d0_0 .net *"_ivl_8", 22 0, L_0x7fffede51e30;  1 drivers
v0x7fffede4e7b0_0 .var/i "block", 31 0;
v0x7fffede4e890_0 .net "clk", 0 0, v0x7fffede50ab0_0;  alias, 1 drivers
v0x7fffede4e930 .array "data", 0 31, 31 0;
v0x7fffede4e9f0_0 .net "data_in", 31 0, v0x7fffede50b80_0;  alias, 1 drivers
v0x7fffede4eab0_0 .net "data_out", 31 0, L_0x7fffede524d0;  alias, 1 drivers
v0x7fffede4eb70_0 .net "enable", 0 0, L_0x7fffede525e0;  1 drivers
v0x7fffede4ec30_0 .net "index_in", 4 0, L_0x7fffede52900;  alias, 1 drivers
v0x7fffede4ed40_0 .net "rst", 0 0, v0x7fffede50ef0_0;  alias, 1 drivers
v0x7fffede4ee30 .array "tag", 0 31, 22 0;
v0x7fffede4eef0_0 .net "tag_in", 22 0, L_0x7fffede529f0;  alias, 1 drivers
v0x7fffede4efb0_0 .net "tag_out", 22 0, L_0x7fffede521a0;  alias, 1 drivers
v0x7fffede4f070 .array "valid", 0 31, 0 0;
v0x7fffede4f110_0 .net "valid_out", 0 0, L_0x7fffedde8b40;  alias, 1 drivers
E_0x7fffeddfc3a0 .event posedge, v0x7fffede4eb70_0;
L_0x7fffede51bb0 .array/port v0x7fffede4f070, L_0x7fffede51c50;
L_0x7fffede51c50 .concat [ 5 2 0 0], L_0x7fffede52900, L_0x7f01f4e600f0;
L_0x7fffede51e30 .array/port v0x7fffede4ee30, L_0x7fffede51ed0;
L_0x7fffede51ed0 .concat [ 5 2 0 0], L_0x7fffede52900, L_0x7f01f4e60138;
L_0x7fffede522b0 .array/port v0x7fffede4e930, L_0x7fffede52350;
L_0x7fffede52350 .concat [ 5 2 0 0], L_0x7fffede52900, L_0x7f01f4e60180;
S_0x7fffede4f340 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffede20ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffede23cd0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffede23d10 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffede4f5d0_0 .net "in", 1 0, v0x7fffede4ffd0_0;  1 drivers
v0x7fffede4f6d0_0 .var "out", 1 0;
E_0x7fffedde49a0 .event edge, v0x7fffede4f5d0_0;
    .scope S_0x7fffede228d0;
T_0 ;
    %wait E_0x7fffede1fd50;
    %load/vec4 v0x7fffede4b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede28230_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffede28230_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffede28230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede2e820, 0, 4;
    %load/vec4 v0x7fffede28230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffede28230_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffede30560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffede4b910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffede2e820, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffede4b910_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffede2e820, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffede228d0;
T_1 ;
    %wait E_0x7fffede304d0;
    %load/vec4 v0x7fffede4b910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffede2e820, 4;
    %store/vec4 v0x7fffedde8940_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffede4be20;
T_2 ;
    %wait E_0x7fffede1fd50;
    %load/vec4 v0x7fffede4d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede4cbf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffede4cbf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffede4cbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4d490, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffede4cbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4d250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffede4cbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4cd70, 0, 4;
    %load/vec4 v0x7fffede4cbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffede4cbf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffede4be20;
T_3 ;
    %wait E_0x7fffeddd5b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffede4d090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4d490, 0, 4;
    %load/vec4 v0x7fffede4d2f0_0;
    %load/vec4 v0x7fffede4d090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4d250, 0, 4;
    %load/vec4 v0x7fffede4ce10_0;
    %load/vec4 v0x7fffede4d090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4cd70, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffede4d9b0;
T_4 ;
    %wait E_0x7fffede1fd50;
    %load/vec4 v0x7fffede4ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede4e7b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffede4e7b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffede4e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4f070, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffede4e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4ee30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffede4e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4e930, 0, 4;
    %load/vec4 v0x7fffede4e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffede4e7b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffede4d9b0;
T_5 ;
    %wait E_0x7fffeddfc3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffede4ec30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4f070, 0, 4;
    %load/vec4 v0x7fffede4eef0_0;
    %load/vec4 v0x7fffede4ec30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4ee30, 0, 4;
    %load/vec4 v0x7fffede4e9f0_0;
    %load/vec4 v0x7fffede4ec30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffede4e930, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffede4f340;
T_6 ;
    %wait E_0x7fffedde49a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffede4f6d0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffede4f6d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffede4f5d0_0;
    %load/vec4 v0x7fffede4f6d0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffede4f6d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffede4f6d0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffede20ea0;
T_7 ;
    %wait E_0x7fffede1fd50;
    %load/vec4 v0x7fffede50130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffede4ffd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffede4fe50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffede4fcf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffede4fdb0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffede50730_0;
    %shiftl 4;
    %assign/vec4 v0x7fffede4fe50_0, 0;
    %load/vec4 v0x7fffede4fdb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffede50730_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffede50090_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffede4fa90, 4;
    %assign/vec4 v0x7fffede4fcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede50580_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffede50580_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffede50290_0;
    %ix/getv/s 4, v0x7fffede50580_0;
    %load/vec4a v0x7fffede503a0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffede50580_0;
    %load/vec4a v0x7fffede50480, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffede50580_0;
    %store/vec4 v0x7fffede4ffd0_0, 4, 1;
    %load/vec4 v0x7fffede50580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffede50580_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffede20ea0;
T_8 ;
    %wait E_0x7fffeddecb50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede50580_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffede50580_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffede50290_0;
    %ix/getv/s 4, v0x7fffede50580_0;
    %load/vec4a v0x7fffede503a0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffede50580_0;
    %load/vec4a v0x7fffede50480, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffede50580_0;
    %store/vec4 v0x7fffede4ffd0_0, 4, 1;
    %load/vec4 v0x7fffede50580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffede50580_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffede20ea0;
T_9 ;
    %wait E_0x7fffeddf1970;
    %load/vec4 v0x7fffede4fdb0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffede50730_0;
    %shiftl 4;
    %assign/vec4 v0x7fffede4fe50_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffeddd9580;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede50e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffede51190_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffeddd9580;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffede20ea0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffeddd9580;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffede50ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffede50ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffede50ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffede50ef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffede50ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffede50ef0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffede50ab0_0;
    %inv;
    %store/vec4 v0x7fffede50ab0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffeddd9580;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffeddf8be0, "r" {0 0 0};
    %store/vec4 v0x7fffede508c0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffede508c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffede508c0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffeddd9580;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffede50cc0_0, 0;
    %wait E_0x7fffeddf37a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffede508c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffede50e50_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffede51190_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffede50e50_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffede51190_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffede0da40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffede0d9c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffede0da00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffeddf8a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000010000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffeddf8b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffede508c0_0, "%x\012", v0x7fffede509c0_0 {0 0 0};
    %store/vec4 v0x7fffede510b0_0, 0, 32;
    %wait E_0x7fffede1fd50;
    %load/vec4 v0x7fffede51190_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffede51190_0, 0;
    %load/vec4 v0x7fffede50db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffede50e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffede50e50_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffede50b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffede50cc0_0, 0;
T_14.3 ;
    %wait E_0x7fffede1fd50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffede50cc0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
