<?xml version='1.0' encoding='utf-8'?>
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 ./../submodules/vhdl-eccelerators-basic-components/spirit/schemas/SPIRIT/1685-2009/index.xsd http://www.xilinx.com ./../submodules/vhdl-eccelerators-basic-components/spirit/schemas/XILINX/xilinx.xsd">
  <spirit:vendor>eccelerators.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PulseGeneratorPlainIfcAvalonWrapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_0</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="32" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:minimum="4096" spirit:rangeType="long" spirit:resolve="user">65536</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL-2008</spirit:language>
        <spirit:modelName>PulseGeneratorPlainIfcAvalonWrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>tbTop</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tbTop</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AVLN_0_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_ADDRESS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_BYTEENABLE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_WRITE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_WRITEDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_READ</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_READDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AVLN_0_WAITREQUEST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_DOWN_ADDRESS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_DOWN_BYTEENABLE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_DOWN_WRITE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_DOWN_WRITEDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_DOWN_READ</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_UP_READDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_UP_WAITREQUEST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_UP_HXS_EXTRA_UNOCCUPIEDACK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_UP_HXS_EXTRA_TIMEOUTACK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HXS_TRACE_S_AVLN_0_DOWN_HXS_EXTRA_SELECTS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pulse</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Failure</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../submodules/vhdl-eccelerators-basic-package/src/eccelerators_basic.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcWishbonePackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcWishbone.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAxi4LitePackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAvalonPackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAvalon.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcUserPackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAxi4Lite.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainWishboneHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainAvalonHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainAxi4LiteHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainUserLogic.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../submodules/vhdl-eccelerators-basic-package/src/eccelerators_basic.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcWishbonePackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcWishbone.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAxi4LitePackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAvalonPackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAvalon.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcUserPackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAxi4Lite.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainWishboneHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainAvalonHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainAxi4LiteHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainUserLogic.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_bus_avalon_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_base_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_interpreter_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_interpreter_pkg_body.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_bus_axi4lite_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_base_pkg_body.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_instructions_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_simstm.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_bus_wishbone_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/simstm_src_to_customize/tb_bus_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/simstm_src_to_customize/tb_signals_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbDutAxi4Lite.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbTop.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbDutAvalon.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbDutWishbone.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../submodules/vhdl-eccelerators-basic-package/src/eccelerators_basic.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcWishbonePackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcWishbone.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAxi4LitePackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAvalonPackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAvalon.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcUserPackage.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src-gen/vhdl/PulseGeneratorPlainIfcAxi4Lite.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainWishboneHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainAvalonHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainAxi4LiteHxs.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/vhdl/PulseGeneratorPlainUserLogic.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_bus_avalon_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_base_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_interpreter_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_interpreter_pkg_body.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_bus_axi4lite_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_base_pkg_body.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_instructions_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_simstm.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../submodules/simstm/src/tb_bus_wishbone_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/simstm_src_to_customize/tb_bus_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/simstm_src_to_customize/tb_signals_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbDutAxi4Lite.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbTop.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbDutAvalon.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/vhdl/tbDutWishbone.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PulseGeneratorPlainIfcAvalonWrapper_v1_0.tcl</spirit:name>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PulseGeneratorPlainIfcAvalonWrapper_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:order="1.0" spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name">PulseGeneratorPlainIfcAvalonWrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions xmlns:xilinx="http://www.xilinx.com">
      <xilinx:supportedFamilies>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family lifeCycle="Production" xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:definitionSource>PulseGeneratorPlainIfcAvalonWrapper_v1_0</xilinx:definitionSource>
      <xilinx:displayName>package_project</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-12-12T12:33:16Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo xmlns:xilinx="http://www.xilinx.com">
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
