
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.32

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency input_buffer_valid[3]$_DFF_PN0_/CLK ^
  -0.53 target latency input_buffer[3][5]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.18    0.96    1.16 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net343 (net)
                  0.18    0.00    1.16 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.32    0.21    0.24    1.39 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.21    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.21    0.24    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    1.64 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.10    0.43    0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.43    0.00    0.33 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.13    0.08    0.19    0.52 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.08    0.00    0.52 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.52   clock reconvergence pessimism
                          0.25    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: west_in_data[28] (input port clocked by core_clock)
Endpoint: input_buffer[3][28]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v west_in_data[28] (in)
                                         west_in_data[28] (net)
                  0.00    0.00    0.20 v input158/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.18    0.17    0.19    0.39 v input158/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net159 (net)
                  0.17    0.00    0.39 v _1626_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.61 v _1626_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0121_ (net)
                  0.07    0.00    0.61 v input_buffer[3][28]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.10    0.43    0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.43    0.00    0.33 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.13    0.09    0.19    0.52 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.09    0.00    0.52 ^ input_buffer[3][28]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.52   clock reconvergence pessimism
                          0.09    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.18    0.96    1.16 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net343 (net)
                  0.18    0.00    1.16 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.32    0.21    0.24    1.39 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.21    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.21    0.24    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    1.64 ^ input_buffer_valid[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.34    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.10    0.43    0.33   10.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.43    0.00   10.33 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.12    0.08    0.19   10.52 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.52 ^ input_buffer_valid[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.52   clock reconvergence pessimism
                          0.10   10.62   library recovery time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.10    0.43    0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.43    0.00    0.33 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.12    0.08    0.19    0.52 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00    0.52 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     8    0.13    0.27    0.51    1.03 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         dest_id[1][2] (net)
                  0.27    0.00    1.03 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.19    1.21 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1224_ (net)
                  0.22    0.00    1.21 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.23    1.12    0.68    1.89 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  1.12    0.00    1.89 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.18    0.56    0.33    2.22 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.56    0.00    2.22 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.34    2.56 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1228_ (net)
                  0.17    0.00    2.56 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.64 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.09    0.00    2.64 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.26    2.90 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1314_ (net)
                  0.21    0.00    2.90 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    10    0.19    0.32    0.22    3.13 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0667_ (net)
                  0.32    0.00    3.13 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.20    0.27    3.40 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0668_ (net)
                  0.20    0.00    3.40 v _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     5    0.12    0.17    0.30    3.70 v _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0758_ (net)
                  0.17    0.00    3.70 v _2346_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    3.88 ^ _2346_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0759_ (net)
                  0.25    0.00    3.88 ^ _2348_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.18    0.11    4.00 v _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0761_ (net)
                  0.18    0.00    4.00 v _2349_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    4.23 v _2349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0762_ (net)
                  0.08    0.00    4.23 v _2350_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.22    0.31    0.48    4.70 v _2350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net257 (net)
                  0.31    0.00    4.70 v output256/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.78    5.48 v output256/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         north_out_data[27] (net)
                  0.15    0.00    5.48 v north_out_data[27] (out)
                                  5.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.48   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.18    0.96    1.16 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net343 (net)
                  0.18    0.00    1.16 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.32    0.21    0.24    1.39 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.21    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.21    0.24    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    1.64 ^ input_buffer_valid[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.34    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.10    0.43    0.33   10.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.43    0.00   10.33 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.12    0.08    0.19   10.52 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.52 ^ input_buffer_valid[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.52   clock reconvergence pessimism
                          0.10   10.62   library recovery time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.10    0.43    0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.43    0.00    0.33 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.12    0.08    0.19    0.52 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00    0.52 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     8    0.13    0.27    0.51    1.03 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         dest_id[1][2] (net)
                  0.27    0.00    1.03 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.19    1.21 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1224_ (net)
                  0.22    0.00    1.21 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.23    1.12    0.68    1.89 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  1.12    0.00    1.89 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.18    0.56    0.33    2.22 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.56    0.00    2.22 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.34    2.56 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1228_ (net)
                  0.17    0.00    2.56 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.64 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.09    0.00    2.64 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.26    2.90 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1314_ (net)
                  0.21    0.00    2.90 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    10    0.19    0.32    0.22    3.13 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0667_ (net)
                  0.32    0.00    3.13 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.20    0.27    3.40 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0668_ (net)
                  0.20    0.00    3.40 v _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     5    0.12    0.17    0.30    3.70 v _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0758_ (net)
                  0.17    0.00    3.70 v _2346_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    3.88 ^ _2346_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0759_ (net)
                  0.25    0.00    3.88 ^ _2348_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.18    0.11    4.00 v _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0761_ (net)
                  0.18    0.00    4.00 v _2349_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    4.23 v _2349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0762_ (net)
                  0.08    0.00    4.23 v _2350_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.22    0.31    0.48    4.70 v _2350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net257 (net)
                  0.31    0.00    4.70 v output256/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.78    5.48 v output256/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         north_out_data[27] (net)
                  0.15    0.00    5.48 v north_out_data[27] (out)
                                  5.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.48   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.5670526027679443

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5597

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.26555031538009644

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9023

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.52 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.51    1.03 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.19    1.21 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.68    1.89 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
   0.24    2.13 ^ _1440_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.15    2.29 v _1441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    2.53 v _2837_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.25    2.79 v _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.28    3.06 v _1450_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.23    3.29 v _1451_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.08    3.37 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    3.53 ^ _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.53 ^ input_buffer_valid[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.53   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.33   10.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.52 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.52 ^ input_buffer_valid[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.52   clock reconvergence pessimism
  -0.12   10.39   library setup time
          10.39   data required time
---------------------------------------------------------
          10.39   data required time
          -3.53   data arrival time
---------------------------------------------------------
           6.86   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[0][8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer[0][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.52 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ input_buffer[0][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    0.94 v input_buffer[0][8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    1.14 v _1528_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.14 v input_buffer[0][8]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.14   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.52 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ input_buffer[0][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.52   clock reconvergence pessimism
   0.09    0.61   library hold time
           0.61   data required time
---------------------------------------------------------
           0.61   data required time
          -1.14   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5174

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5198

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.4826

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.3174

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
78.747310

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.34e-02   1.19e-02   9.80e-08   3.54e-02  24.5%
Combinational          3.70e-02   3.80e-02   5.77e-07   7.50e-02  52.1%
Clock                  2.41e-02   9.62e-03   8.65e-07   3.37e-02  23.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.44e-02   5.96e-02   1.54e-06   1.44e-01 100.0%
                          58.6%      41.4%       0.0%
