<stg><name>sha3_256_hw</name>


<trans_list>

<trans id="350" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="47" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="51" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="53" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="90" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="93" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %inlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inlen

]]></Node>
<StgValue><ssdm name="inlen_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %trunc_ln4 = trunc i32 %inlen_read

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:16 %s = alloca i64 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:17 %call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %store_ln479 = store i32 %inlen_read, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="116" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:17 %call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add_ln479 = add i32 %inlen_read, i32 4294967160

]]></Node>
<StgValue><ssdm name="add_ln479"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="133" st_id="17" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="137" st_id="21" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="138" st_id="22" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="139" st_id="23" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="140" st_id="24" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="141" st_id="25" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="142" st_id="26" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="143" st_id="27" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="144" st_id="28" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="145" st_id="29" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="146" st_id="30" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="147" st_id="31" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="148" st_id="32" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="149" st_id="33" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="150" st_id="34" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="151" st_id="35" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="152" st_id="36" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="153" st_id="37" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %urem_ln479 = urem i32 %add_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln479"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="154" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %icmp_ln479 = icmp_ugt  i32 %inlen_read, i32 135

]]></Node>
<StgValue><ssdm name="icmp_ln479"/></StgValue>
</operation>

<operation id="155" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %sub_ln479 = sub i32 %add_ln479, i32 %urem_ln479

]]></Node>
<StgValue><ssdm name="sub_ln479"/></StgValue>
</operation>

<operation id="156" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %add_ln479_1 = add i32 %sub_ln479, i32 136

]]></Node>
<StgValue><ssdm name="add_ln479_1"/></StgValue>
</operation>

<operation id="157" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:24 %empty = select i1 %icmp_ln479, i32 %add_ln479_1, i32 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="158" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:23 %gmem_addr = getelementptr i8 %gmem, i64 %in_r_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:25 %zext_ln479 = zext i32 %empty

]]></Node>
<StgValue><ssdm name="zext_ln479"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="161" st_id="40" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="162" st_id="41" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="163" st_id="42" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="164" st_id="43" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="165" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %empty_30 = icmp_ult  i32 %inlen_read, i32 135

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="166" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %select_ln479 = select i1 %empty_30, i32 135, i32 %inlen_read

]]></Node>
<StgValue><ssdm name="select_ln479"/></StgValue>
</operation>

<operation id="167" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
entry:29 %trunc_ln479 = trunc i32 %select_ln479

]]></Node>
<StgValue><ssdm name="trunc_ln479"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="168" st_id="44" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="65" op_0_bw="32">
<![CDATA[
entry:30 %zext_ln479_1 = zext i32 %select_ln479

]]></Node>
<StgValue><ssdm name="zext_ln479_1"/></StgValue>
</operation>

<operation id="170" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:31 %mul_ln479_1 = mul i65 %zext_ln479_1, i65 8084644322

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="171" st_id="45" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="172" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:31 %mul_ln479_1 = mul i65 %zext_ln479_1, i65 8084644322

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>

<operation id="173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="25" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %tmp = partselect i25 @_ssdm_op_PartSelect.i25.i65.i32.i32, i65 %mul_ln479_1, i32 40, i32 64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="174" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 32, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inlen

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_1, i32 4294967295, i32 4294967295, void @empty_15, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_5, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="46" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
entry:26 %empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="186" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:33 %tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %tmp, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="187" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="33" op_0_bw="32">
<![CDATA[
entry:34 %zext_ln479_2 = zext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln479_2"/></StgValue>
</operation>

<operation id="188" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:35 %tmp_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="189" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="28">
<![CDATA[
entry:36 %zext_ln479_3 = zext i28 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln479_3"/></StgValue>
</operation>

<operation id="190" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:37 %add_ln479_2 = add i33 %zext_ln479_2, i33 %zext_ln479_3

]]></Node>
<StgValue><ssdm name="add_ln479_2"/></StgValue>
</operation>

<operation id="191" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="33">
<![CDATA[
entry:38 %mul_ln479_1_cast4 = zext i33 %add_ln479_2

]]></Node>
<StgValue><ssdm name="mul_ln479_1_cast4"/></StgValue>
</operation>

<operation id="192" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="33">
<![CDATA[
entry:39 %mul_ln479_1_cast = zext i33 %add_ln479_2

]]></Node>
<StgValue><ssdm name="mul_ln479_1_cast"/></StgValue>
</operation>

<operation id="193" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="34" op_0_bw="32">
<![CDATA[
entry:40 %sext_ln467 = sext i32 %inlen_read

]]></Node>
<StgValue><ssdm name="sext_ln467"/></StgValue>
</operation>

<operation id="194" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:41 %sub_ln467 = sub i34 %sext_ln467, i34 %mul_ln479_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln467"/></StgValue>
</operation>

<operation id="195" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="34">
<![CDATA[
entry:42 %sext_ln467_1 = sext i34 %sub_ln467

]]></Node>
<StgValue><ssdm name="sext_ln467_1"/></StgValue>
</operation>

<operation id="196" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
entry:44 %br_ln479 = br void %absorb_loop2.i.i

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
absorb_loop2.i.i:0 %j_2 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="198" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop2.i.i:1 %icmp_ln479_1 = icmp_ugt  i32 %j_2, i32 135

]]></Node>
<StgValue><ssdm name="icmp_ln479_1"/></StgValue>
</operation>

<operation id="199" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
absorb_loop2.i.i:2 %br_ln479 = br i1 %icmp_ln479_1, void %absorb_loop3.i.i.loopexit, void %absorb_loop2.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="200" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
absorb_loop2.i.i.split:0 %speclooptripcount_ln467 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31580642, i64 15790321

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln467"/></StgValue>
</operation>

<operation id="201" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
absorb_loop2.i.i.split:1 %specloopname_ln479 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln479"/></StgValue>
</operation>

<operation id="202" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
absorb_loop2.i.i.split:2 %br_ln480 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="203" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="204" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
absorb_loop3.i.i.loopexit:1 %add_ln488 = add i64 %mul_ln479_1_cast4, i64 %in_r_read

]]></Node>
<StgValue><ssdm name="add_ln488"/></StgValue>
</operation>

<operation id="205" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
absorb_loop3.i.i.loopexit:2 %gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln488

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="47" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>

<operation id="207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln479_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:8 %store_ln470 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="208" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.i.i.i:0 %indvar_flatten = phi i8 0, void %absorb_loop2.i.i.split, i8 %add_ln480, void %new.latch.for.inc.i.i.i.split

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="209" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i.i:5 %icmp_ln480 = icmp_eq  i8 %indvar_flatten, i8 136

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="210" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i.i:6 %add_ln480 = add i8 %indvar_flatten, i8 1

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="211" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i:7 %br_ln480 = br i1 %icmp_ln480, void %load64.exit.i.i, void %for.inc15.i.i

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="212" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.i.i.i.split:0 %br_ln26 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="213" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i.i.i:1 %i_2 = phi i5 0, void %absorb_loop2.i.i.split, i5 %select_ln480, void %new.latch.for.inc.i.i.i.split

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="214" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.i.i.i:2 %i_4 = phi i4 0, void %absorb_loop2.i.i.split, i4 %add_ln26, void %new.latch.for.inc.i.i.i.split

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="215" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load64.exit.i.i:3 %icmp_ln26 = icmp_eq  i4 %i_4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="216" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
load64.exit.i.i:4 %select_ln481 = select i1 %icmp_ln26, i4 0, i4 %i_4

]]></Node>
<StgValue><ssdm name="select_ln481"/></StgValue>
</operation>

<operation id="217" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load64.exit.i.i:7 %add_ln480_1 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln480_1"/></StgValue>
</operation>

<operation id="218" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
load64.exit.i.i:8 %select_ln480 = select i1 %icmp_ln26, i5 %add_ln480_1, i5 %i_2

]]></Node>
<StgValue><ssdm name="select_ln480"/></StgValue>
</operation>

<operation id="219" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
load64.exit.i.i:9 %zext_ln480 = zext i5 %select_ln480

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="220" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
load64.exit.i.i:11 %gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="221" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="4">
<![CDATA[
load64.exit.i.i:13 %trunc_ln27 = trunc i4 %select_ln481

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="222" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load64.exit.i.i:18 %add_ln26 = add i4 %select_ln481, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="223" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load64.exit.i.i:19 %icmp_ln26_1 = icmp_eq  i4 %add_ln26, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln26_1"/></StgValue>
</operation>

<operation id="224" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.exit.i.i:20 %s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln480

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="225" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load64.exit.i.i:21 %br_ln26 = br i1 %icmp_ln26_1, void %new.latch.for.inc.i.i.i.split, void %last.iter.for.inc.i.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="226" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
<literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
last.iter.for.inc.i.i.i.split:0 %s_load_3 = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="227" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i.i.i:3 %r = phi i64 0, void %absorb_loop2.i.i.split, i64 %r_1, void %new.latch.for.inc.i.i.i.split

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="228" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.i:4 %specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln481"/></StgValue>
</operation>

<operation id="229" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load64.exit.i.i:0 %specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln481"/></StgValue>
</operation>

<operation id="230" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load64.exit.i.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @absorb_loop2_VITIS_LOOP_26_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="231" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load64.exit.i.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="232" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.exit.i.i:5 %select_ln481_1 = select i1 %icmp_ln26, i64 0, i64 %r

]]></Node>
<StgValue><ssdm name="select_ln481_1"/></StgValue>
</operation>

<operation id="233" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load64.exit.i.i:6 %specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln481"/></StgValue>
</operation>

<operation id="234" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load64.exit.i.i:10 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="235" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
load64.exit.i.i:12 %zext_ln27 = zext i8 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="236" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
load64.exit.i.i:14 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="237" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
load64.exit.i.i:15 %zext_ln27_1 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="238" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.exit.i.i:16 %shl_ln27 = shl i64 %zext_ln27, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="239" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.exit.i.i:17 %r_1 = or i64 %shl_ln27, i64 %select_ln481_1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="240" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
<literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
last.iter.for.inc.i.i.i.split:0 %s_load_3 = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="241" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
last.iter.for.inc.i.i.i.split:1 %xor_ln482 = xor i64 %s_load_3, i64 %r_1

]]></Node>
<StgValue><ssdm name="xor_ln482"/></StgValue>
</operation>

<operation id="242" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.i.i.split:2 %store_ln482 = store i64 %xor_ln482, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="243" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.i.i.i.split:3 %br_ln26 = br void %new.latch.for.inc.i.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="244" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc15.i.i:0 %call_ln485 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>

<operation id="245" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.i:1 %j_3 = add i32 %j_2, i32 4294967160

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="246" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.i:2 %store_ln479 = store i32 %j_3, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="247" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc15.i.i:0 %call_ln485 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>

<operation id="248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i.i:3 %br_ln479 = br void %absorb_loop2.i.i

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="249" st_id="54" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="250" st_id="54" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="251" st_id="55" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="252" st_id="55" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="253" st_id="56" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="254" st_id="56" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="255" st_id="57" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="256" st_id="57" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="257" st_id="58" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="258" st_id="58" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="259" st_id="59" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="260" st_id="59" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="261" st_id="60" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="262" st_id="60" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="263" st_id="61" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:3 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln467_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="264" st_id="61" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="265" st_id="62" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="266" st_id="63" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="267" st_id="64" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="268" st_id="65" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="269" st_id="66" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="270" st_id="67" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="271" st_id="68" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="272" st_id="69" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="273" st_id="70" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="274" st_id="71" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="275" st_id="72" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="276" st_id="73" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="277" st_id="74" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="278" st_id="75" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="279" st_id="76" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="280" st_id="77" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="281" st_id="78" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="282" st_id="79" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="283" st_id="80" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="284" st_id="81" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="285" st_id="82" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="286" st_id="83" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="287" st_id="84" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="288" st_id="85" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="289" st_id="86" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="290" st_id="87" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="291" st_id="88" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
absorb_loop3.i.i.loopexit:4 %urem_ln488 = urem i32 %select_ln479, i32 136

]]></Node>
<StgValue><ssdm name="urem_ln488"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="292" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
absorb_loop3.i.i.loopexit:5 %trunc_ln470 = trunc i8 %urem_ln488

]]></Node>
<StgValue><ssdm name="trunc_ln470"/></StgValue>
</operation>

<operation id="293" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
absorb_loop3.i.i.loopexit:6 %sub_ln470 = sub i8 %trunc_ln470, i8 %trunc_ln479

]]></Node>
<StgValue><ssdm name="sub_ln470"/></StgValue>
</operation>

<operation id="294" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
absorb_loop3.i.i.loopexit:7 %i_3 = add i8 %sub_ln470, i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="295" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
absorb_loop3.i.i.loopexit:9 %br_ln488 = br void %for.inc30.i.i

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="296" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc30.i.i:0 %i_5 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="297" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="34" op_0_bw="32">
<![CDATA[
for.inc30.i.i:1 %zext_ln488 = zext i32 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="298" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc30.i.i:2 %icmp_ln488 = icmp_ugt  i34 %sub_ln467, i34 %zext_ln488

]]></Node>
<StgValue><ssdm name="icmp_ln488"/></StgValue>
</operation>

<operation id="299" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.i.i:3 %i_6 = add i32 %i_5, i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="300" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc30.i.i:4 %br_ln488 = br i1 %icmp_ln488, void %keccak_absorb_once.exit.i.loopexit, void %for.inc30.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="301" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="32">
<![CDATA[
for.inc30.i.i.split:4 %trunc_ln490 = trunc i32 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln490"/></StgValue>
</operation>

<operation id="302" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.i.i.split:8 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_5, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="303" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30.i.i.split:14 %store_ln470 = store i32 %i_6, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="304" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="8">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:0 %trunc_ln492 = trunc i8 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln492"/></StgValue>
</operation>

<operation id="305" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:5 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_3, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="306" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:6 %zext_ln492_1 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln492_1"/></StgValue>
</operation>

<operation id="307" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:7 %s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln492_1

]]></Node>
<StgValue><ssdm name="s_addr_2"/></StgValue>
</operation>

<operation id="308" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:8 %s_load_1 = load i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="309" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30.i.i.split:2 %gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="310" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="5">
<![CDATA[
for.inc30.i.i.split:9 %zext_ln490_2 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln490_2"/></StgValue>
</operation>

<operation id="311" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.i.i.split:10 %s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln490_2

]]></Node>
<StgValue><ssdm name="s_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
for.inc30.i.i.split:11 %s_load = load i5 %s_addr_1

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="313" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
for.inc30.i.i.split:3 %zext_ln490 = zext i8 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="zext_ln490"/></StgValue>
</operation>

<operation id="314" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc30.i.i.split:5 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln490, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="315" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
for.inc30.i.i.split:6 %zext_ln490_1 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln490_1"/></StgValue>
</operation>

<operation id="316" st_id="92" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc30.i.i.split:7 %shl_ln490 = shl i64 %zext_ln490, i64 %zext_ln490_1

]]></Node>
<StgValue><ssdm name="shl_ln490"/></StgValue>
</operation>

<operation id="317" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
for.inc30.i.i.split:11 %s_load = load i5 %s_addr_1

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="318" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc30.i.i.split:12 %xor_ln490 = xor i64 %s_load, i64 %shl_ln490

]]></Node>
<StgValue><ssdm name="xor_ln490"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="319" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc30.i.i.split:0 %specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln489"/></StgValue>
</operation>

<operation id="320" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.i.i.split:1 %specloopname_ln488 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln488"/></StgValue>
</operation>

<operation id="321" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc30.i.i.split:13 %store_ln490 = store i64 %xor_ln490, i5 %s_addr_1

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="322" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.inc30.i.i.split:15 %br_ln488 = br void %for.inc30.i.i

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="323" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:1 %shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln492, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="324" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="59" op_0_bw="6">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:2 %zext_ln492 = zext i6 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln492"/></StgValue>
</operation>

<operation id="325" st_id="94" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:3 %shl_ln492 = shl i59 6, i59 %zext_ln492

]]></Node>
<StgValue><ssdm name="shl_ln492"/></StgValue>
</operation>

<operation id="326" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="59">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:4 %zext_ln492_2 = zext i59 %shl_ln492

]]></Node>
<StgValue><ssdm name="zext_ln492_2"/></StgValue>
</operation>

<operation id="327" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:8 %s_load_1 = load i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="328" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:9 %xor_ln492 = xor i64 %s_load_1, i64 %zext_ln492_2

]]></Node>
<StgValue><ssdm name="xor_ln492"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="329" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:10 %store_ln492 = store i64 %xor_ln492, i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="330" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:11 %s_addr_3 = getelementptr i64 %s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="s_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:12 %s_load_2 = load i5 %s_addr_3

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="332" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:12 %s_load_2 = load i5 %s_addr_3

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>

<operation id="333" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:13 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_2, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="334" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="63" op_0_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:15 %trunc_ln493 = trunc i64 %s_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln493"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="335" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:14 %xor_ln493 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>

<operation id="336" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:16 %xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln493, i63 %trunc_ln493

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="337" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:17 %store_ln493 = store i64 %xor_ln, i5 %s_addr_3

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="338" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:18 %call_ln760 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln760"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="339" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:18 %call_ln760 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln760"/></StgValue>
</operation>

<operation id="340" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:19 %gmem_addr_2 = getelementptr i8 %gmem, i64 %out_r_read

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:20 %empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_2, i64 32

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="342" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:21 %call_ln4 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, i8 %gmem, i64 %out_r_read, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="343" st_id="102" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:21 %call_ln4 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, i8 %gmem, i64 %out_r_read, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln4"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="344" st_id="103" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:22 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="345" st_id="104" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:22 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="346" st_id="105" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:22 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="347" st_id="106" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:22 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="348" st_id="107" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:22 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="349" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
keccak_absorb_once.exit.i.loopexit:23 %ret_ln12 = ret

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
