[{"commit":{"message":"Merge branch 'master' into JDK-8355654"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"fedb60efb5e9c228cab1dfdf07c4410076033396"},{"commit":{"message":"Polishing"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"4fa2fc89b48dc2ba0c85a8b4b9ceed1dbb18b752"},{"commit":{"message":"Code format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"c00c40fb203e1f0b1af0f1a624dda02e60193f69"},{"commit":{"message":"Merge branch 'master' into JDK-8355654"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"815c9eec63b82e700d8871182adf0ed70d9205cc"},{"commit":{"message":"8355654: RISC-V: Relax register constraint for some vector-scalar instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"0bfceb2228824e704df0b0feab97073f4f24eec3"}]