INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1 opened at Sat Mar 18 14:31:33 +03 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.09 sec.
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute     set_top icmp_server_top 
INFO: [HLS 200-1510] Running: set_top icmp_server_top 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp' to the project
Execute     add_files -tb test_icmp_server.cpp 
INFO: [HLS 200-1510] Running: add_files -tb test_icmp_server.cpp 
WARNING: [HLS 200-40] Cannot find test bench file 'test_icmp_server.cpp'
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top icmp_server_top -name=icmp_server_top 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.59 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.85 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.07 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.64 sec.
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:476:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.47 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.27 seconds; current allocated memory: 279.465 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server.g.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.73 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.74 sec.
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=icmp_server_top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=icmp_server_top -reflow-float-conversion -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.61 sec.
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=icmp_server_top 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=icmp_server_top -mllvm -hls-db-dir -mllvm /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.54 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'icmp_server(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:417:0)
INFO: [HLS 214-131] Inlining function 'icmp_server(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' into 'icmp_server_top(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:481:2)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'icmp_server(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)::udpPort2insertChecksum' with compact=bit mode in 73-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:421:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_378_2' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:378:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_375_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:375:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_2' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:139:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:127:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_2' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:378:31) in function 'insertChecksum' completely with a factor of 2 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:363:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_375_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:375:31) in function 'insertChecksum' completely with a factor of 2 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:363:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_2' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:139:22) in function 'check_icmp_checksum' completely with a factor of 4 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:127:22) in function 'check_icmp_checksum' completely with a factor of 2 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'net_axis<64>::net_axis(ap_uint<64>, ap_uint<8>, ap_uint<1>)' into 'udpPortUnreachable(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<16>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'byteSwap16(ap_uint<16>)' into 'udpAddIpHeader(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:242:0)
INFO: [HLS 214-178] Inlining function 'net_axis<64>::net_axis(ap_uint<64>, ap_uint<8>, ap_uint<1>)' into 'udpAddIpHeader(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:242:0)
INFO: [HLS 214-178] Inlining function 'net_axis<64>::net_axis(ap_uint<64>, ap_uint<8>, ap_uint<1>)' into 'insertChecksum(hls::stream<net_axis<64>, 0>*, hls::stream<ap_uint<16>, 0>*, hls::stream<net_axis<64>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:363:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_E15checksumStreams': Complete partitioning on dimension 1. (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:428:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11icmp_serverRN3hls6streamI8net_axisILi64EELi0EEES4_S4_S4_E11dataStreams': Complete partitioning on dimension 1. (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:426:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'icmp_server(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)::packageBuffer1' with compact=bit mode in 73-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:420:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.246.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.246.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.246.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.246.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.247.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.247.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.247.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.247.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8' into 'void convert_axis_to_net_axis<64>(hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<64>(hls::stream<net_axis<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<64>(hls::stream<net_axis<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'void convert_net_axis_to_axis<64>(hls::stream<net_axis<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'check_icmp_checksum(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i73.s_struct.net_axis<64>s.1' into 'check_icmp_checksum(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'check_icmp_checksum(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'udpPortUnreachable(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'udpPortUnreachable(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'udpPortUnreachable(hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'udpAddIpHeader(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.sl_s_struct.ap_uint<64>ss_struct.ap_uint<8>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.net_axis<64>s.i73.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<64>s.i73.1' into 'dropper(hls::stream<net_axis<64>, 0>&, hls::stream<bool, 0>&, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.net_axis<64>s' into 'insertChecksum(hls::stream<net_axis<64>, 0>*, hls::stream<ap_uint<16>, 0>*, hls::stream<net_axis<64>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.84 seconds; current allocated memory: 281.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 281.766 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top icmp_server_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.0.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 296.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.1.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 313.707 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.1.bc to /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.1.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'icmp_server_top' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:426:1), detected/extracted 9 process function(s): 
	 'convert_axis_to_net_axis<64>'
	 'convert_axis_to_net_axis<64>.1'
	 'convert_axis_to_net_axis<64>.2'
	 'convert_net_axis_to_axis<64>'
	 'check_icmp_checksum'
	 'udpPortUnreachable'
	 'udpAddIpHeader'
	 'dropper'
	 'insertChecksum'.
Command           transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 352.852 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.2.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-657] Generating channel dataOut_internal that flows backwards in the dataflow region.
Command           transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 439.977 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.12 sec.
Command       elaborate done; 10.23 sec.
Execute       ap_eval exec zip -j /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'icmp_server_top' ...
Execute         ap_set_top_model icmp_server_top 
WARNING: [SYN 201-103] Legalizing function name 'convert_axis_to_net_axis<64>' to 'convert_axis_to_net_axis_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_axis_to_net_axis<64>.1' to 'convert_axis_to_net_axis_64_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_axis_to_net_axis<64>.2' to 'convert_axis_to_net_axis_64_2'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<64>' to 'convert_net_axis_to_axis_64_s'.
Execute         get_model_list icmp_server_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model icmp_server_top 
Execute         preproc_iomode -model insertChecksum 
Execute         preproc_iomode -model dropper 
Execute         preproc_iomode -model udpAddIpHeader 
Execute         preproc_iomode -model udpPortUnreachable 
Execute         preproc_iomode -model check_icmp_checksum 
Execute         preproc_iomode -model convert_net_axis_to_axis<64> 
Execute         preproc_iomode -model convert_axis_to_net_axis<64>.2 
Execute         preproc_iomode -model convert_axis_to_net_axis<64>.1 
Execute         preproc_iomode -model convert_axis_to_net_axis<64> 
Execute         get_model_list icmp_server_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: convert_axis_to_net_axis<64> convert_axis_to_net_axis<64>.1 convert_axis_to_net_axis<64>.2 convert_net_axis_to_axis<64> check_icmp_checksum udpPortUnreachable udpAddIpHeader dropper insertChecksum icmp_server_top
INFO-FLOW: Configuring Module : convert_axis_to_net_axis<64> ...
Execute         set_default_model convert_axis_to_net_axis<64> 
Execute         apply_spec_resource_limit convert_axis_to_net_axis<64> 
INFO-FLOW: Configuring Module : convert_axis_to_net_axis<64>.1 ...
Execute         set_default_model convert_axis_to_net_axis<64>.1 
Execute         apply_spec_resource_limit convert_axis_to_net_axis<64>.1 
INFO-FLOW: Configuring Module : convert_axis_to_net_axis<64>.2 ...
Execute         set_default_model convert_axis_to_net_axis<64>.2 
Execute         apply_spec_resource_limit convert_axis_to_net_axis<64>.2 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<64> ...
Execute         set_default_model convert_net_axis_to_axis<64> 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<64> 
INFO-FLOW: Configuring Module : check_icmp_checksum ...
Execute         set_default_model check_icmp_checksum 
Execute         apply_spec_resource_limit check_icmp_checksum 
INFO-FLOW: Configuring Module : udpPortUnreachable ...
Execute         set_default_model udpPortUnreachable 
Execute         apply_spec_resource_limit udpPortUnreachable 
INFO-FLOW: Configuring Module : udpAddIpHeader ...
Execute         set_default_model udpAddIpHeader 
Execute         apply_spec_resource_limit udpAddIpHeader 
INFO-FLOW: Configuring Module : dropper ...
Execute         set_default_model dropper 
Execute         apply_spec_resource_limit dropper 
INFO-FLOW: Configuring Module : insertChecksum ...
Execute         set_default_model insertChecksum 
Execute         apply_spec_resource_limit insertChecksum 
INFO-FLOW: Configuring Module : icmp_server_top ...
Execute         set_default_model icmp_server_top 
Execute         apply_spec_resource_limit icmp_server_top 
INFO-FLOW: Model list for preprocess: convert_axis_to_net_axis<64> convert_axis_to_net_axis<64>.1 convert_axis_to_net_axis<64>.2 convert_net_axis_to_axis<64> check_icmp_checksum udpPortUnreachable udpAddIpHeader dropper insertChecksum icmp_server_top
INFO-FLOW: Preprocessing Module: convert_axis_to_net_axis<64> ...
Execute         set_default_model convert_axis_to_net_axis<64> 
Execute         cdfg_preprocess -model convert_axis_to_net_axis<64> 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<64> 
INFO-FLOW: Preprocessing Module: convert_axis_to_net_axis<64>.1 ...
Execute         set_default_model convert_axis_to_net_axis<64>.1 
Execute         cdfg_preprocess -model convert_axis_to_net_axis<64>.1 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<64>.1 
INFO-FLOW: Preprocessing Module: convert_axis_to_net_axis<64>.2 ...
Execute         set_default_model convert_axis_to_net_axis<64>.2 
Execute         cdfg_preprocess -model convert_axis_to_net_axis<64>.2 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<64>.2 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<64> ...
Execute         set_default_model convert_net_axis_to_axis<64> 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<64> 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<64> 
INFO-FLOW: Preprocessing Module: check_icmp_checksum ...
Execute         set_default_model check_icmp_checksum 
Execute         cdfg_preprocess -model check_icmp_checksum 
Execute         rtl_gen_preprocess check_icmp_checksum 
INFO-FLOW: Preprocessing Module: udpPortUnreachable ...
Execute         set_default_model udpPortUnreachable 
Execute         cdfg_preprocess -model udpPortUnreachable 
Execute         rtl_gen_preprocess udpPortUnreachable 
INFO-FLOW: Preprocessing Module: udpAddIpHeader ...
Execute         set_default_model udpAddIpHeader 
Execute         cdfg_preprocess -model udpAddIpHeader 
Execute         rtl_gen_preprocess udpAddIpHeader 
INFO-FLOW: Preprocessing Module: dropper ...
Execute         set_default_model dropper 
Execute         cdfg_preprocess -model dropper 
Execute         rtl_gen_preprocess dropper 
INFO-FLOW: Preprocessing Module: insertChecksum ...
Execute         set_default_model insertChecksum 
Execute         cdfg_preprocess -model insertChecksum 
Execute         rtl_gen_preprocess insertChecksum 
INFO-FLOW: Preprocessing Module: icmp_server_top ...
Execute         set_default_model icmp_server_top 
Execute         cdfg_preprocess -model icmp_server_top 
Execute         rtl_gen_preprocess icmp_server_top 
INFO-FLOW: Model list for synthesis: convert_axis_to_net_axis<64> convert_axis_to_net_axis<64>.1 convert_axis_to_net_axis<64>.2 convert_net_axis_to_axis<64> check_icmp_checksum udpPortUnreachable udpAddIpHeader dropper insertChecksum icmp_server_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_axis_to_net_axis_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_axis_to_net_axis<64> 
Execute         schedule -model convert_axis_to_net_axis<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_axis_to_net_axis<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'convert_axis_to_net_axis<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 441.352 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling convert_axis_to_net_axis<64>.
Execute         set_default_model convert_axis_to_net_axis<64> 
Execute         bind -model convert_axis_to_net_axis<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 441.352 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.bind.adb -f 
INFO-FLOW: Finish binding convert_axis_to_net_axis<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_axis_to_net_axis_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_axis_to_net_axis<64>.1 
Execute         schedule -model convert_axis_to_net_axis<64>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_axis_to_net_axis<64>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'convert_axis_to_net_axis<64>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.586 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.sched.adb -f 
INFO-FLOW: Finish scheduling convert_axis_to_net_axis<64>.1.
Execute         set_default_model convert_axis_to_net_axis<64>.1 
Execute         bind -model convert_axis_to_net_axis<64>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 441.586 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.bind.adb -f 
INFO-FLOW: Finish binding convert_axis_to_net_axis<64>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_axis_to_net_axis_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_axis_to_net_axis<64>.2 
Execute         schedule -model convert_axis_to_net_axis<64>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_axis_to_net_axis<64>.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'convert_axis_to_net_axis<64>.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 441.789 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.sched.adb -f 
INFO-FLOW: Finish scheduling convert_axis_to_net_axis<64>.2.
Execute         set_default_model convert_axis_to_net_axis<64>.2 
Execute         bind -model convert_axis_to_net_axis<64>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 441.789 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.bind.adb -f 
INFO-FLOW: Finish binding convert_axis_to_net_axis<64>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<64> 
Execute         schedule -model convert_net_axis_to_axis<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 442.012 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<64>.
Execute         set_default_model convert_net_axis_to_axis<64> 
Execute         bind -model convert_net_axis_to_axis<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 442.012 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'check_icmp_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model check_icmp_checksum 
Execute         schedule -model check_icmp_checksum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'check_icmp_checksum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'check_icmp_checksum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 444.852 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.sched.adb -f 
INFO-FLOW: Finish scheduling check_icmp_checksum.
Execute         set_default_model check_icmp_checksum 
Execute         bind -model check_icmp_checksum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 444.852 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.bind.adb -f 
INFO-FLOW: Finish binding check_icmp_checksum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpPortUnreachable' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udpPortUnreachable 
Execute         schedule -model udpPortUnreachable 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpPortUnreachable'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'udpPortUnreachable'
WARNING: [HLS 200-871] Estimated clock period (4.3924ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'udpPortUnreachable' consists of the following:	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'udpIn_internal' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [101]  (1.17 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [107]  (0.387 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [107]  (0 ns)
	'add' operation ('add_ln223_4') [118]  (0.785 ns)
	'add' operation ('add_ln223_6') [122]  (0.791 ns)
	'add' operation ('add_ln223_7') [124]  (0.809 ns)
	'store' operation ('udpChecksum_V_write_ln207', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:207) of variable 'add_ln223_7' on static variable 'udpChecksum_V' [125]  (0.453 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 444.852 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.sched.adb -f 
INFO-FLOW: Finish scheduling udpPortUnreachable.
Execute         set_default_model udpPortUnreachable 
Execute         bind -model udpPortUnreachable 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 444.852 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.bind.adb -f 
INFO-FLOW: Finish binding udpPortUnreachable.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpAddIpHeader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udpAddIpHeader 
Execute         schedule -model udpAddIpHeader 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpAddIpHeader'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'udpAddIpHeader'
WARNING: [HLS 200-871] Estimated clock period (3.083ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'udpAddIpHeader' consists of the following:	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'udpPort2addIpHeader_header' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [133]  (1.13 ns)
	'add' operation ('inputVector.V') [137]  (0.785 ns)
	fifo write operation ('icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [147]  (1.17 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 445.293 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.sched.adb -f 
INFO-FLOW: Finish scheduling udpAddIpHeader.
Execute         set_default_model udpAddIpHeader 
Execute         bind -model udpAddIpHeader 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 445.293 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.bind.adb -f 
INFO-FLOW: Finish binding udpAddIpHeader.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dropper 
Execute         schedule -model dropper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dropper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dropper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 446.496 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.sched.adb -f 
INFO-FLOW: Finish scheduling dropper.
Execute         set_default_model dropper 
Execute         bind -model dropper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 446.496 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.bind.adb -f 
INFO-FLOW: Finish binding dropper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insertChecksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model insertChecksum 
Execute         schedule -model insertChecksum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insertChecksum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'insertChecksum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 447.578 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.sched.adb -f 
INFO-FLOW: Finish scheduling insertChecksum.
Execute         set_default_model insertChecksum 
Execute         bind -model insertChecksum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 447.578 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.bind.adb -f 
INFO-FLOW: Finish binding insertChecksum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'icmp_server_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model icmp_server_top 
Execute         schedule -model icmp_server_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 447.578 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.sched.adb -f 
INFO-FLOW: Finish scheduling icmp_server_top.
Execute         set_default_model icmp_server_top 
Execute         bind -model icmp_server_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 447.578 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.bind.adb -f 
INFO-FLOW: Finish binding icmp_server_top.
Execute         get_model_list icmp_server_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess convert_axis_to_net_axis<64> 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<64>.1 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<64>.2 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<64> 
Execute         rtl_gen_preprocess check_icmp_checksum 
Execute         rtl_gen_preprocess udpPortUnreachable 
Execute         rtl_gen_preprocess udpAddIpHeader 
Execute         rtl_gen_preprocess dropper 
Execute         rtl_gen_preprocess insertChecksum 
Execute         rtl_gen_preprocess icmp_server_top 
INFO-FLOW: Model list for RTL generation: convert_axis_to_net_axis<64> convert_axis_to_net_axis<64>.1 convert_axis_to_net_axis<64>.2 convert_net_axis_to_axis<64> check_icmp_checksum udpPortUnreachable udpAddIpHeader dropper insertChecksum icmp_server_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_axis_to_net_axis_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_axis_to_net_axis<64> -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_axis_to_net_axis_64_s' pipeline 'convert_axis_to_net_axis<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_axis_to_net_axis_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 447.578 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_axis_to_net_axis<64> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_convert_axis_to_net_axis_64_s 
Execute         gen_rtl convert_axis_to_net_axis<64> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_convert_axis_to_net_axis_64_s 
Execute         syn_report -csynth -model convert_axis_to_net_axis<64> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_axis_to_net_axis_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_axis_to_net_axis<64> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_axis_to_net_axis_64_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_axis_to_net_axis<64> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_axis_to_net_axis<64> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.adb 
Execute         db_write -model convert_axis_to_net_axis<64> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_axis_to_net_axis<64> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_axis_to_net_axis_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_axis_to_net_axis<64>.1 -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_axis_to_net_axis_64_1' pipeline 'convert_axis_to_net_axis<64>.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_axis_to_net_axis_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.051 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_axis_to_net_axis<64>.1 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_convert_axis_to_net_axis_64_1 
Execute         gen_rtl convert_axis_to_net_axis<64>.1 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_convert_axis_to_net_axis_64_1 
Execute         syn_report -csynth -model convert_axis_to_net_axis<64>.1 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_axis_to_net_axis_64_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_axis_to_net_axis<64>.1 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_axis_to_net_axis_64_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_axis_to_net_axis<64>.1 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_axis_to_net_axis<64>.1 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.adb 
Execute         db_write -model convert_axis_to_net_axis<64>.1 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_axis_to_net_axis<64>.1 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_axis_to_net_axis_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_axis_to_net_axis<64>.2 -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_axis_to_net_axis_64_2' pipeline 'convert_axis_to_net_axis<64>.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_axis_to_net_axis_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.648 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_axis_to_net_axis<64>.2 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_convert_axis_to_net_axis_64_2 
Execute         gen_rtl convert_axis_to_net_axis<64>.2 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_convert_axis_to_net_axis_64_2 
Execute         syn_report -csynth -model convert_axis_to_net_axis<64>.2 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_axis_to_net_axis_64_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_axis_to_net_axis<64>.2 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_axis_to_net_axis_64_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_axis_to_net_axis<64>.2 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_axis_to_net_axis<64>.2 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.adb 
Execute         db_write -model convert_axis_to_net_axis<64>.2 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_axis_to_net_axis<64>.2 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<64> -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_64_s' pipeline 'convert_net_axis_to_axis<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.273 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<64> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_convert_net_axis_to_axis_64_s 
Execute         gen_rtl convert_net_axis_to_axis<64> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_convert_net_axis_to_axis_64_s 
Execute         syn_report -csynth -model convert_net_axis_to_axis<64> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_net_axis_to_axis_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<64> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/convert_net_axis_to_axis_64_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<64> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<64> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.adb 
Execute         db_write -model convert_net_axis_to_axis<64> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<64> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'check_icmp_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model check_icmp_checksum -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'cics_writeLastOne' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_prevWord_last_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_computeCs' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_sums_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_sums_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_sums_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_sums_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'icmpChecksum_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'icmpType_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'icmpCode_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_wordCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'check_icmp_checksum' pipeline 'check_icmp_checksum' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'check_icmp_checksum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 451.266 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl check_icmp_checksum -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_check_icmp_checksum 
Execute         gen_rtl check_icmp_checksum -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_check_icmp_checksum 
Execute         syn_report -csynth -model check_icmp_checksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/check_icmp_checksum_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model check_icmp_checksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/check_icmp_checksum_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model check_icmp_checksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model check_icmp_checksum -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.adb 
Execute         db_write -model check_icmp_checksum -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info check_icmp_checksum -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpPortUnreachable' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udpPortUnreachable -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'udpState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ipWordCounter_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streamSource_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udpChecksum_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpPortUnreachable'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 455.988 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl udpPortUnreachable -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_udpPortUnreachable 
Execute         gen_rtl udpPortUnreachable -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_udpPortUnreachable 
Execute         syn_report -csynth -model udpPortUnreachable -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/udpPortUnreachable_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model udpPortUnreachable -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/udpPortUnreachable_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model udpPortUnreachable -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model udpPortUnreachable -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.adb 
Execute         db_write -model udpPortUnreachable -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udpPortUnreachable -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpAddIpHeader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udpAddIpHeader -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'addIpState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tempWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tempWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sourceIP_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpAddIpHeader'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 458.758 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl udpAddIpHeader -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_udpAddIpHeader 
Execute         gen_rtl udpAddIpHeader -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_udpAddIpHeader 
Execute         syn_report -csynth -model udpAddIpHeader -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/udpAddIpHeader_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model udpAddIpHeader -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/udpAddIpHeader_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model udpAddIpHeader -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model udpAddIpHeader -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.adb 
Execute         db_write -model udpAddIpHeader -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udpAddIpHeader -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dropper -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'd_isFirstWord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_drop' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dropper' pipeline 'dropper' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dropper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 460.934 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl dropper -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_dropper 
Execute         gen_rtl dropper -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_dropper 
Execute         syn_report -csynth -model dropper -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/dropper_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dropper -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/dropper_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dropper -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dropper -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.adb 
Execute         db_write -model dropper -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dropper -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insertChecksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model insertChecksum -top_prefix icmp_server_top_ -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ic_wordCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streamSource_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insertChecksum' pipeline 'insertChecksum' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insertChecksum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 462.285 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl insertChecksum -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top_insertChecksum 
Execute         gen_rtl insertChecksum -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top_insertChecksum 
Execute         syn_report -csynth -model insertChecksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/insertChecksum_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model insertChecksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/insertChecksum_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model insertChecksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model insertChecksum -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.adb 
Execute         db_write -model insertChecksum -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info insertChecksum -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'icmp_server_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model icmp_server_top -top_prefix  -sub_prefix icmp_server_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/s_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/s_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/s_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/s_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/udpIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/udpIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/udpIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/udpIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/ttlIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/ttlIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/ttlIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/ttlIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/m_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/m_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/m_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'icmp_server_top/m_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'icmp_server_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_axis_to_net_axis<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_axis_to_net_axis<64>.1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_axis_to_net_axis<64>.2 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process check_icmp_checksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process dropper is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process insertChecksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_axis_to_net_axis<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for icmp_server_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'icmp_server_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 464.715 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl icmp_server_top -istop -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/vhdl/icmp_server_top 
Execute         gen_rtl icmp_server_top -istop -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/verilog/icmp_server_top 
Execute         syn_report -csynth -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/icmp_server_top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/icmp_server_top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model icmp_server_top -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.adb 
Execute         db_write -model icmp_server_top -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info icmp_server_top -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top 
Execute         export_constraint_db -f -tool general -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.constraint.tcl 
Execute         syn_report -designview -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.design.xml 
Command         syn_report done; 0.32 sec.
Execute         syn_report -csynthDesign -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model icmp_server_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks icmp_server_top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain icmp_server_top 
INFO-FLOW: Model list for RTL component generation: convert_axis_to_net_axis<64> convert_axis_to_net_axis<64>.1 convert_axis_to_net_axis<64>.2 convert_net_axis_to_axis<64> check_icmp_checksum udpPortUnreachable udpAddIpHeader dropper insertChecksum icmp_server_top
INFO-FLOW: Handling components in module [convert_axis_to_net_axis_64_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.compgen.tcl 
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Handling components in module [convert_axis_to_net_axis_64_1] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.compgen.tcl 
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Handling components in module [convert_axis_to_net_axis_64_2] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.compgen.tcl 
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_64_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.compgen.tcl 
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Found component icmp_server_top_regslice_both.
INFO-FLOW: Append model icmp_server_top_regslice_both
INFO-FLOW: Handling components in module [check_icmp_checksum] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.compgen.tcl 
INFO-FLOW: Handling components in module [udpPortUnreachable] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.compgen.tcl 
INFO-FLOW: Handling components in module [udpAddIpHeader] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.compgen.tcl 
INFO-FLOW: Handling components in module [dropper] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.compgen.tcl 
INFO-FLOW: Handling components in module [insertChecksum] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.compgen.tcl 
INFO-FLOW: Handling components in module [icmp_server_top] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.compgen.tcl 
INFO-FLOW: Found component icmp_server_top_fifo_w128_d2_S.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: Found component icmp_server_top_fifo_w128_d2_S.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: Found component icmp_server_top_fifo_w128_d2_S.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: Found component icmp_server_top_fifo_w128_d2_S.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: Found component icmp_server_top_fifo_w73_d64_A.
INFO-FLOW: Append model icmp_server_top_fifo_w73_d64_A
INFO-FLOW: Found component icmp_server_top_fifo_w1_d8_S.
INFO-FLOW: Append model icmp_server_top_fifo_w1_d8_S
INFO-FLOW: Found component icmp_server_top_fifo_w16_d16_S.
INFO-FLOW: Append model icmp_server_top_fifo_w16_d16_S
INFO-FLOW: Found component icmp_server_top_fifo_w128_d192_A.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d192_A
INFO-FLOW: Found component icmp_server_top_fifo_w64_d64_A.
INFO-FLOW: Append model icmp_server_top_fifo_w64_d64_A
INFO-FLOW: Found component icmp_server_top_fifo_w16_d16_S.
INFO-FLOW: Append model icmp_server_top_fifo_w16_d16_S
INFO-FLOW: Found component icmp_server_top_fifo_w128_d16_A.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d16_A
INFO-FLOW: Found component icmp_server_top_fifo_w128_d16_A.
INFO-FLOW: Append model icmp_server_top_fifo_w128_d16_A
INFO-FLOW: Append model convert_axis_to_net_axis_64_s
INFO-FLOW: Append model convert_axis_to_net_axis_64_1
INFO-FLOW: Append model convert_axis_to_net_axis_64_2
INFO-FLOW: Append model convert_net_axis_to_axis_64_s
INFO-FLOW: Append model check_icmp_checksum
INFO-FLOW: Append model udpPortUnreachable
INFO-FLOW: Append model udpAddIpHeader
INFO-FLOW: Append model dropper
INFO-FLOW: Append model insertChecksum
INFO-FLOW: Append model icmp_server_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_regslice_both icmp_server_top_fifo_w128_d2_S icmp_server_top_fifo_w128_d2_S icmp_server_top_fifo_w128_d2_S icmp_server_top_fifo_w128_d2_S icmp_server_top_fifo_w73_d64_A icmp_server_top_fifo_w1_d8_S icmp_server_top_fifo_w16_d16_S icmp_server_top_fifo_w128_d192_A icmp_server_top_fifo_w64_d64_A icmp_server_top_fifo_w16_d16_S icmp_server_top_fifo_w128_d16_A icmp_server_top_fifo_w128_d16_A convert_axis_to_net_axis_64_s convert_axis_to_net_axis_64_1 convert_axis_to_net_axis_64_2 convert_net_axis_to_axis_64_s check_icmp_checksum udpPortUnreachable udpAddIpHeader dropper insertChecksum icmp_server_top
INFO-FLOW: Generating /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_regslice_both
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d2_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w73_d64_A
INFO-FLOW: To file: write model icmp_server_top_fifo_w1_d8_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w16_d16_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d192_A
INFO-FLOW: To file: write model icmp_server_top_fifo_w64_d64_A
INFO-FLOW: To file: write model icmp_server_top_fifo_w16_d16_S
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d16_A
INFO-FLOW: To file: write model icmp_server_top_fifo_w128_d16_A
INFO-FLOW: To file: write model convert_axis_to_net_axis_64_s
INFO-FLOW: To file: write model convert_axis_to_net_axis_64_1
INFO-FLOW: To file: write model convert_axis_to_net_axis_64_2
INFO-FLOW: To file: write model convert_net_axis_to_axis_64_s
INFO-FLOW: To file: write model check_icmp_checksum
INFO-FLOW: To file: write model udpPortUnreachable
INFO-FLOW: To file: write model udpAddIpHeader
INFO-FLOW: To file: write model dropper
INFO-FLOW: To file: write model insertChecksum
INFO-FLOW: To file: write model icmp_server_top
INFO-FLOW: Generating /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.200 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/vlog' tclDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db' modelList='icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w73_d64_A
icmp_server_top_fifo_w1_d8_S
icmp_server_top_fifo_w16_d16_S
icmp_server_top_fifo_w128_d192_A
icmp_server_top_fifo_w64_d64_A
icmp_server_top_fifo_w16_d16_S
icmp_server_top_fifo_w128_d16_A
icmp_server_top_fifo_w128_d16_A
convert_axis_to_net_axis_64_s
convert_axis_to_net_axis_64_1
convert_axis_to_net_axis_64_2
convert_net_axis_to_axis_64_s
check_icmp_checksum
udpPortUnreachable
udpAddIpHeader
dropper
insertChecksum
icmp_server_top
' expOnly='0'
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dataIn_internal_U(icmp_server_top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'udpIn_internal_U(icmp_server_top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ttlIn_internal_U(icmp_server_top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dataOut_internal_U(icmp_server_top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'packageBuffer1_U(icmp_server_top_fifo_w73_d64_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'validFifo_U(icmp_server_top_fifo_w1_d8_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_U(icmp_server_top_fifo_w16_d16_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'udpPort2addIpHeader_data_U(icmp_server_top_fifo_w128_d192_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'udpPort2addIpHeader_header_U(icmp_server_top_fifo_w64_d64_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_U(icmp_server_top_fifo_w16_d16_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_U(icmp_server_top_fifo_w128_d16_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_U(icmp_server_top_fifo_w128_d16_A)' using Vivado Default RAMs.
Command         ap_source done; 0.21 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 468.547 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name convert_axis_to_net_axis_64_s
INFO-FLOW: No bind nodes found for module_name convert_axis_to_net_axis_64_1
INFO-FLOW: No bind nodes found for module_name convert_axis_to_net_axis_64_2
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_64_s
INFO-FLOW: No bind nodes found for module_name dropper
INFO-FLOW: No bind nodes found for module_name icmp_server_top
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w73_d64_A
icmp_server_top_fifo_w1_d8_S
icmp_server_top_fifo_w16_d16_S
icmp_server_top_fifo_w128_d192_A
icmp_server_top_fifo_w64_d64_A
icmp_server_top_fifo_w16_d16_S
icmp_server_top_fifo_w128_d16_A
icmp_server_top_fifo_w128_d16_A
convert_axis_to_net_axis_64_s
convert_axis_to_net_axis_64_1
convert_axis_to_net_axis_64_2
convert_net_axis_to_axis_64_s
check_icmp_checksum
udpPortUnreachable
udpAddIpHeader
dropper
insertChecksum
icmp_server_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.constraint.tcl 
Execute         sc_get_clocks icmp_server_top 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP icmp_server_top DATA {icmp_server_top {DEPTH 1 CHILDREN {convert_axis_to_net_axis_64_s check_icmp_checksum convert_axis_to_net_axis_64_1 convert_axis_to_net_axis_64_2 convert_net_axis_to_axis_64_s udpPortUnreachable dropper udpAddIpHeader insertChecksum} AREA {DSP 0 BRAM 4 URAM 0}} convert_axis_to_net_axis_64_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} check_icmp_checksum {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_3_fu_437_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_17_fu_455_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_4_fu_461_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_4_fu_485_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_18_fu_503_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_5_fu_509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_7_fu_579_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_20_fu_597_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_7_fu_603_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_5_fu_647_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_19_fu_665_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_6_fu_671_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_9_fu_721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_22_fu_739_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_9_fu_745_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_8_fu_778_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_21_fu_796_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_8_fu_802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_11_fu_848_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_24_fu_866_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_11_fu_872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_10_fu_896_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_23_fu_914_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_10_fu_920_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_13_fu_966_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_26_fu_984_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_13_fu_990_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_12_fu_1014_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_25_fu_1032_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_12_fu_1038_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_14_fu_1055_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_2_fu_1084_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_16_fu_1102_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_3_fu_1108_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_1346_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1691_fu_1352_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1691 VARIABLE add_ln1691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln229_fu_1370_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_1128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_14_fu_1146_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_1152_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_1_fu_1168_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_15_fu_1186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_2_fu_1192_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_6_fu_339_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convert_axis_to_net_axis_64_1 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_axis_to_net_axis_64_2 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_64_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} udpPortUnreachable {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_315_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_1_fu_325_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_2_fu_335_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_3_fu_345_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_4_fu_451_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_5_fu_461_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_6_fu_471_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_7_fu_481_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE add_ln223_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_504_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_544_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1542_fu_550_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1542 VARIABLE add_ln1542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_572_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dropper {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} udpAddIpHeader {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inputVector_V_fu_533_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE inputVector_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insertChecksum {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_260_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 470.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for icmp_server_top.
INFO: [VLOG 209-307] Generating Verilog RTL for icmp_server_top.
Execute         syn_report -model icmp_server_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 227.67 MHz
Command       autosyn done; 3.93 sec.
Command     csynth_design done; 14.19 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 0.79 seconds. Elapsed time: 14.19 seconds; current allocated memory: -741.215 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1 opened at Sat Mar 18 14:31:50 +03 2023
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.01 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 1.1 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute     set_top icmp_server_top 
INFO: [HLS 200-1510] Running: set_top icmp_server_top 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp' to the project
Execute     add_files -tb test_icmp_server.cpp 
INFO: [HLS 200-1510] Running: add_files -tb test_icmp_server.cpp 
WARNING: [HLS 200-40] Cannot find test bench file 'test_icmp_server.cpp'
Execute     export_design -format ip_catalog -ipname icmp_server -display_name ICMP Server -vendor xilinx.labs -version 1.67 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -ipname icmp_server -display_name ICMP Server -vendor xilinx.labs -version 1.67 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -xo 
Execute       config_export -display_name=ICMP Server -format=ip_catalog -ipname=icmp_server -vendor=xilinx.labs -version=1.67 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.labs -version 1.67 -ipname icmp_server -display_name {ICMP Server}
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.200 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=icmp_server_top xml_exists=0
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to icmp_server_top
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_regslice_both
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w128_d2_S
icmp_server_top_fifo_w73_d64_A
icmp_server_top_fifo_w1_d8_S
icmp_server_top_fifo_w16_d16_S
icmp_server_top_fifo_w128_d192_A
icmp_server_top_fifo_w64_d64_A
icmp_server_top_fifo_w16_d16_S
icmp_server_top_fifo_w128_d16_A
icmp_server_top_fifo_w128_d16_A
convert_axis_to_net_axis_64_s
convert_axis_to_net_axis_64_1
convert_axis_to_net_axis_64_2
convert_net_axis_to_axis_64_s
check_icmp_checksum
udpPortUnreachable
udpAddIpHeader
dropper
insertChecksum
icmp_server_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_1.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_axis_to_net_axis_64_2.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/convert_net_axis_to_axis_64_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/check_icmp_checksum.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpPortUnreachable.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/udpAddIpHeader.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/dropper.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/insertChecksum.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.constraint.tcl 
Execute       sc_get_clocks icmp_server_top 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to icmp_server_top
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=icmp_server_top
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.constraint.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/icmp_server_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s icmp_server_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file icmp_server_prj/solution1/impl/export.zip
Command     export_design done; 13.85 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.51 seconds. CPU system time: 0.68 seconds. Elapsed time: 13.85 seconds; current allocated memory: -930.121 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server/icmp_server_prj/solution1 opened at Sat Mar 18 14:32:07 +03 2023
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.01 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {ICMP Server} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {ICMP Server}
Execute       config_export -display_name ICMP Server 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=icmp_server 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=icmp_server
Execute       config_export -ipname=icmp_server 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=xilinx.labs 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx.labs
Execute       config_export -vendor=xilinx.labs 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=1.67 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.67
Execute       config_export -version=1.67 
Command     open_solution done; 1.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute     set_top icmp_server_top 
INFO: [HLS 200-1510] Running: set_top icmp_server_top 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/icmp_server 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp' to the project
Execute     add_files -tb test_icmp_server.cpp 
INFO: [HLS 200-1510] Running: add_files -tb test_icmp_server.cpp 
WARNING: [HLS 200-40] Cannot find test bench file 'test_icmp_server.cpp'
Execute     cleanup_all 
