Classic Timing Analyzer report for Chapter5-3
Tue May 10 10:51:07 2022
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'cp'
  7. Clock Hold: 'cp'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                 ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.968 ns                         ; 4bit_count_async:inst|FF:inst21|inst ; Q3                                   ; cp         ; --       ; 0            ;
; Clock Setup: 'cp'            ; N/A                                      ; None          ; 250.88 MHz ( period = 3.986 ns ) ; 4bit_count_async:inst|FF:inst21|inst ; 4bit_count_async:inst|FF:inst21|inst ; cp         ; cp       ; 0            ;
; Clock Hold: 'cp'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 4bit_count_async:inst|FF:inst21|inst ; 4bit_count_async:inst|FF:inst21|inst ; cp         ; cp       ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                      ;                                      ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cp              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cp'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 250.88 MHz ( period = 3.986 ns )               ; 4bit_count_async:inst|FF:inst21|inst ; 4bit_count_async:inst|FF:inst21|inst ; cp         ; cp       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4bit_count_async:inst|FF:inst20|inst ; 4bit_count_async:inst|FF:inst20|inst ; cp         ; cp       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4bit_count_async:inst|FF:inst|inst   ; 4bit_count_async:inst|FF:inst|inst   ; cp         ; cp       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4bit_count_async:inst|FF:inst19|inst ; 4bit_count_async:inst|FF:inst19|inst ; cp         ; cp       ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cp'                                                                                                                                                                                                                    ;
+------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                 ; To                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 4bit_count_async:inst|FF:inst21|inst ; 4bit_count_async:inst|FF:inst21|inst ; cp         ; cp       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_count_async:inst|FF:inst20|inst ; 4bit_count_async:inst|FF:inst20|inst ; cp         ; cp       ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To ; From Clock ;
+-------+--------------+------------+--------------------------------------+----+------------+
; N/A   ; None         ; 9.968 ns   ; 4bit_count_async:inst|FF:inst21|inst ; Q3 ; cp         ;
; N/A   ; None         ; 9.449 ns   ; 4bit_count_async:inst|FF:inst20|inst ; Q2 ; cp         ;
; N/A   ; None         ; 7.555 ns   ; 4bit_count_async:inst|FF:inst19|inst ; Q1 ; cp         ;
; N/A   ; None         ; 5.993 ns   ; 4bit_count_async:inst|FF:inst|inst   ; Q0 ; cp         ;
+-------+--------------+------------+--------------------------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue May 10 10:51:07 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Chapter5-3 -c Chapter5-3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cp" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "4bit_count_async:inst|inst18" as buffer
    Info: Detected gated clock "4bit_count_async:inst|inst17" as buffer
    Info: Detected ripple clock "4bit_count_async:inst|FF:inst20|inst" as buffer
    Info: Detected ripple clock "4bit_count_async:inst|FF:inst19|inst" as buffer
    Info: Detected ripple clock "4bit_count_async:inst|FF:inst|inst" as buffer
Info: Clock "cp" has Internal fmax of 250.88 MHz between source register "4bit_count_async:inst|FF:inst21|inst" and destination register "4bit_count_async:inst|FF:inst21|inst" (period= 3.986 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 1; COMB Node = '4bit_count_async:inst|FF:inst21|inst~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.406 ns
        Info: + Shortest clock path from clock "cp" to destination register is 3.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'cp'
            Info: 2: + IC(0.885 ns) + CELL(0.712 ns) = 2.454 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 5; REG Node = '4bit_count_async:inst|FF:inst|inst'
            Info: 3: + IC(0.227 ns) + CELL(0.053 ns) = 2.734 ns; Loc. = LCCOMB_X10_Y3_N30; Fanout = 1; COMB Node = '4bit_count_async:inst|inst18'
            Info: 4: + IC(0.581 ns) + CELL(0.618 ns) = 3.933 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
            Info: Total cell delay = 2.240 ns ( 56.95 % )
            Info: Total interconnect delay = 1.693 ns ( 43.05 % )
        Info: - Longest clock path from clock "cp" to source register is 7.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'cp'
            Info: 2: + IC(0.885 ns) + CELL(0.712 ns) = 2.454 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 5; REG Node = '4bit_count_async:inst|FF:inst|inst'
            Info: 3: + IC(0.242 ns) + CELL(0.712 ns) = 3.408 ns; Loc. = LCFF_X10_Y3_N23; Fanout = 4; REG Node = '4bit_count_async:inst|FF:inst19|inst'
            Info: 4: + IC(0.225 ns) + CELL(0.154 ns) = 3.787 ns; Loc. = LCCOMB_X10_Y3_N8; Fanout = 1; COMB Node = '4bit_count_async:inst|inst17'
            Info: 5: + IC(0.646 ns) + CELL(0.712 ns) = 5.145 ns; Loc. = LCFF_X5_Y3_N25; Fanout = 3; REG Node = '4bit_count_async:inst|FF:inst20|inst'
            Info: 6: + IC(0.723 ns) + CELL(0.272 ns) = 6.140 ns; Loc. = LCCOMB_X10_Y3_N30; Fanout = 1; COMB Node = '4bit_count_async:inst|inst18'
            Info: 7: + IC(0.581 ns) + CELL(0.618 ns) = 7.339 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
            Info: Total cell delay = 4.037 ns ( 55.01 % )
            Info: Total interconnect delay = 3.302 ns ( 44.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "cp" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "4bit_count_async:inst|FF:inst21|inst" and destination pin or register "4bit_count_async:inst|FF:inst21|inst" for clock "cp" (Hold time is 3.065 ns)
    Info: + Largest clock skew is 3.406 ns
        Info: + Longest clock path from clock "cp" to destination register is 7.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'cp'
            Info: 2: + IC(0.885 ns) + CELL(0.712 ns) = 2.454 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 5; REG Node = '4bit_count_async:inst|FF:inst|inst'
            Info: 3: + IC(0.242 ns) + CELL(0.712 ns) = 3.408 ns; Loc. = LCFF_X10_Y3_N23; Fanout = 4; REG Node = '4bit_count_async:inst|FF:inst19|inst'
            Info: 4: + IC(0.225 ns) + CELL(0.154 ns) = 3.787 ns; Loc. = LCCOMB_X10_Y3_N8; Fanout = 1; COMB Node = '4bit_count_async:inst|inst17'
            Info: 5: + IC(0.646 ns) + CELL(0.712 ns) = 5.145 ns; Loc. = LCFF_X5_Y3_N25; Fanout = 3; REG Node = '4bit_count_async:inst|FF:inst20|inst'
            Info: 6: + IC(0.723 ns) + CELL(0.272 ns) = 6.140 ns; Loc. = LCCOMB_X10_Y3_N30; Fanout = 1; COMB Node = '4bit_count_async:inst|inst18'
            Info: 7: + IC(0.581 ns) + CELL(0.618 ns) = 7.339 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
            Info: Total cell delay = 4.037 ns ( 55.01 % )
            Info: Total interconnect delay = 3.302 ns ( 44.99 % )
        Info: - Shortest clock path from clock "cp" to source register is 3.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'cp'
            Info: 2: + IC(0.885 ns) + CELL(0.712 ns) = 2.454 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 5; REG Node = '4bit_count_async:inst|FF:inst|inst'
            Info: 3: + IC(0.227 ns) + CELL(0.053 ns) = 2.734 ns; Loc. = LCCOMB_X10_Y3_N30; Fanout = 1; COMB Node = '4bit_count_async:inst|inst18'
            Info: 4: + IC(0.581 ns) + CELL(0.618 ns) = 3.933 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
            Info: Total cell delay = 2.240 ns ( 56.95 % )
            Info: Total interconnect delay = 1.693 ns ( 43.05 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 1; COMB Node = '4bit_count_async:inst|FF:inst21|inst~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "cp" to destination pin "Q3" through register "4bit_count_async:inst|FF:inst21|inst" is 9.968 ns
    Info: + Longest clock path from clock "cp" to source register is 7.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.885 ns) + CELL(0.712 ns) = 2.454 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 5; REG Node = '4bit_count_async:inst|FF:inst|inst'
        Info: 3: + IC(0.242 ns) + CELL(0.712 ns) = 3.408 ns; Loc. = LCFF_X10_Y3_N23; Fanout = 4; REG Node = '4bit_count_async:inst|FF:inst19|inst'
        Info: 4: + IC(0.225 ns) + CELL(0.154 ns) = 3.787 ns; Loc. = LCCOMB_X10_Y3_N8; Fanout = 1; COMB Node = '4bit_count_async:inst|inst17'
        Info: 5: + IC(0.646 ns) + CELL(0.712 ns) = 5.145 ns; Loc. = LCFF_X5_Y3_N25; Fanout = 3; REG Node = '4bit_count_async:inst|FF:inst20|inst'
        Info: 6: + IC(0.723 ns) + CELL(0.272 ns) = 6.140 ns; Loc. = LCCOMB_X10_Y3_N30; Fanout = 1; COMB Node = '4bit_count_async:inst|inst18'
        Info: 7: + IC(0.581 ns) + CELL(0.618 ns) = 7.339 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
        Info: Total cell delay = 4.037 ns ( 55.01 % )
        Info: Total interconnect delay = 3.302 ns ( 44.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N17; Fanout = 2; REG Node = '4bit_count_async:inst|FF:inst21|inst'
        Info: 2: + IC(0.583 ns) + CELL(1.952 ns) = 2.535 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 1.952 ns ( 77.00 % )
        Info: Total interconnect delay = 0.583 ns ( 23.00 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4371 megabytes
    Info: Processing ended: Tue May 10 10:51:07 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


