// Seed: 86347429
module module_0;
  assign id_1 = id_1 > 1;
  assign module_2.id_7 = 0;
  tri1 id_3 = 1;
  assign id_3 = 1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(id_2) begin : LABEL_0
    id_4 = #id_5 1;
  end
  module_0 modCall_1 ();
  wire id_6;
  tri1 id_7;
  assign id_4 = 1;
  assign id_7 = 1;
endmodule
