+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1400x1400x1400
MPI ranks:  256
Grids: (4, 8, 8)  (1, 16, 16)  (16, 1, 16)  (16, 16, 1)  (4, 8, 8)  
Time per run: 2.50354 (s)
Performance:  171.826 GFlops/s
Memory usage: 328MB/rank
Tolerance:    0.0005
Max error:    2.6226e-06

Application 28483659 resources: utime ~7403s, stime ~2042s, Rss ~634232, inblocks ~420470, outblocks ~80
