# RISC-V-Single-Cycle-uP
Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture
