# asc_copy_l12l0a_mx_sync (Deprecated)

<!-- md-trans-meta sourceCommit=c891f0c5d5b2ac25c5683ff40810fa381d654ece translatedAt=2026-10-23T00:59:09.873Z pushedAt=2026-10-28T12:55:18.835Z nl=2 -->

## Applicable Products

<!-- npu="950" id1 -->
- Ascend 950PR&950DT products: Supported
<!-- end id1 -->
<!-- npu="A3" id2 -->
- Atlas A3 products: Not supported
<!-- end id2 -->
<!-- npu="910b" id3 -->
- Atlas A2 products: Not supported
<!-- end id3 -->
<!-- npu="310b" id4 -->
- Atlas 200I/500 A2 inference products: Not supported
<!-- end id4 -->
<!-- npu="310p" id5 -->
- Atlas inference product AI Core: Not supported
<!-- end id5 -->
<!-- npu="310p" id6 -->
- Atlas inference product Vector Core: Not supported
<!-- end id6 -->
<!-- npu="910" id7 -->
- Atlas training products: Not supported
<!-- end id7 -->

## Description

The header file path is `"c_api/composite/cube_datamove_composite.h"`.

**The `asc_copy_l12l0a_mx_sync` API is deprecated. Use the [corresponding non-synchronous API](../cube_datamove/asc_copy_l12l0a_mx.md) and the synchronous API [asc_sync](../sync/intra_core_sync/asc_sync.md) instead.**

This API moves the quantization coefficients of the left matrix required during MX matrix computation. The data path is L1 Buffer -> L0A_MX Buffer. The left quantization coefficient matrix is moved in units of 32-byte data fractals (with a fixed data type of `fp8_e8m0_t` and a fractal size of 16×2).

The L0A_MX Buffer is 4 KB in size, and its address mapping relationship with the L0A Buffer is as follows:

$$
L0A\_MX\ Buffer\ Address = L0A\ Buffer\ Address / 16
$$

This API moves quantization coefficients for MX matrix computation and must be used together with the corresponding data movement API [asc_copy_l12l0a](../cube_datamove/asc_copy_l12l0a/asc_copy_l12l0a_2d_arch_3510.md).

This API takes effect only when executed on the AIC.

## Prototype

```cpp

__aicore__ inline void asc_copy_l12l0a_mx_sync(uint64_t dst,
                                               __cbuf__ fp8_e8m0_t* src,
                                               uint16_t x_start_pos,
                                               uint16_t y_start_pos,
                                               uint8_t x_step,
                                               uint8_t y_step,
                                               uint16_t src_stride,
                                               uint16_t dst_stride)
```

## Parameters

**Table 1** Parameter description

| Parameter | Input/Output | Meaning |
|---|---|---|
| dst | Output | Destination operand, stored in the L0A_MX Buffer. The start address must be 32-byte aligned. Value range: $[0, 2^{64}-1]$. |
| src | Input | Source operand, stored in the L1 Buffer, with a fixed data type of `fp8_e8m0_t`. The start address must be 32-byte aligned. |
| x_start_pos | Input | Start fractal position of the source matrix on the X axis, in units of 32 bytes, that is, one fractal. Value range: $[0, 2^{16}-1]$. |
| y_start_pos | Input | Start fractal position of the source matrix on the Y axis, in units of 32 bytes. Value range: $[0, 2^{16}-1]$. |
| x_step | Input | Movement length of the source matrix along the X axis, in units of one fractal, that is, 32 bytes. Value range: $[0, 255]$. |
| y_step | Input | Movement length of the source matrix along the Y axis, in units of 32 bytes. Value range: $[0, 255]$. |
| src_stride | Input | Interval between the start addresses of adjacent fractals of the source matrix along the X axis, in units of 32 bytes. Value range: $[0, 2^{16}-1]$. |
| dst_stride | Input | Interval between the start addresses of adjacent fractals of the destination matrix along the X axis, in units of 32 bytes. Value range: $[0, 2^{16}-1]$. |

Assume that the shape of the left matrix A is $(M, K)$. Then the shape of the ScaleA matrix is $(M, K/32)$, and the data type of ScaleA is `fp8_e8m0_t`. For its fractal arrangement in the L0A_MX Buffer, see [Figure 1](#l12l0a_mx_layout).

**Figure 1** Fractal arrangement of ScaleA in the L0A_MX Buffer<a id="l12l0a_mx_layout"></a>

![Fractal arrangement of ScaleA in the L0A_MX Buffer](../../../figures/scalea_l0a_fractal.png "Fractal arrangement of ScaleA in the L0A_MX Buffer")

[Figure 2](#fig_l12l0a_mx_params) shows the configuration parameters for copying ScaleA from the L1 Buffer to the L0A_MX Buffer. Each row is 32 bytes, corresponding to one fractal in [Figure 1](#l12l0a_mx_layout). `x_step` is the number of fractals in the M dimension, which is $x\_step=M/16=3$ in the example; `y_step` is the number of 32-byte data blocks in the K dimension, which is $y\_step=K/32/2=21$ in the example; `src_stride` and `dst_stride` indicate the interval between the start addresses of adjacent data blocks in the K dimension, with a unit of 32 bytes.

**Figure 2**  Configuration parameters for copying ScaleA from the L1 Buffer to the L0A_MX Buffer<a id="fig_l12l0a_mx_params"></a>

![Configuration parameters for copying ScaleA from the L1 Buffer to the L0A_MX Buffer](../../../figures/LoadData_2D_MX_nd2nz.png "Configuration parameters for copying ScaleA from the L1 Buffer to the L0A_MX Buffer")

## Return Value

None

## Pipeline Type

PIPE_MTE1

## Constraints

### General Constraints

- This API returns directly when it is not called by the AIC.
- The `dst` start address must be 32-byte aligned; otherwise, an address alignment exception is triggered.
- The `src` start address must be 32-byte aligned (L1 Buffer alignment requirement); otherwise, an address alignment exception is triggered.
- `src` is located in the L1 Buffer and `dst` points to the L0A_MX Buffer. They belong to different physical storage units, so there is no scenario where the source operand and destination operand addresses overlap.
- If the destination address of this instruction overlaps with that of other instructions, insert synchronization instructions ([asc_sync_notify](../sync/intra_core_sync/asc_sync_notify.md) and [asc_sync_wait](../sync/intra_core_sync/asc_sync_wait.md)) to serialize the instructions and prevent abnormal data.
- L0A_MX Buffer capacity limit: The total capacity of the L0A_MX Buffer is 4 KB. The sum of the `dst` offset and the copy size must not exceed the boundary; otherwise, an address overflow exception is triggered.
- L1 Buffer capacity limit: The total L1 Buffer capacity is 512 KB. The sum of the `src` offset and the size occupied by the source matrix must not exceed the boundary; otherwise, an address overflow exception is triggered.

### Data Movement Constraints

- This API must be used together with the corresponding data movement API [asc_copy_l12l0a](../cube_datamove/asc_copy_l12l0a/asc_copy_l12l0a_2d_arch_3510.md) so that the quantization coefficients and the left matrix data are written to the mutually mapped L0A_MX Buffer and L0A Buffer addresses.
- When `x_step` or `y_step` is set to 0, this API is treated as a NOP (no operation). Avoid passing 0 unintentionally; otherwise, no valid data is produced and instruction scheduling overhead increases.
- The fractal of the quantization coefficient matrix is fixed at $(16, 2)$, corresponding to a fractal of $(16, 32)$ in the L0A Buffer, occupying $1/16$ of the L0A Buffer address space. The API uses a complete 32-byte fractal as the minimum data movement granularity and does not support moving only part of the elements within a fractal. Invalid elements in a fractal must be filled before the call according to the subsequent matrix computation requirements. `dst` and `dst_stride` must be set according to the address constraints; otherwise, a data movement exception is triggered.

## Examples

For the complete project example in the repository, see [mmad_mx example](../../../../../../examples/02_simd_c_api/03_c_api/03_matrix_compute/mmad_mx).

After saving the code as `examples.asc`, you can compile and run it using the `bisheng` command. The `--npu-arch` parameter must be set to the NPU architecture corresponding to the actual product model. For the mapping between products and NPU architectures, see [`__NPU_ARCH__`](../../../../guide/programming_guide/language_extension/simd_builtin_keywords.md#npu-arch).

<!-- npu="950" id8 -->
The NPU architecture corresponding to the Ascend 950PR&950DT products is `dav-3510`. The compile and run command is as follows:

```bash
bisheng examples.asc -o main --npu-arch=dav-3510 && ./main
```
<!-- end id8 -->

```cpp
#include <cmath>
#include <cstdint>
#include <iostream>
#include <vector>
#include "c_api/asc_simd.h"
#include "acl/acl.h"

namespace {
constexpr uint32_t M = 128;
constexpr uint32_t K = 128;
constexpr uint32_t N = 128;
constexpr uint32_t SCALE_K = K / 32;
constexpr uint32_t CUBE_M = 16;
constexpr uint32_t CUBE_K = 32;
constexpr uint8_t FP8_ONE = 0x38;
constexpr uint8_t FP8_NEG_ONE = 0xB8;

__global__ __cube__ void AscCopyL12l0aMxKernel(__gm__ uint8_t* a, __gm__ uint8_t* scale_a,
    __gm__ uint8_t* b, __gm__ uint8_t* scale_b, __gm__ float* output)
{
    asc_init();
    __cbuf__ fp8_e4m3fn_t a_l1[M * K], b_l1[N * K];
    __cbuf__ fp8_e8m0_t scale_a_l1[M * SCALE_K], scale_b_l1[N * SCALE_K];
    __ca__ fp8_e4m3fn_t a_l0[M * K];
    __cb__ fp8_e4m3fn_t b_l0[N * K];
    __cc__ float c_l0[M * N];

    // Configure the Nz format of the 128 x 128 matrix and its quantization coefficient matrix.
    asc_set_gm2l1_nz_para(1, 1, 128, 0);
    asc_copy_gm2l1_nd2nz(a_l1, reinterpret_cast<__gm__ fp8_e4m3fn_t*>(a), K, 0, M, K, 0, false);
    asc_set_gm2l1_nz_para(1, 1, 2, 0);
    asc_copy_gm2l1_dn2nz(reinterpret_cast<__cbuf__ half*>(scale_a_l1),
        reinterpret_cast<__gm__ half*>(scale_a), SCALE_K, 0, SCALE_K / 2, M, 0, false);
    asc_set_gm2l1_nz_para(1, 1, 128, 0);
    asc_copy_gm2l1_nd2nz(b_l1, reinterpret_cast<__gm__ fp8_e4m3fn_t*>(b), K, 0, N, K, 0, false);
    asc_set_gm2l1_nz_para(1, 1, 2, 0);
    asc_copy_gm2l1_dn2nz(reinterpret_cast<__cbuf__ half*>(scale_b_l1),
        reinterpret_cast<__gm__ half*>(scale_b), SCALE_K, 0, SCALE_K / 2, N, 0, false);
    // Wait until matrix and scale transfers finish before PIPE_MTE1 reads L1 Buffer.
    asc_sync_notify(PIPE_MTE2, PIPE_MTE1, EVENT_ID0);
    asc_sync_wait(PIPE_MTE2, PIPE_MTE1, EVENT_ID0);

    // Move A and ScaleA to their mapped L0A Buffer and L0A_MX Buffer addresses.
    asc_copy_l12l0a(a_l0, a_l1, 0, 0, M / CUBE_M, K / CUBE_K, M / CUBE_M, M / CUBE_M);
    asc_copy_l12l0a_mx_sync(static_cast<uint64_t>(reinterpret_cast<uintptr_t>(a_l0)) / 16,
        scale_a_l1, 0, 0, M / CUBE_M, SCALE_K / 2, SCALE_K / 2, SCALE_K / 2);
    // Move B and ScaleB to L0B Buffer and L0B_MX Buffer to provide the second MX operand.
    asc_copy_l12l0b(b_l0, b_l1, 0, 0, N / CUBE_M, K / CUBE_K, N / CUBE_M, N / CUBE_M);
    asc_copy_l12l0b_mx(static_cast<uint64_t>(reinterpret_cast<uintptr_t>(b_l0)) / 16,
        scale_b_l1, 0, 0, N / CUBE_M, SCALE_K / 2, SCALE_K / 2, SCALE_K / 2);
    asc_sync_notify(PIPE_MTE1, PIPE_M, EVENT_ID0);
    asc_sync_wait(PIPE_MTE1, PIPE_M, EVENT_ID0);

    // Run the 128x128x128 MX matrix multiplication after all L0A Buffer and L0B Buffer operands are ready.
    asc_mmad_mx(c_l0, a_l0, b_l0, M, K, N, 0, true, false, true);
    asc_sync_notify(PIPE_M, PIPE_FIX, EVENT_ID0);
    asc_sync_wait(PIPE_M, PIPE_FIX, EVENT_ID0);

    // Convert the Nz result in L0C to ND format and move it back to GM.
    asc_set_l0c_copy_nz_para(1, 0, 0);
    asc_copy_l0c2gm(output, c_l0, N, M, N, M, 0, 0, 0,
        static_cast<uint64_t>(QuantMode_t::NoQuant), 0, false, true,
        static_cast<uint64_t>(QuantMode_post::NoConv), 0, false, 0, false, false, false, false);
    asc_sync_pipe(PIPE_FIX);
}

float DecodeScale(uint8_t value)
{
    return std::ldexp(1.0f, static_cast<int32_t>(value) - 127);
}

void PrintRow(const char* label, const std::vector<float>& data)
{
    std::cout << label << ':';
    for (uint32_t i = 0; i < 8; ++i) {
        std::cout << ' ' << data[i];
    }
    std::cout << " ..." << std::endl;
}
} // namespace

int main()
{
    // Generate deterministic FP8 inputs, nonuniform ScaleA, and the host-side golden result.
    std::vector<uint8_t> a(M * K), b(N * K);
    std::vector<uint8_t> scale_a(M * SCALE_K), scale_b(N * SCALE_K, 127);
    std::vector<float> output(M * N), golden(M * N);
    for (uint32_t row = 0; row < M; ++row) {
        for (uint32_t k = 0; k < K; ++k) {
            a[row * K + k] = ((row + 2 * k) % 5 < 2) ? FP8_ONE : FP8_NEG_ONE;
        }
        for (uint32_t block = 0; block < SCALE_K; ++block) {
            scale_a[row * SCALE_K + block] = 126 + (row + block) % 3;
        }
    }
    for (uint32_t col = 0; col < N; ++col) {
        for (uint32_t k = 0; k < K; ++k) {
            b[col * K + k] = ((3 * col + k) % 7 < 3) ? FP8_ONE : FP8_NEG_ONE;
        }
    }
    for (uint32_t row = 0; row < M; ++row) {
        for (uint32_t col = 0; col < N; ++col) {
            for (uint32_t k = 0; k < K; ++k) {
                const float a_value = (a[row * K + k] == FP8_ONE ? 1.0f : -1.0f) *
                    DecodeScale(scale_a[row * SCALE_K + k / 32]);
                const float b_value = b[col * K + k] == FP8_ONE ? 1.0f : -1.0f;
                golden[row * N + col] += a_value * b_value;
            }
        }
    }

    aclInit(nullptr);
    aclrtSetDevice(0);
    uint8_t *a_device = nullptr, *b_device = nullptr;
    uint8_t *scale_a_device = nullptr, *scale_b_device = nullptr;
    float* output_device = nullptr;
    aclrtMalloc(reinterpret_cast<void**>(&a_device), a.size(), ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc(reinterpret_cast<void**>(&b_device), b.size(), ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc(reinterpret_cast<void**>(&scale_a_device), scale_a.size(), ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc(reinterpret_cast<void**>(&scale_b_device), scale_b.size(), ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc(reinterpret_cast<void**>(&output_device), output.size() * sizeof(float), ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMemcpy(a_device, a.size(), a.data(), a.size(), ACL_MEMCPY_HOST_TO_DEVICE);
    aclrtMemcpy(b_device, b.size(), b.data(), b.size(), ACL_MEMCPY_HOST_TO_DEVICE);
    aclrtMemcpy(scale_a_device, scale_a.size(), scale_a.data(), scale_a.size(), ACL_MEMCPY_HOST_TO_DEVICE);
    aclrtMemcpy(scale_b_device, scale_b.size(), scale_b.data(), scale_b.size(), ACL_MEMCPY_HOST_TO_DEVICE);
    AscCopyL12l0aMxKernel<<<1, 0>>>(a_device, scale_a_device, b_device, scale_b_device, output_device);
    aclrtSynchronizeDevice();
    aclrtMemcpy(output.data(), output.size() * sizeof(float), output_device, output.size() * sizeof(float),
        ACL_MEMCPY_DEVICE_TO_HOST);

    PrintRow("Output row 0", output);
    PrintRow("Golden row 0", golden);
    bool passed = true;
    for (uint32_t i = 0; i < output.size(); ++i) {
        if (std::fabs(output[i] - golden[i]) > 1e-5f) {
            passed = false;
            break;
        }
    }
    std::cout << (passed ? "[Success] asc_copy_l12l0a_mx result is correct."
                         : "[Failed] asc_copy_l12l0a_mx result mismatch.") << std::endl;

    aclrtFree(a_device);
    aclrtFree(b_device);
    aclrtFree(scale_a_device);
    aclrtFree(scale_b_device);
    aclrtFree(output_device);
    aclrtResetDevice(0);
    aclFinalize();
    return passed ? 0 : 1;
}
```
