<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>TBNZ -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">TBNZ</h2><p id="desc">
      <p class="aml">Test bit and Branch if Nonzero compares the value of a bit in a general-purpose register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">b5</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">b40</td><td colspan="14" class="lr">imm14</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td></td><td colspan="6"></td><td class="droppedname">op</td><td colspan="5"></td><td colspan="14"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">14-bit signed PC-relative branch offset</h4><p class="asm-code"><a name="TBNZ_only_testbranch" id="TBNZ_only_testbranch">TBNZ  <a href="#r" title="Width specifier (field &quot;b5&quot;) [W,X]">&lt;R&gt;</a><a href="#t" title="General-purpose register number [0-30] to be tested or ZR (31) (field &quot;Rt&quot;)">&lt;t&gt;</a>, #<a href="#imm" title="Bit number to be tested [0-63] (field &quot;b5:b40&quot;)">&lt;imm&gt;</a>, <a href="#label" title="Label to be conditionally branched to (field imm14)">&lt;label&gt;</a></a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);

integer datasize = if b5 == '1' then 64 else 32;
integer bit_pos = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(b5:b40);
bits(64) offset = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm14:'00', 64);</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;R&gt;</td><td><a name="r" id="r">
        Is a width specifier, 
    encoded in 
    <q>b5</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">b5</th>
                <th class="symbol">&lt;R&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">W</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">X</td>
              </tr>
            </tbody>
          
        </table>
        In assembler source code an 'X' specifier is always permitted, but a 'W' specifier is only permitted when the bit number is less than 32.
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;t&gt;</td><td><a name="t" id="t">
        
          <p class="aml">Is the number [0-30] of the general-purpose register to be tested or the name ZR (31), encoded in the "Rt" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm">
        
          <p class="aml">Is the bit number to be tested, in the range 0 to 63, encoded in "b5:b40".</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;label&gt;</td><td><a name="label" id="label">
        
          <p class="aml">Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-32KB, is encoded as "imm14" times 4.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) operand = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[t];

if operand&lt;bit_pos&gt; == op then
    <a href="shared_pseudocode.html#impl-shared.BranchTo.2" title="function: BranchTo(bits(N) target, BranchType branch_type)">BranchTo</a>(<a href="shared_pseudocode.html#impl-aarch64.PC.read.0" title="accessor: bits(64) PC[]">PC</a>[] + offset, <a href="shared_pseudocode.html#BranchType_JMP" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT,&#13; BranchType_RET, BranchType_JMP, BranchType_EXCEPTION,&#13; BranchType_UNKNOWN}">BranchType_JMP</a>);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
