

================================================================
== Vitis HLS Report for 'SgdLR'
================================================================
* Date:           Sun Jun 23 07:18:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4969201|  4969201|  31.366 ms|  31.366 ms|  4969202|  4969202|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_SgdLR_Pipeline_DOT_fu_93      |SgdLR_Pipeline_DOT     |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
        |grp_SgdLR_Pipeline_GRAD_fu_103    |SgdLR_Pipeline_GRAD    |     1036|     1036|   5.180 us|   5.180 us|   1036|   1036|       no|
        |grp_SgdLR_Pipeline_UPDATE_fu_112  |SgdLR_Pipeline_UPDATE  |     1045|     1045|   5.225 us|   5.225 us|   1045|   1045|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EPOCH_TRAINING_INST  |  4969200|  4969200|     12423|          -|          -|   400|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    2030|   2382|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    736|    -|
|Register         |        -|    -|     291|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   12|    2321|   3214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    5|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_SgdLR_Pipeline_DOT_fu_93             |SgdLR_Pipeline_DOT                   |        0|   0|  205|   190|    0|
    |grp_SgdLR_Pipeline_GRAD_fu_103           |SgdLR_Pipeline_GRAD                  |        0|   0|  190|   118|    0|
    |grp_SgdLR_Pipeline_UPDATE_fu_112         |SgdLR_Pipeline_UPDATE                |        0|   0|  254|    94|    0|
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U16  |faddfsub_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|   421|    0|
    |fdiv_32ns_32ns_32_30_no_dsp_1_U17        |fdiv_32ns_32ns_32_30_no_dsp_1        |        0|   0|    0|     0|    0|
    |fexp_32ns_32ns_32_31_full_dsp_1_U19      |fexp_32ns_32ns_32_31_full_dsp_1      |        0|   7|  817|  1235|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U20        |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|   324|    0|
    |sitofp_32ns_32_7_no_dsp_1_U18            |sitofp_32ns_32_7_no_dsp_1            |        0|   0|    0|     0|    0|
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                    |                                     |        0|  12| 2030|  2382|    0|
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |gradient_U  |gradient_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_162_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln63_fu_198_p2     |         +|   0|  0|  14|           7|           1|
    |icmp_ln60_fu_156_p2    |      icmp|   0|  0|  14|           9|           8|
    |icmp_ln63_fu_171_p2    |      icmp|   0|  0|  14|           7|           7|
    |select_ln60_fu_177_p3  |    select|   0|  0|   7|           1|           1|
    |xor_ln26_fu_215_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  96|          65|          51|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  458|         91|    1|         91|
    |data_address0         |   14|          3|   17|         51|
    |data_ce0              |   14|          3|    1|          3|
    |gradient_address0     |   14|          3|   10|         30|
    |gradient_ce0          |   14|          3|    1|          3|
    |gradient_we0          |    9|          2|    1|          2|
    |grp_fu_119_ce         |   14|          3|    1|          3|
    |grp_fu_119_opcode     |   25|          5|    2|         10|
    |grp_fu_119_p0         |   25|          5|   32|        160|
    |grp_fu_119_p1         |   25|          5|   32|        160|
    |grp_fu_309_ce         |   20|          4|    1|          4|
    |grp_fu_309_p0         |   20|          4|   32|        128|
    |grp_fu_309_p1         |   20|          4|   32|        128|
    |indvar_flatten_fu_68  |    9|          2|    9|         18|
    |theta_address0        |   14|          3|   10|         30|
    |theta_ce0             |   14|          3|    1|          3|
    |theta_ce1             |    9|          2|    1|          2|
    |theta_we0             |    9|          2|    1|          2|
    |training_id_fu_64     |    9|          2|    7|         14|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  736|        149|  192|        842|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  90|   0|   90|          0|
    |conv_reg_304                                   |  32|   0|   32|          0|
    |grp_SgdLR_Pipeline_DOT_fu_93_ap_start_reg      |   1|   0|    1|          0|
    |grp_SgdLR_Pipeline_GRAD_fu_103_ap_start_reg    |   1|   0|    1|          0|
    |grp_SgdLR_Pipeline_UPDATE_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_68                           |   9|   0|    9|          0|
    |label_r_load_reg_289                           |   8|   0|    8|          0|
    |prob_reg_299                                   |  32|   0|   32|          0|
    |reg_137                                        |  32|   0|   32|          0|
    |select_ln60_reg_256                            |   7|   0|    7|          0|
    |shl_ln_reg_263                                 |   7|   0|   17|         10|
    |tmp_reg_279                                    |  32|   0|   32|          0|
    |training_id_fu_64                              |   7|   0|    7|          0|
    |xor_ln26_reg_269                               |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 291|   0|  301|         10|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|data_address0     |  out|   17|   ap_memory|          data|         array|
|data_ce0          |  out|    1|   ap_memory|          data|         array|
|data_q0           |   in|   32|   ap_memory|          data|         array|
|label_r_address0  |  out|    7|   ap_memory|       label_r|         array|
|label_r_ce0       |  out|    1|   ap_memory|       label_r|         array|
|label_r_q0        |   in|    8|   ap_memory|       label_r|         array|
|theta_address0    |  out|   10|   ap_memory|         theta|         array|
|theta_ce0         |  out|    1|   ap_memory|         theta|         array|
|theta_we0         |  out|    1|   ap_memory|         theta|         array|
|theta_d0          |  out|   32|   ap_memory|         theta|         array|
|theta_q0          |   in|   32|   ap_memory|         theta|         array|
|theta_address1    |  out|   10|   ap_memory|         theta|         array|
|theta_ce1         |  out|    1|   ap_memory|         theta|         array|
|theta_q1          |   in|   32|   ap_memory|         theta|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%training_id = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 91 'alloca' 'training_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 92 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%result_loc = alloca i64 1"   --->   Operation 93 'alloca' 'result_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln50 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:50]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %label_r"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%gradient = alloca i64 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:56]   --->   Operation 101 'alloca' 'gradient' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln63 = store i7 0, i7 %training_id" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 103 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 104 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 105 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.82ns)   --->   "%icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 400" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 106 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln60 = add i9 %indvar_flatten_load, i9 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 107 'add' 'add_ln60' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc13, void %for.end15" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 108 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%training_id_load = load i7 %training_id" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 109 'load' 'training_id_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.87ns)   --->   "%icmp_ln63 = icmp_eq  i7 %training_id_load, i7 80" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 110 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln60)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.99ns)   --->   "%select_ln60 = select i1 %icmp_ln63, i7 0, i7 %training_id_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 111 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln60 = store i9 %add_ln60, i9 %indvar_flatten" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 112 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [benchmarks/rosetta/spam-filter/src/sgd.cpp:75]   --->   Operation 113 'ret' 'ret_ln75' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %select_ln60, i10 0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 114 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (2.10ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 115 'call' 'call_ln66' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln63 = add i7 %select_ln60, i7 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 116 'add' 'add_ln63' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln63 = store i7 %add_ln63, i7 %training_id" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 117 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 118 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%result_loc_load = load i32 %result_loc"   --->   Operation 119 'load' 'result_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %result_loc_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 120 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.99ns)   --->   "%xor_ln26 = xor i32 %bitcast_ln26, i32 2147483648" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 121 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i32 %xor_ln26" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 122 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [31/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 123 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.56>
ST_7 : Operation 124 [30/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 124 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 125 [29/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 125 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.56>
ST_9 : Operation 126 [28/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 126 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 127 [27/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 127 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 128 [26/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 128 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 129 [25/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 129 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.56>
ST_13 : Operation 130 [24/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 130 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 131 [23/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 131 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.56>
ST_15 : Operation 132 [22/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 132 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 133 [21/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 133 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.56>
ST_17 : Operation 134 [20/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 134 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 135 [19/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 135 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.56>
ST_19 : Operation 136 [18/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 136 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.56>
ST_20 : Operation 137 [17/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 137 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.56>
ST_21 : Operation 138 [16/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 138 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.56>
ST_22 : Operation 139 [15/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 139 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.56>
ST_23 : Operation 140 [14/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 140 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.56>
ST_24 : Operation 141 [13/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 141 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.56>
ST_25 : Operation 142 [12/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 142 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.56>
ST_26 : Operation 143 [11/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 143 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.56>
ST_27 : Operation 144 [10/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 144 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.56>
ST_28 : Operation 145 [9/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 145 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.56>
ST_29 : Operation 146 [8/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 146 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.56>
ST_30 : Operation 147 [7/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 147 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.56>
ST_31 : Operation 148 [6/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 148 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.56>
ST_32 : Operation 149 [5/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 149 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.56>
ST_33 : Operation 150 [4/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 150 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.56>
ST_34 : Operation 151 [3/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 151 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.56>
ST_35 : Operation 152 [2/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 152 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.56>
ST_36 : Operation 153 [1/31] (3.56ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 153 'fexp' 'tmp' <Predicate = true> <Delay = 3.56> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 30> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 154 [10/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 154 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 155 [9/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 155 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.35>
ST_39 : Operation 156 [8/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 156 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.35>
ST_40 : Operation 157 [7/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 157 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.35>
ST_41 : Operation 158 [6/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 158 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.35>
ST_42 : Operation 159 [5/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 159 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.35>
ST_43 : Operation 160 [4/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 160 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.35>
ST_44 : Operation 161 [3/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 161 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.35>
ST_45 : Operation 162 [2/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 162 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.35>
ST_46 : Operation 163 [1/10] (3.35ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 163 'fadd' 'add_i5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.37>
ST_47 : Operation 164 [30/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 164 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.37>
ST_48 : Operation 165 [29/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 165 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.37>
ST_49 : Operation 166 [28/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 166 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.37>
ST_50 : Operation 167 [27/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 167 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.37>
ST_51 : Operation 168 [26/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 168 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.37>
ST_52 : Operation 169 [25/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 169 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.37>
ST_53 : Operation 170 [24/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 170 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.37>
ST_54 : Operation 171 [23/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 171 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.37>
ST_55 : Operation 172 [22/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 172 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.37>
ST_56 : Operation 173 [21/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 173 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.37>
ST_57 : Operation 174 [20/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 174 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.37>
ST_58 : Operation 175 [19/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 175 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.37>
ST_59 : Operation 176 [18/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 176 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.37>
ST_60 : Operation 177 [17/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 177 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.37>
ST_61 : Operation 178 [16/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 178 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.37>
ST_62 : Operation 179 [15/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 179 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.37>
ST_63 : Operation 180 [14/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 180 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.37>
ST_64 : Operation 181 [13/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 181 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.37>
ST_65 : Operation 182 [12/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 182 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.37>
ST_66 : Operation 183 [11/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 183 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.37>
ST_67 : Operation 184 [10/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 184 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.37>
ST_68 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %select_ln60" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 185 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 186 [9/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 186 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 187 [1/1] (0.00ns)   --->   "%label_r_addr = getelementptr i8 %label_r, i64 0, i64 %zext_ln63" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 187 'getelementptr' 'label_r_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 188 [2/2] (2.32ns)   --->   "%label_r_load = load i7 %label_r_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 188 'load' 'label_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>

State 69 <SV = 68> <Delay = 3.37>
ST_69 : Operation 189 [8/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 189 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 190 [1/2] (2.32ns)   --->   "%label_r_load = load i7 %label_r_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 190 'load' 'label_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>

State 70 <SV = 69> <Delay = 6.31>
ST_70 : Operation 191 [7/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 191 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %label_r_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 192 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 193 [7/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 193 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.31>
ST_71 : Operation 194 [6/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 194 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 195 [6/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 195 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.31>
ST_72 : Operation 196 [5/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 196 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 197 [5/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 197 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.31>
ST_73 : Operation 198 [4/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 198 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 199 [4/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 199 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.31>
ST_74 : Operation 200 [3/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 200 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 201 [3/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 201 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.31>
ST_75 : Operation 202 [2/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 202 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 203 [2/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 203 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.31>
ST_76 : Operation 204 [1/30] (3.37ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 204 'fdiv' 'prob' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 205 [1/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 205 'sitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.35>
ST_77 : Operation 206 [10/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 206 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.35>
ST_78 : Operation 207 [9/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 207 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.35>
ST_79 : Operation 208 [8/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 208 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.35>
ST_80 : Operation 209 [7/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 209 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.35>
ST_81 : Operation 210 [6/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 210 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.35>
ST_82 : Operation 211 [5/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 211 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.35>
ST_83 : Operation 212 [4/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 212 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.35>
ST_84 : Operation 213 [3/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 213 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.35>
ST_85 : Operation 214 [2/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 214 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.35>
ST_86 : Operation 215 [1/10] (3.35ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 215 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.10>
ST_87 : Operation 216 [2/2] (2.10ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 216 'call' 'call_ln66' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 0.00>
ST_88 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 217 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 218 [2/2] (0.00ns)   --->   "%call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta"   --->   Operation 218 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EPOCH_TRAINING_INST_str"   --->   Operation 219 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta"   --->   Operation 221 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 222 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ theta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_id           (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten        (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
result_loc            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln50    (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gradient              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln60               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln60             (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln60              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln60               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
training_id_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln60           (select           ) [ 0001111111111111111111111111111111111111111111111111111111111111111110000000000000000000000]
store_ln60            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln75              (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
add_ln63              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln66             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln26          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln26              (xor              ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln26_1        (bitcast          ) [ 0000000111111111111111111111111111111000000000000000000000000000000000000000000000000000000]
tmp                   (fexp             ) [ 0000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000]
add_i5                (fadd             ) [ 0000000000000000000000000000000000000000000000011111111111111111111111111111100000000000000]
zext_ln63             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
label_r_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
label_r_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
zext_ln70             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000]
prob                  (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000]
conv                  (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000]
scale_assign          (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
call_ln66             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="label_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="theta">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SgdLR_Pipeline_DOT"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SgdLR_Pipeline_GRAD"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SgdLR_Pipeline_UPDATE"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="EPOCH_TRAINING_INST_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="training_id_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="training_id/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="result_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="gradient_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gradient/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="label_r_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_r_addr/68 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_r_load/68 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_SgdLR_Pipeline_DOT_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="17" slack="0"/>
<pin id="97" dir="0" index="3" bw="32" slack="0"/>
<pin id="98" dir="0" index="4" bw="32" slack="2"/>
<pin id="99" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_SgdLR_Pipeline_GRAD_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="17" slack="84"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="0" index="3" bw="32" slack="1"/>
<pin id="108" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/87 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_SgdLR_Pipeline_UPDATE_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/89 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add_i5/37 scale_assign/77 result_1/12 add_i/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="prob/47 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/70 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="137" class="1005" name="reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i5 scale_assign "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln63_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="1"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln60_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln60_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="training_id_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_id_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln63_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln60_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln60_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="1"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln63_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln63_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="2"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="result_loc_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="4"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_loc_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bitcast_ln26_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xor_ln26_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="bitcast_ln26_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln63_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="66"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/68 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln70_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/70 "/>
</bind>
</comp>

<comp id="233" class="1005" name="training_id_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="training_id "/>
</bind>
</comp>

<comp id="240" class="1005" name="indvar_flatten_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="247" class="1005" name="result_loc_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_loc "/>
</bind>
</comp>

<comp id="256" class="1005" name="select_ln60_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

<comp id="263" class="1005" name="shl_ln_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="17" slack="1"/>
<pin id="265" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="269" class="1005" name="xor_ln26_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln26 "/>
</bind>
</comp>

<comp id="274" class="1005" name="bitcast_ln26_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="284" class="1005" name="label_r_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="1"/>
<pin id="286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="label_r_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="label_r_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="label_r_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="zext_ln70_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="299" class="1005" name="prob_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prob "/>
</bind>
</comp>

<comp id="304" class="1005" name="conv_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/4 mul_i8/4 mul_i1/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="119" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="162" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="236"><net_src comp="64" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="243"><net_src comp="68" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="250"><net_src comp="72" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="259"><net_src comp="177" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="266"><net_src comp="190" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="272"><net_src comp="215" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="277"><net_src comp="221" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="282"><net_src comp="132" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="287"><net_src comp="80" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="292"><net_src comp="87" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="297"><net_src comp="229" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="302"><net_src comp="124" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="307"><net_src comp="129" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: theta | {89 90 }
 - Input state : 
	Port: SgdLR : data | {3 4 87 88 }
	Port: SgdLR : label_r | {68 69 }
	Port: SgdLR : theta | {3 4 89 90 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln63 : 1
	State 2
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		icmp_ln63 : 1
		select_ln60 : 2
		store_ln60 : 2
	State 3
		call_ln66 : 1
		store_ln63 : 1
	State 4
	State 5
		bitcast_ln26 : 1
		xor_ln26 : 2
	State 6
		tmp : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		label_r_addr : 1
		label_r_load : 2
	State 69
	State 70
		conv : 1
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |   grp_SgdLR_Pipeline_DOT_fu_93   |    5    |   7.94  |   876   |   838   |
|   call   |  grp_SgdLR_Pipeline_GRAD_fu_103  |    3    |  3.176  |   384   |   390   |
|          | grp_SgdLR_Pipeline_UPDATE_fu_112 |    5    |  3.176  |   756   |   787   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fexp   |            grp_fu_132            |    7    |    0    |   817   |   1235  |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_119            |    2    |    0    |   365   |   421   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_309            |    3    |    0    |   199   |   324   |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |          xor_ln26_fu_215         |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln60_fu_156         |    0    |    0    |    0    |    14   |
|          |         icmp_ln63_fu_171         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln60_fu_162         |    0    |    0    |    0    |    14   |
|          |          add_ln63_fu_198         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |        select_ln60_fu_177        |    0    |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|---------|
|   fdiv   |            grp_fu_124            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitofp  |            grp_fu_129            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_190          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln63_fu_225         |    0    |    0    |    0    |    0    |
|          |         zext_ln70_fu_229         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    25   |  14.292 |   3397  |   4090  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|gradient|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln26_1_reg_274|   32   |
|     conv_reg_304     |   32   |
|indvar_flatten_reg_240|    9   |
| label_r_addr_reg_284 |    7   |
| label_r_load_reg_289 |    8   |
|     prob_reg_299     |   32   |
|        reg_137       |   32   |
|  result_loc_reg_247  |   32   |
|  select_ln60_reg_256 |    7   |
|    shl_ln_reg_263    |   17   |
|      tmp_reg_279     |   32   |
|  training_id_reg_233 |    7   |
|   xor_ln26_reg_269   |   32   |
|   zext_ln70_reg_294  |   32   |
+----------------------+--------+
|         Total        |   311  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_87       |  p0  |   2  |   7  |   14   ||    9    |
| grp_SgdLR_Pipeline_DOT_fu_93 |  p2  |   2  |  17  |   34   ||    9    |
|          grp_fu_119          |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_119          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_129          |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_132          |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   256  ||  9.528  ||    54   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   14   |  3397  |  4090  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   311  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   25   |   23   |  3708  |  4144  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
