`timescale 1ns/1ps

module tb_ttl_74x01;
    logic [3:0] a, b, y, expected;
    ttl_74x01 dut (.a(a), .b(b), .y(y));
    int errors;
    initial begin
        errors = 0;
        for (int i = 0; i < 256; i++) begin
            a = i[3:0]; b = i[7:4];
            #1;
            expected = ~(a & b);
            if (y !== expected) begin
                $display("FAIL a=%b b=%b y=%b expected=%b", a, b, y, expected);
                errors++;
            end
        end
        if (errors != 0) $fatal(1, "tb_ttl_74x01: %0d mismatches", errors);
        $display("PASS: tb_ttl_74x01 (256 vectors)");
        $finish;
    end
endmodule
