
# Xilinx Timing


## Reading

* [Xilinx Timing Analysis](https://docs.amd.com/r/en-US/ug906-vivado-design-analysis/Timing-Analysis), Chapter 4

## Key Concepts

* Understand the general concept of path timing in Xilinx timing reports
* Interpret the report for a single net:
  * Understand how the clock skew is computed
  * Understand how the "slack" is computed
  * Understand the difference between the source path and destination path (understand when min/max values are used)