verilog xil_defaultlib --include "../../../../SDDR_ST_TEST.srcs/sources_1/bd/TEST/ipshared/ec67/hdl" --include "../../../../SDDR_ST_TEST.srcs/sources_1/bd/TEST/ipshared/8c62/hdl" --include "../../../../SDDR_ST_TEST.srcs/sources_1/bd/TEST/ip/TEST_processing_system7_0_0" --include "../../../../SDDR_ST_TEST.srcs/sources_1/bd/TEST/ipshared/c923" \
"../../../bd/TEST/ip/TEST_processing_system7_0_0/sim/TEST_processing_system7_0_0.v" \
"../../../bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.v" \
"../../../bd/TEST/ip/TEST_xlconstant_0_0/sim/TEST_xlconstant_0_0.v" \
"../../../bd/TEST/ip/TEST_util_vector_logic_0_0/sim/TEST_util_vector_logic_0_0.v" \
"../../../bd/TEST/ip/TEST_xbar_0/sim/TEST_xbar_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_0_0/sim/SDDR_AXI_ST_util_vector_logic_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_1_0/sim/SDDR_AXI_ST_util_vector_logic_1_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_fifo_generator_0_0/sim/SDDR_AXI_ST_fifo_generator_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_2_0/sim/SDDR_AXI_ST_util_vector_logic_2_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlslice_0_0/sim/SDDR_AXI_ST_xlslice_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlslice_0_1/sim/SDDR_AXI_ST_xlslice_0_1.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlslice_1_0/sim/SDDR_AXI_ST_xlslice_1_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlconcat_0_1/sim/SDDR_AXI_ST_xlconcat_0_1.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlconcat_1_0/sim/SDDR_AXI_ST_xlconcat_1_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_3_0/sim/SDDR_AXI_ST_util_vector_logic_3_0.v" \
"../../../bd/TEST/ip/TEST_xlconcat_0_1/sim/TEST_xlconcat_0_1.v" \
"../../../bd/TEST/ip/TEST_auto_pc_0/sim/TEST_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
