<?xml version="1.0" ?>
<rvx>
	<dec_ip>
		<name>sdram</name>
		<hdl_name>ERVP_SDRAM</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value>32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value>32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value>16</value>
		</def_parameter>

    <imp_dependent/>

		<signal>
			<name>rstnn</name>
			<width>1</width>
			<port>input</port>
		</signal>

		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>

		<signal>
			<name>clk_cell</name>
			<width>1</width>
			<port>input</port>
			<comm_type>clk_sdram_cell</comm_type>
		</signal>

		<signal>
			<name>clk_axi</name>
			<width>1</width>
			<port>input</port>
			<comm_type>clk_sdram_if</comm_type>
		</signal>		

		<signal>
			<name>clk_apb</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_system</comm_type>
		</signal>

		<interface>
			<name>memory</name>
			<library_name>axi</library_name>
			<role>receiver</role>
			<comm_type>memory:data_c</comm_type>
			<memorymap>
				<size>0x08000000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>32</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value>BW_AXI_TID</value>
			</parameter>
			<sync>clk_axi</sync>
			<init>rstnn</init>
		</interface>

		<interface>
			<name>ctrl</name>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size>0x1000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>32</value>
			</parameter>
			<sync>clk_apb</sync>
			<init>rstnn</init>
    </interface>

    <tristate>
			<name>LPSDR_DQ</name>
			<library_name>tristate_od</library_name>
			<role>sender</role>
			<comm_type>external</comm_type>
			<parameter>
				<id>bw_data</id>
				<value>32</value>
			</parameter>
			<sync>None</sync>
			<init>None</init>
		</tristate>

		<signal>
			<name>LPSDR_DQ_sod_byte</name>
			<width>4</width>
			<port>output</port>
		</signal>
		
		<signal>
			<name>LPSDR_DQ_soe_byte</name>
			<width>4</width>
			<port>output</port>
		</signal>

		<included_port>sdram_cell</included_port>
	</dec_ip>
</rvx>
