#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd6f6a04160 .scope module, "vga_tb" "vga_tb" 2 1;
 .timescale 0 0;
v0x7fd6f6a15760_0 .var "clk", 0 0;
v0x7fd6f6a15830_0 .net "h_count", 11 0, L_0x7fd6f6a15ad0;  1 drivers
v0x7fd6f6a158c0_0 .net "hsync", 0 0, v0x7fd6f6a153d0_0;  1 drivers
v0x7fd6f6a15950_0 .net "v_count", 11 0, L_0x7fd6f6a15c30;  1 drivers
v0x7fd6f6a15a00_0 .net "vsync", 0 0, v0x7fd6f6a15630_0;  1 drivers
S_0x7fd6f6a042e0 .scope module, "test_vga" "vga" 2 13, 3 1 0, S_0x7fd6f6a04160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "board_clock";
    .port_info 1 /OUTPUT 1 "hsync";
    .port_info 2 /OUTPUT 1 "vsync";
    .port_info 3 /OUTPUT 1 "clk_test";
    .port_info 4 /OUTPUT 12 "v_count_test";
    .port_info 5 /OUTPUT 12 "h_count_test";
P_0x7fd6f6a044b0 .param/l "h_back_porch" 0 3 41, C4<0000110000>;
P_0x7fd6f6a044f0 .param/l "h_front_porch" 0 3 40, C4<0000010000>;
P_0x7fd6f6a04530 .param/l "h_sync_pulse" 0 3 42, C4<0001100000>;
P_0x7fd6f6a04570 .param/l "h_total_pix" 0 3 39, C4<1100100000>;
P_0x7fd6f6a045b0 .param/l "h_visible_area" 0 3 43, C4<1010000000>;
P_0x7fd6f6a045f0 .param/l "v_back_porch" 0 3 47, C4<0000100001>;
P_0x7fd6f6a04630 .param/l "v_front_porch" 0 3 46, C4<0000001010>;
P_0x7fd6f6a04670 .param/l "v_sync_pulse" 0 3 48, C4<0000000010>;
P_0x7fd6f6a046b0 .param/l "v_total_pix" 0 3 45, C4<1000001101>;
P_0x7fd6f6a046f0 .param/l "v_visible_area" 0 3 49, C4<0111100000>;
L_0x7fd6f6a15d70 .functor BUFZ 1, L_0x7fd6f6a15e20, C4<0>, C4<0>, C4<0>;
L_0x7fd6f6963008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd6f6a14ee0_0 .net *"_ivl_3", 1 0, L_0x7fd6f6963008;  1 drivers
L_0x7fd6f6963050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd6f6a14f90_0 .net *"_ivl_7", 1 0, L_0x7fd6f6963050;  1 drivers
v0x7fd6f6a15040_0 .net "board_clock", 0 0, v0x7fd6f6a15760_0;  1 drivers
v0x7fd6f6a15110_0 .net "clk", 0 0, L_0x7fd6f6a15e20;  1 drivers
v0x7fd6f6a151c0_0 .net "clk_test", 0 0, L_0x7fd6f6a15d70;  1 drivers
v0x7fd6f6a15290_0 .var "h_count", 9 0;
v0x7fd6f6a15320_0 .net "h_count_test", 11 0, L_0x7fd6f6a15ad0;  alias, 1 drivers
v0x7fd6f6a153d0_0 .var "hsync", 0 0;
v0x7fd6f6a15470_0 .var "v_count", 9 0;
v0x7fd6f6a15580_0 .net "v_count_test", 11 0, L_0x7fd6f6a15c30;  alias, 1 drivers
v0x7fd6f6a15630_0 .var "vsync", 0 0;
E_0x7fd6f6a04af0 .event posedge, v0x7fd6f6a14e10_0;
L_0x7fd6f6a15ad0 .concat [ 10 2 0 0], v0x7fd6f6a15290_0, L_0x7fd6f6963008;
L_0x7fd6f6a15c30 .concat [ 10 2 0 0], v0x7fd6f6a15470_0, L_0x7fd6f6963050;
S_0x7fd6f6a04b50 .scope module, "dotclk" "dot_clock_gen" 3 23, 4 1 0, S_0x7fd6f6a042e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "board";
    .port_info 1 /OUTPUT 1 "dotclock";
L_0x7fd6f6a15e20 .functor BUFZ 1, v0x7fd6f6a15760_0, C4<0>, C4<0>, C4<0>;
v0x7fd6f6a04d60_0 .net "board", 0 0, v0x7fd6f6a15760_0;  alias, 1 drivers
v0x7fd6f6a14e10_0 .net "dotclock", 0 0, L_0x7fd6f6a15e20;  alias, 1 drivers
    .scope S_0x7fd6f6a042e0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6f6a15630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6f6a153d0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd6f6a15290_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd6f6a15470_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x7fd6f6a042e0;
T_1 ;
    %wait E_0x7fd6f6a04af0;
    %load/vec4 v0x7fd6f6a15290_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7fd6f6a15290_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fd6f6a15290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fd6f6a15290_0, 0;
    %load/vec4 v0x7fd6f6a15470_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fd6f6a15470_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fd6f6a15470_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fd6f6a15470_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fd6f6a15290_0;
    %cmpi/u 96, 0, 10;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd6f6a153d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd6f6a153d0_0, 0;
T_1.5 ;
    %load/vec4 v0x7fd6f6a15470_0;
    %cmpi/u 2, 0, 10;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd6f6a15630_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd6f6a15630_0, 0;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd6f6a04160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6f6a15760_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fd6f6a04160;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "vga_test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fd6f6a15760_0, v0x7fd6f6a158c0_0, v0x7fd6f6a15a00_0, v0x7fd6f6a15830_0, v0x7fd6f6a15950_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fd6f6a04160;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7fd6f6a15760_0;
    %nor/r;
    %store/vec4 v0x7fd6f6a15760_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd6f6a04160;
T_5 ;
    %delay 1000000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "vga_tb.v";
    "vga2.v";
    "dot_clk_sim.v";
