I 000044 55 8032          1559506216556 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559506216557 2019.06.02 17:10:16)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code b0beb0e4e6e7e0a6e1e7f6eab7b7b0b6b5b7b2b6b1)
	(_ent
		(_time 1559171937170)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 14 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 15 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level2
			(_object
				(_port(_int in_a 4 0 39(_ent (_in))))
				(_port(_int in_b 4 0 39(_ent (_in))))
				(_port(_int clock -1 0 40(_ent (_in))))
				(_port(_int enable -1 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int overflow -1 0 42(_ent (_out))))
				(_port(_int ready -1 0 42(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int clock -1 0 34(_ent (_in))))
				(_port(_int enable -1 0 34(_ent (_in))))
			)
		)
	)
	(_inst Rega 0 57(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 58(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 59(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 64(_comp mult_level2)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level2)
		)
	)
	(_inst Raiz 0 65(_comp raiz_quadrada)
		(_port
			((clock)(clock))
			((enable)(enable_r))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int write_enable 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoa 2 0 10(_ent(_in))))
		(_port(_int dadob 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 3 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 45(_arch(_uni))))
		(_sig(_int sa -1 0 45(_arch(_uni))))
		(_sig(_int rb -1 0 45(_arch(_uni))))
		(_sig(_int sb -1 0 45(_arch(_uni))))
		(_sig(_int rst -1 0 45(_arch(_uni))))
		(_sig(_int sst -1 0 45(_arch(_uni))))
		(_sig(_int rcmd -1 0 45(_arch(_uni))))
		(_sig(_int scmd -1 0 45(_arch(_uni))))
		(_sig(_int re -1 0 45(_arch(_uni))))
		(_sig(_int se -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 46(_arch(_uni))))
		(_sig(_int output_int 5 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 48(_arch(_uni))))
		(_sig(_int dadoe 7 0 48(_arch(_uni))))
		(_sig(_int enable_m -1 0 49(_arch(_uni))))
		(_sig(_int enable_r -1 0 49(_arch(_uni))))
		(_sig(_int overflow -1 0 49(_arch(_uni))))
		(_sig(_int ready_m -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 50(_arch(_uni))))
		(_sig(_int saidaa 6 0 51(_arch(_uni))))
		(_sig(_int saidab 6 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 52(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 52(_arch(_uni))))
		(_sig(_int d0 -1 0 53(_arch(_uni))))
		(_sig(_int d1 -1 0 53(_arch(_uni))))
		(_sig(_int d2 -1 0 53(_arch(_uni))))
		(_sig(_int d3 -1 0 53(_arch(_uni))))
		(_sig(_int enable_a -1 0 54(_arch(_uni))))
		(_sig(_int enable_b -1 0 54(_arch(_uni))))
		(_sig(_int enable_st -1 0 54(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 54(_arch(_uni))))
		(_sig(_int enable_e -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 55(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(21(3))))))
			(line__63(_arch 1 0 63(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(22))(_sens(31)(32)(33)(34)))))
			(line__66(_arch 2 0 66(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(40))(_sens(27)(38)))))
			(line__67(_arch 3 0 67(_assignment(_trgt(23))(_sens(40)))))
			(line__72(_arch 4 0 72(_assignment(_trgt(24))(_sens(40)))))
			(line__78(_arch 5 0 78(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(19)))))
			(line__79(_arch 6 0 79(_assignment(_trgt(32))(_sens(19)))))
			(line__84(_arch 7 0 84(_assignment(_trgt(31))(_sens(40)))))
			(line__93(_arch 8 0 93(_assignment(_trgt(33))(_sens(25)(27)))))
			(line__99(_arch 9 0 99(_assignment(_trgt(34))(_sens(26)(27)))))
			(line__105(_arch 10 0 105(_assignment(_trgt(35))(_sens(3)))))
			(line__109(_arch 11 0 109(_assignment(_trgt(36))(_sens(3)))))
			(line__113(_arch 12 0 113(_assignment(_trgt(38))(_sens(3)))))
			(line__118(_arch 13 0 118(_assignment(_trgt(37))(_sens(26)(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(515)
		(197378)
		(770)
	)
	(_model . ex1 16 -1)
)
I 000044 55 3467          1559162636910 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1559162636911 2019.05.29 17:43:56)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 14431512154313031442524e161211131212111247)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1559506157000 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1559506157001 2019.06.02 17:09:17)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 05525402055202120507435f070300020303000356)
	(_ent
		(_time 1559506138659)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000044 55 1966          1559240354024 ex1
(_unit VHDL(multiplicador_16 0 5(ex1 0 14))
	(_version vde)
	(_time 1559240354025 2019.05.30 15:19:14)
	(_source(\./../src/mult.vhd\))
	(_parameters tan)
	(_code 2c7e78297a7b2b3b2b2f35777d2a7f2a252a2f2a2d)
	(_ent
		(_time 1559240354022)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 43(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000045 55 3540          1559599247477 raiz
(_unit VHDL(raiz 0 5(raiz 0 15))
	(_version vde)
	(_time 1559599247478 2019.06.03 19:00:47)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 8a88d984daddd79dd88598d0da8c838ddb8d888c8b)
	(_ent
		(_time 1559599169647)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 18(_ent (_in))))
				(_port(_int e 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int S 1 0 20(_ent (_out))))
				(_port(_int ready1 -1 0 21(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 27(_ent (_in))))
				(_port(_int in_b 2 0 27(_ent (_in))))
				(_port(_int clock -1 0 28(_ent (_in))))
				(_port(_int enable -1 0 28(_ent (_in))))
				(_port(_int result 2 0 29(_ent (_out))))
				(_port(_int overflow -1 0 30(_ent (_out))))
				(_port(_int ready -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 50(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enable))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 51(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 52(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 53(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 54(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 55(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S2 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 34(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 35(_arch(_uni))))
		(_sig(_int x2 3 0 36(_arch(_uni))))
		(_sig(_int x3 3 0 37(_arch(_uni))))
		(_sig(_int x4 3 0 38(_arch(_uni))))
		(_sig(_int x5 3 0 39(_arch(_uni))))
		(_sig(_int x6 3 0 40(_arch(_uni))))
		(_sig(_int overflow -1 0 41(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int ready2 -1 0 43(_arch(_uni))))
		(_sig(_int ready3 -1 0 44(_arch(_uni))))
		(_sig(_int ready4 -1 0 45(_arch(_uni))))
		(_sig(_int ready5 -1 0 46(_arch(_uni))))
		(_sig(_int ready6 -1 0 47(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_alias((S2)(x6)))(_trgt(3))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 1 -1)
)
I 000044 55 3378          1559599240167 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559599240168 2019.06.03 19:00:40)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code f9fdafa9f1aea4eeacf9bfa2a9fefcfff8fffdfefb)
	(_ent
		(_time 1559599240165)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(19)(5))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000045 55 1674          1559173064976 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1559173064977 2019.05.29 20:37:44)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 16474611154145001c13054d431114101710121040)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
V 000052 55 1642          1559172953450 registrador
(_unit VHDL(registrador 0 25(registrador 0 40))
	(_version vde)
	(_time 1559172953451 2019.05.29 20:35:53)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 7a797f7b2e2d296c707c69212f7d787c7b7c7e7c2c)
	(_ent
		(_time 1559172867778)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 28 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 32(_ent(_in)(_event))))
		(_port(_int R -3 0 33(_ent(_in))))
		(_port(_int S -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 35(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(5)(5(_range 5))(5(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)))))
			(line__68(_arch 1 0 68(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . registrador 7 -1)
)
V 000048 55 1302          1559240228524 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1559240228525 2019.05.30 15:17:08)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code f0a2f6a0a6a7f0e6f0a5e4aaf7f7f2f7f3f6a6f6a4)
	(_ent
		(_time 1559240228522)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000044 55 8540          1559844292213 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559844292214 2019.06.06 15:04:52)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 8889dc86d6dfd89ed9d8ced28f8f888e8d8f8a8e89)
	(_ent
		(_time 1559171937170)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 14 i 0)))))
				(_port(_int D 12 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 15 i 0)))))
				(_port(_int Q 13 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 5 0 42(_ent (_in))))
				(_port(_int in_b 5 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 5 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int e 4 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int S 4 0 36(_ent (_out))))
				(_port(_int ready1 -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz 0 68(_comp raiz_quadrada)
		(_port
			((A)(raiz_A))
			((e)(raiz_e))
			((clock)(clock))
			((enable)(enable_r))
			((S)(result))
			((ready1)(ready_r))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int write_enable 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoa 2 0 10(_ent(_in))))
		(_port(_int dadob 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 3 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 6 0 49(_arch(_uni))))
		(_sig(_int output_int 6 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 7 0 50(_arch(_uni))))
		(_sig(_int raiz_A 7 0 50(_arch(_uni))))
		(_sig(_int raiz_e 7 0 50(_arch(_uni))))
		(_sig(_int raiz_S 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 8 0 51(_arch(_uni))))
		(_sig(_int dadoe 8 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 9 0 53(_arch(_uni))))
		(_sig(_int saidaa 7 0 54(_arch(_uni))))
		(_sig(_int saidab 7 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 10 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 11 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(44))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(26))(_sens(44)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(27))(_sens(44)))))
			(line__81(_arch 5 0 81(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(19)))))
			(line__82(_arch 6 0 82(_assignment(_trgt(36))(_sens(19)))))
			(line__87(_arch 7 0 87(_assignment(_trgt(35))(_sens(44)))))
			(line__96(_arch 8 0 96(_assignment(_trgt(37))(_sens(28)(31)))))
			(line__102(_arch 9 0 102(_assignment(_trgt(38))(_sens(29)(31)))))
			(line__108(_arch 10 0 108(_assignment(_trgt(39))(_sens(3)))))
			(line__112(_arch 11 0 112(_assignment(_trgt(40))(_sens(3)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(42))(_sens(3)))))
			(line__121(_arch 13 0 121(_assignment(_trgt(41))(_sens(29)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(515)
		(197378)
		(770)
	)
	(_model . ex1 16 -1)
)
I 000044 55 8762          1559844521251 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559844521252 2019.06.06 15:08:41)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 2f7c2d2b2f787f397128697528282f292a282d292e)
	(_ent
		(_time 1559171937170)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 15 i 0)))))
				(_port(_int D 12 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 16 i 0)))))
				(_port(_int Q 13 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 5 0 42(_ent (_in))))
				(_port(_int in_b 5 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 5 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int e 4 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int S 4 0 36(_ent (_out))))
				(_port(_int ready1 -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz 0 68(_comp raiz_quadrada)
		(_port
			((A)(raiz_A))
			((e)(raiz_e))
			((clock)(clock))
			((enable)(enable_r))
			((S)(result_r))
			((ready1)(ready_r))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int write_enable 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoa 2 0 10(_ent(_in))))
		(_port(_int dadob 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 3 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 6 0 49(_arch(_uni))))
		(_sig(_int output_int 6 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 7 0 50(_arch(_uni))))
		(_sig(_int result_m 7 0 50(_arch(_uni))))
		(_sig(_int result_final 7 0 50(_arch(_uni))))
		(_sig(_int raiz_A 7 0 50(_arch(_uni))))
		(_sig(_int raiz_e 7 0 50(_arch(_uni))))
		(_sig(_int raiz_S 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 8 0 51(_arch(_uni))))
		(_sig(_int dadoe 8 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 9 0 53(_arch(_uni))))
		(_sig(_int saidaa 7 0 54(_arch(_uni))))
		(_sig(_int saidab 7 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 10 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 11 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(33)(44)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(28))(_sens(46)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(29))(_sens(46)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(22))(_sens(20)(21)(46)))))
			(line__85(_arch 6 0 85(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(19)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(38))(_sens(19)))))
			(line__91(_arch 8 0 91(_assignment(_trgt(37))(_sens(46)))))
			(line__100(_arch 9 0 100(_assignment(_trgt(39))(_sens(30)(33)))))
			(line__106(_arch 10 0 106(_assignment(_trgt(40))(_sens(31)(33)))))
			(line__112(_arch 11 0 112(_assignment(_trgt(41))(_sens(3)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(42))(_sens(3)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(44))(_sens(3)))))
			(line__125(_arch 14 0 125(_assignment(_trgt(43))(_sens(31)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(515)
		(197378)
		(770)
	)
	(_model . ex1 17 -1)
)
I 000044 55 8879          1559844837726 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559844837727 2019.06.06 15:13:57)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 74212375262324622a78322e737374727173767275)
	(_ent
		(_time 1559171937170)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 16 i 0)))))
				(_port(_int D 12 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 13 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 5 0 42(_ent (_in))))
				(_port(_int in_b 5 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 5 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int e 4 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int S 4 0 36(_ent (_out))))
				(_port(_int ready1 -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dado))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dado))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz 0 68(_comp raiz_quadrada)
		(_port
			((A)(raiz_A))
			((e)(raiz_e))
			((clock)(clock))
			((enable)(enable_r))
			((S)(result_r))
			((ready1)(ready_r))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int write_enable 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoa 2 0 10(_ent(_in))))
		(_port(_int dadob 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 3 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 6 0 49(_arch(_uni))))
		(_sig(_int output_int 6 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 7 0 50(_arch(_uni))))
		(_sig(_int result_m 7 0 50(_arch(_uni))))
		(_sig(_int result_final 7 0 50(_arch(_uni))))
		(_sig(_int raiz_A 7 0 50(_arch(_uni))))
		(_sig(_int raiz_e 7 0 50(_arch(_uni))))
		(_sig(_int raiz_S 7 0 50(_arch(_uni))))
		(_sig(_int dado 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 8 0 51(_arch(_uni))))
		(_sig(_int dadoe 8 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 9 0 53(_arch(_uni))))
		(_sig(_int saidaa 7 0 54(_arch(_uni))))
		(_sig(_int saidab 7 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 10 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 11 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(27(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(34)(45)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(26))(_sens(3)(4)(5)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(29))(_sens(47)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(30))(_sens(47)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__92(_arch 7 0 92(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(19)))))
			(line__93(_arch 8 0 93(_assignment(_trgt(39))(_sens(19)))))
			(line__98(_arch 9 0 98(_assignment(_trgt(38))(_sens(47)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(40))(_sens(31)(34)))))
			(line__113(_arch 11 0 113(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(42))(_sens(3)))))
			(line__123(_arch 13 0 123(_assignment(_trgt(43))(_sens(3)))))
			(line__127(_arch 14 0 127(_assignment(_trgt(45))(_sens(3)))))
			(line__132(_arch 15 0 132(_assignment(_trgt(44))(_sens(32)(33)(34)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(515)
		(770)
		(197378)
	)
	(_model . ex1 18 -1)
)
I 000044 55 8949          1559844927460 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559844927461 2019.06.06 15:15:27)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code eaeebfb9edbdbafcb4bcacb0ededeaecefede8eceb)
	(_ent
		(_time 1559844927457)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 12 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 13 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 5 0 42(_ent (_in))))
				(_port(_int in_b 5 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 5 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int e 4 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int S 4 0 36(_ent (_out))))
				(_port(_int ready1 -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz 0 68(_comp raiz_quadrada)
		(_port
			((A)(raiz_A))
			((e)(raiz_e))
			((clock)(clock))
			((enable)(enable_r))
			((S)(result_r))
			((ready1)(ready_r))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int write_enable 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 3 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 6 0 49(_arch(_uni))))
		(_sig(_int output_int 6 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 7 0 50(_arch(_uni))))
		(_sig(_int result_m 7 0 50(_arch(_uni))))
		(_sig(_int result_final 7 0 50(_arch(_uni))))
		(_sig(_int raiz_A 7 0 50(_arch(_uni))))
		(_sig(_int raiz_e 7 0 50(_arch(_uni))))
		(_sig(_int raiz_S 7 0 50(_arch(_uni))))
		(_sig(_int dadoa 7 0 50(_arch(_uni))))
		(_sig(_int dadob 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 8 0 51(_arch(_uni))))
		(_sig(_int dadoe 8 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 9 0 53(_arch(_uni))))
		(_sig(_int saidaa 7 0 54(_arch(_uni))))
		(_sig(_int saidab 7 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 10 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 11 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(27(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(34)(45)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(25))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(26))(_sens(26)(3)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(29))(_sens(47)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(30))(_sens(47)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(47)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(39))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(38))(_sens(47)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(40))(_sens(31)(34)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(42))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(43))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(45))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(44))(_sens(32)(33)(34)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(197122)
		(33686018 33686018 33686018 33686018)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(515)
		(770)
		(197378)
	)
	(_model . ex1 19 -1)
)
I 000044 55 1966          1559845088181 ex1
(_unit VHDL(multiplicador_16 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845088182 2019.06.06 15:18:08)
	(_source(\./../src/mult.vhd\))
	(_parameters tan)
	(_code c9c6989dc59ecedececbd09298cf9acfc0cfcacfc8)
	(_ent
		(_time 1559240354021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(4)(5)(8))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000044 55 3467          1559845088225 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845088226 2019.06.06 15:18:08)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code e8e7b9bae5bfefffe8beaeb2eaeeedefeeeeedeebb)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1559845088248 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845088249 2019.06.06 15:18:08)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 07085500055000100705415d050102000101020154)
	(_ent
		(_time 1559506138659)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000044 55 8864          1559845088270 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559845088271 2019.06.06 15:18:08)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 17184510464047014941514d101017111210151116)
	(_ent
		(_time 1559845088268)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int e 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int S 3 0 36(_ent (_out))))
				(_port(_int ready1 -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz 0 68(_comp raiz_quadrada)
		(_port
			((A)(raiz_A))
			((e)(raiz_e))
			((clock)(clock))
			((enable)(enable_r))
			((S)(result_r))
			((ready1)(ready_r))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int raiz_A 6 0 50(_arch(_uni))))
		(_sig(_int raiz_e 6 0 50(_arch(_uni))))
		(_sig(_int raiz_S 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(27(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(34)(45)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(25))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(26))(_sens(3)(26)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(29))(_sens(47)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(30))(_sens(47)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(47)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(39))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(38))(_sens(47)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(40))(_sens(31)(34)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(42))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(43))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(45))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(44))(_sens(32)(33)(34)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . ex1 19 -1)
)
I 000045 55 1674          1559845088290 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1559845088291 2019.06.06 15:18:08)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 36383233356165203c33256d633134303730323060)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000044 55 3378          1559845088306 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845088307 2019.06.06 15:18:08)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code 4648424441111b511346001d164143404740424144)
	(_ent
		(_time 1559599240164)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000048 55 1302          1559845088322 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1559845088323 2019.06.06 15:18:08)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code 555b5056060255435500410f525257525653035301)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000044 55 2071          1559845088352 ex1
(_unit VHDL(multiplicador_16 0 25(ex1 0 36))
	(_version vde)
	(_time 1559845088353 2019.06.06 15:18:08)
	(_source(\./../compile/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 757a27757522726272216c2e247326737c73767374)
	(_ent
		(_time 1559845088350)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in)(_event))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 29(_ent(_in))))
		(_port(_int in_b 0 0 30(_ent(_in))))
		(_port(_int ready -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 32(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 40(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 40(_arch(_uni))))
		(_sig(_int acabou -1 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 42(_scalar (_to i 0 i 105535))))
		(_sig(_int b 3 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~132 0 49(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 4 0 49(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 50(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 5 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 63(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 6 0 0(_int gms(_code 3))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(4)(5)(7))(_sens(0)(1))(_read(6)(7)(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(6))(_sens(2))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(8))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000044 55 3399          1559845088386 ex1
(_unit VHDL(mult_level2 0 25(ex1 0 37))
	(_version vde)
	(_time 1559845088387 2019.06.06 15:18:08)
	(_source(\./../compile/mult_level2.vhd\))
	(_parameters tan)
	(_code 949bc69a95c393839594d2ce9692919392929192c7)
	(_ent
		(_time 1559845088381)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int in_a 2 0 45(_ent (_in))))
				(_port(_int in_b 2 0 46(_ent (_in))))
				(_port(_int ready -1 0 47(_ent (_out))))
				(_port(_int res 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 89(_comp multiplicador_16)
		(_port
			((clock)(clock))
			((enable)(enable))
			((in_a)(a))
			((in_b)(b))
			((ready)(acabou))
			((res)(res))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 29(_ent(_in))))
		(_port(_int in_b 0 0 30(_ent(_in))))
		(_port(_int overflow -1 0 31(_ent(_out))))
		(_port(_int ready -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int result 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 48(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 54(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int a 4 0 55(_arch(_uni))))
		(_sig(_int b 4 0 56(_arch(_uni))))
		(_sig(_int inta 4 0 57(_arch(_uni))))
		(_sig(_int intb 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 59(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 59(_arch(_uni))))
		(_sig(_int res_int 4 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int res_int1 6 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 7 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(5))(_sens(7)))))
			(line__79(_arch 1 0 79(_assignment(_alias((res_int1)(res(d_31_0))))(_trgt(14))(_sens(12(d_31_0))))))
			(line__80(_arch 2 0 80(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(15))(_sens(2(15))(3(15))))))
			(line__81(_arch 3 0 81(_assignment(_trgt(10))(_sens(2)))))
			(line__82(_arch 4 0 82(_assignment(_trgt(11))(_sens(3)))))
			(line__83(_arch 5 0 83(_assignment(_trgt(8))(_sens(2)(10)(15))(_mon))))
			(line__84(_arch 6 0 84(_assignment(_trgt(9))(_sens(3)(11)(15))(_mon))))
			(line__85(_arch 7 0 85(_assignment(_trgt(6))(_sens(14)(15))(_mon))))
			(line__103(_arch 8 0 103(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(4))(_sens(12(32))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (12(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000044 55 3933          1559845088438 ex1
(_unit VHDL(raiz_quadrada 0 25(ex1 0 36))
	(_version vde)
	(_time 1559845088439 2019.06.06 15:18:08)
	(_source(\./../compile/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code c3cdc796c1949ed495ce859893c4c6c5c2c5c7c4c1)
	(_ent
		(_time 1559845088432)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int in_a 1 0 44(_ent (_in))))
				(_port(_int in_b 1 0 45(_ent (_in))))
				(_port(_int overflow -1 0 46(_ent (_out))))
				(_port(_int ready -1 0 47(_ent (_out))))
				(_port(_int result 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 97(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(enable))
			((in_a)(x_0))
			((in_b)(aux))
			((overflow)(overflow))
			((ready)(ready))
			((result)(res))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Mult2 0 108(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(ready))
			((in_a)(X))
			((in_b)(res))
			((overflow)(overflow))
			((ready)(ready2))
			((result)(res2))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Mult3 0 119(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(enable2))
			((in_a)(x_0_2))
			((in_b)(res3))
			((overflow)(overflow))
			((ready)(ready3))
			((result)(res4))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int e 0 0 30(_ent(_in))))
		(_port(_int ready1 -1 0 31(_ent(_out))))
		(_port(_int S 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int enable2 -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int overflow -1 0 55(_arch(_uni))))
		(_sig(_int ready -1 0 56(_arch(_uni))))
		(_sig(_int ready2 -1 0 57(_arch(_uni))))
		(_sig(_int ready3 -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int aux 2 0 59(_arch(_uni))))
		(_sig(_int error 2 0 60(_arch(_uni(_string \"0000000100000000"\)))))
		(_sig(_int res 2 0 61(_arch(_uni))))
		(_sig(_int res2 2 0 62(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 63(_arch(_uni))))
		(_sig(_int res4 2 0 64(_arch(_uni)(_event))))
		(_sig(_int X 2 0 65(_arch(_uni))))
		(_sig(_int x_0 2 0 66(_arch(_uni))))
		(_sig(_int x_0_2 2 0 67(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_trgt(6)(15))(_sens(14))(_mon)(_read(9)))))
			(line__82(_arch 1 0 82(_prcs(_trgt(4)(12))(_sens(16)(18))(_dssslsensitivity 1)(_mon)(_read(10)))))
			(line__92(_arch 2 0 92(_assignment(_alias((aux)(x_0)))(_trgt(11))(_sens(18)))))
			(line__93(_arch 3 0 93(_assignment(_trgt(19))(_sens(18(d_15_1))))))
			(line__134(_arch 4 0 134(_assignment(_alias((X)(A)))(_trgt(17))(_sens(2)))))
			(line__135(_arch 5 0 135(_assignment(_alias((x_0)(e)))(_trgt(18))(_sens(3)))))
			(line__138(_arch 6 0 138(_assignment(_alias((S)(res4)))(_trgt(5))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000045 55 1706          1559845088487 exo1
(_unit VHDL(registrador 0 23(exo1 1 40))
	(_version vde)
	(_time 1559845088488 2019.06.06 15:18:08)
	(_source(\./../src/registrador.vhd\(\./../compile/registrador.vhd\)))
	(_parameters tan)
	(_code f2fcf6a2f5a5a1e4f8f7e1a9a7f5f0f4f3f4f6f4a4)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 1 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 1 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 1 50(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
V 000048 55 1330          1559845088527 Somador
(_unit VHDL(somador 0 26(somador 1 41))
	(_version vde)
	(_time 1559845088528 2019.06.06 15:18:08)
	(_source(\./../src/somador.vhd\(\./../compile/Somador.vhd\)))
	(_parameters tan)
	(_code 202e2424767720362074347a272722272326762674)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 1 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000045 55 4185          1559845088557 raiz
(_unit VHDL(raiz 0 5(raiz 0 15))
	(_version vde)
	(_time 1559845088558 2019.06.06 15:18:08)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 404e454241171d57124f521a104649471147424641)
	(_ent
		(_time 1559599169647)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 18(_ent (_in))))
				(_port(_int e 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int S 1 0 20(_ent (_out))))
				(_port(_int ready1 -1 0 21(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 27(_ent (_in))))
				(_port(_int in_b 2 0 27(_ent (_in))))
				(_port(_int clock -1 0 28(_ent (_in))))
				(_port(_int enable -1 0 28(_ent (_in))))
				(_port(_int result 2 0 29(_ent (_out))))
				(_port(_int overflow -1 0 30(_ent (_out))))
				(_port(_int ready -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 50(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enable))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz2 0 51(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz3 0 52(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz4 0 53(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz5 0 54(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Mult 0 55(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S2 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 34(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 35(_arch(_uni))))
		(_sig(_int x2 3 0 36(_arch(_uni))))
		(_sig(_int x3 3 0 37(_arch(_uni))))
		(_sig(_int x4 3 0 38(_arch(_uni))))
		(_sig(_int x5 3 0 39(_arch(_uni))))
		(_sig(_int x6 3 0 40(_arch(_uni))))
		(_sig(_int overflow -1 0 41(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int ready2 -1 0 43(_arch(_uni))))
		(_sig(_int ready3 -1 0 44(_arch(_uni))))
		(_sig(_int ready4 -1 0 45(_arch(_uni))))
		(_sig(_int ready5 -1 0 46(_arch(_uni))))
		(_sig(_int ready6 -1 0 47(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_alias((S2)(x6)))(_trgt(3))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 1 -1)
)
I 000045 55 4378          1559845088603 raiz
(_unit VHDL(raiz 0 25(raiz 0 34))
	(_version vde)
	(_time 1559845088604 2019.06.06 15:18:08)
	(_source(\./../compile/raiz.vhd\))
	(_parameters tan)
	(_code 6f616a6f3838327836687d353f6966683e686d696e)
	(_ent
		(_time 1559845088600)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int clock -1 0 40(_ent (_in))))
				(_port(_int enable -1 0 41(_ent (_in))))
				(_port(_int in_a 1 0 42(_ent (_in))))
				(_port(_int in_b 1 0 43(_ent (_in))))
				(_port(_int overflow -1 0 44(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
				(_port(_int result 1 0 46(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 2 0 51(_ent (_in))))
				(_port(_int clock -1 0 52(_ent (_in))))
				(_port(_int e 2 0 53(_ent (_in))))
				(_port(_int enable -1 0 54(_ent (_in))))
				(_port(_int S 2 0 55(_ent (_out))))
				(_port(_int ready1 -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst Mult 0 81(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(ready5))
			((in_a)(A))
			((in_b)(x5))
			((overflow)(overflow))
			((ready)(ready6))
			((result)(x6))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Raiz1 0 92(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x0))
			((enable)(enable))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz2 0 102(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x1))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz3 0 112(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x2))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz4 0 122(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x3))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz5 0 132(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x4))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int S2 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1((_dto i 15 i 0)))))
		(_sig(_int overflow -1 0 62(_arch(_uni))))
		(_sig(_int ready -1 0 63(_arch(_uni))))
		(_sig(_int ready2 -1 0 64(_arch(_uni))))
		(_sig(_int ready3 -1 0 65(_arch(_uni))))
		(_sig(_int ready4 -1 0 66(_arch(_uni))))
		(_sig(_int ready5 -1 0 67(_arch(_uni))))
		(_sig(_int ready6 -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 69(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 70(_arch(_uni))))
		(_sig(_int x2 3 0 71(_arch(_uni))))
		(_sig(_int x3 3 0 72(_arch(_uni))))
		(_sig(_int x4 3 0 73(_arch(_uni))))
		(_sig(_int x5 3 0 74(_arch(_uni))))
		(_sig(_int x6 3 0 75(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((S2)(x6)))(_trgt(3))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 1 -1)
)
I 000044 55 1966          1559845109291 ex1
(_unit VHDL(multiplicador_16 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845109292 2019.06.06 15:18:29)
	(_source(\./../src/mult.vhd\))
	(_parameters tan)
	(_code 3e6d623a6e693929393c27656f386d3837383d383f)
	(_ent
		(_time 1559845109289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000044 55 3467          1559845109321 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845109322 2019.06.06 15:18:29)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 5d0e015f0c0a5a4a5d0b1b075f5b585a5b5b585b0e)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1559845109355 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845109356 2019.06.06 15:18:29)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 7d2e217d2c2a7a6a7d7f3b277f7b787a7b7b787b2e)
	(_ent
		(_time 1559845109345)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000044 55 8993          1559845109383 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559845109384 2019.06.06 15:18:29)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 9ccfc09399cbcc8ac2cadac69b9b9c9a999b9e9a9d)
	(_ent
		(_time 1559845109379)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int e 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int S 3 0 36(_ent (_out))))
				(_port(_int ready1 -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz 0 68(_comp raiz_quadrada)
		(_port
			((A)(raiz_A))
			((e)(raiz_e))
			((clock)(clock))
			((enable)(enable_r))
			((S)(result_r))
			((ready1)(ready_r))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int raiz_A 6 0 50(_arch(_uni))))
		(_sig(_int raiz_e 6 0 50(_arch(_uni))))
		(_sig(_int raiz_S 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(27(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(34)(45)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(25))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(26))(_sens(3)(26)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(29))(_sens(47)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(30))(_sens(47)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(47)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(39))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(38))(_sens(47)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(40))(_sens(31)(34)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(42))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(43))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(45))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(44))(_sens(32)(33)(34)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . ex1 19 -1)
)
I 000045 55 1674          1559845109408 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1559845109409 2019.06.06 15:18:29)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code abf9a1fcfcfcf8bda1aeb8f0feaca9adaaadafadfd)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000044 55 3378          1559845109425 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559845109426 2019.06.06 15:18:29)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code bbe9b1efe8ece6aceebbfde0ebbcbebdbabdbfbcb9)
	(_ent
		(_time 1559845109423)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000048 55 1302          1559845109444 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1559845109445 2019.06.06 15:18:29)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code cb99c09ecf9ccbddcb9edf91ccccc9ccc8cd9dcd9f)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000044 55 2071          1559845109471 ex1
(_unit VHDL(multiplicador_16 0 25(ex1 0 36))
	(_version vde)
	(_time 1559845109472 2019.06.06 15:18:29)
	(_source(\./../compile/multiplicador_16.vhd\))
	(_parameters tan)
	(_code eab9b6b8bebdedfdedbef3b1bbecb9ece3ece9eceb)
	(_ent
		(_time 1559845109469)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in)(_event))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 29(_ent(_in))))
		(_port(_int in_b 0 0 30(_ent(_in))))
		(_port(_int ready -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 32(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 40(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 40(_arch(_uni))))
		(_sig(_int acabou -1 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 42(_scalar (_to i 0 i 105535))))
		(_sig(_int b 3 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~132 0 49(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 4 0 49(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 50(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 5 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 63(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 6 0 0(_int gms(_code 3))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(4)(5)(7))(_sens(0)(1))(_read(6)(7)(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(6))(_sens(2))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(8))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000044 55 3399          1559845109491 ex1
(_unit VHDL(mult_level2 0 25(ex1 0 37))
	(_version vde)
	(_time 1559845109492 2019.06.06 15:18:29)
	(_source(\./../compile/mult_level2.vhd\))
	(_parameters tan)
	(_code faa9a6abaeadfdedfbfabca0f8fcfffdfcfcfffca9)
	(_ent
		(_time 1559845109488)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int in_a 2 0 45(_ent (_in))))
				(_port(_int in_b 2 0 46(_ent (_in))))
				(_port(_int ready -1 0 47(_ent (_out))))
				(_port(_int res 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 89(_comp multiplicador_16)
		(_port
			((clock)(clock))
			((enable)(enable))
			((in_a)(a))
			((in_b)(b))
			((ready)(acabou))
			((res)(res))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 29(_ent(_in))))
		(_port(_int in_b 0 0 30(_ent(_in))))
		(_port(_int overflow -1 0 31(_ent(_out))))
		(_port(_int ready -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int result 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 48(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 54(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int a 4 0 55(_arch(_uni))))
		(_sig(_int b 4 0 56(_arch(_uni))))
		(_sig(_int inta 4 0 57(_arch(_uni))))
		(_sig(_int intb 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 59(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 59(_arch(_uni))))
		(_sig(_int res_int 4 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int res_int1 6 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 7 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(5))(_sens(7)))))
			(line__79(_arch 1 0 79(_assignment(_alias((res_int1)(res(d_31_0))))(_trgt(14))(_sens(12(d_31_0))))))
			(line__80(_arch 2 0 80(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(15))(_sens(2(15))(3(15))))))
			(line__81(_arch 3 0 81(_assignment(_trgt(10))(_sens(2)))))
			(line__82(_arch 4 0 82(_assignment(_trgt(11))(_sens(3)))))
			(line__83(_arch 5 0 83(_assignment(_trgt(8))(_sens(2)(10)(15))(_mon))))
			(line__84(_arch 6 0 84(_assignment(_trgt(9))(_sens(3)(11)(15))(_mon))))
			(line__85(_arch 7 0 85(_assignment(_trgt(6))(_sens(14)(15))(_mon))))
			(line__103(_arch 8 0 103(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(4))(_sens(12(32))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (12(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000044 55 3933          1559845109513 ex1
(_unit VHDL(raiz_quadrada 0 25(ex1 0 36))
	(_version vde)
	(_time 1559845109514 2019.06.06 15:18:29)
	(_source(\./../compile/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code 194b121e114e440e4f145f42491e1c1f181f1d1e1b)
	(_ent
		(_time 1559845109511)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int in_a 1 0 44(_ent (_in))))
				(_port(_int in_b 1 0 45(_ent (_in))))
				(_port(_int overflow -1 0 46(_ent (_out))))
				(_port(_int ready -1 0 47(_ent (_out))))
				(_port(_int result 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 97(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(enable))
			((in_a)(x_0))
			((in_b)(aux))
			((overflow)(overflow))
			((ready)(ready))
			((result)(res))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Mult2 0 108(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(ready))
			((in_a)(X))
			((in_b)(res))
			((overflow)(overflow))
			((ready)(ready2))
			((result)(res2))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Mult3 0 119(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(enable2))
			((in_a)(x_0_2))
			((in_b)(res3))
			((overflow)(overflow))
			((ready)(ready3))
			((result)(res4))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int e 0 0 30(_ent(_in))))
		(_port(_int ready1 -1 0 31(_ent(_out))))
		(_port(_int S 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int enable2 -1 0 54(_arch(_uni((i 2))))))
		(_sig(_int overflow -1 0 55(_arch(_uni))))
		(_sig(_int ready -1 0 56(_arch(_uni))))
		(_sig(_int ready2 -1 0 57(_arch(_uni))))
		(_sig(_int ready3 -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int aux 2 0 59(_arch(_uni))))
		(_sig(_int error 2 0 60(_arch(_uni(_string \"0000000100000000"\)))))
		(_sig(_int res 2 0 61(_arch(_uni))))
		(_sig(_int res2 2 0 62(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 63(_arch(_uni))))
		(_sig(_int res4 2 0 64(_arch(_uni)(_event))))
		(_sig(_int X 2 0 65(_arch(_uni))))
		(_sig(_int x_0 2 0 66(_arch(_uni))))
		(_sig(_int x_0_2 2 0 67(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_trgt(6)(15))(_sens(14))(_mon)(_read(9)))))
			(line__82(_arch 1 0 82(_prcs(_trgt(4)(12))(_sens(16)(18))(_dssslsensitivity 1)(_mon)(_read(10)))))
			(line__92(_arch 2 0 92(_assignment(_alias((aux)(x_0)))(_trgt(11))(_sens(18)))))
			(line__93(_arch 3 0 93(_assignment(_trgt(19))(_sens(18(d_15_1))))))
			(line__134(_arch 4 0 134(_assignment(_alias((X)(A)))(_trgt(17))(_sens(2)))))
			(line__135(_arch 5 0 135(_assignment(_alias((x_0)(e)))(_trgt(18))(_sens(3)))))
			(line__138(_arch 6 0 138(_assignment(_alias((S)(res4)))(_trgt(5))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000045 55 1706          1559845109533 exo1
(_unit VHDL(registrador 0 23(exo1 1 40))
	(_version vde)
	(_time 1559845109534 2019.06.06 15:18:29)
	(_source(\./../src/registrador.vhd\(\./../compile/registrador.vhd\)))
	(_parameters tan)
	(_code 287a232c257f7b3e222d3b737d2f2a2e292e2c2e7e)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 1 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 1 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 1 50(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
V 000048 55 1330          1559845109551 Somador
(_unit VHDL(somador 0 26(somador 1 41))
	(_version vde)
	(_time 1559845109552 2019.06.06 15:18:29)
	(_source(\./../src/somador.vhd\(\./../compile/Somador.vhd\)))
	(_parameters tan)
	(_code 386a323d666f382e386c2c623f3f3a3f3b3e6e3e6c)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 1 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000045 55 4185          1559845109569 raiz
(_unit VHDL(raiz 0 5(raiz 0 15))
	(_version vde)
	(_time 1559845109570 2019.06.06 15:18:29)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 481a434a411f155f1a475a12184e414f194f4a4e49)
	(_ent
		(_time 1559845109567)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 18(_ent (_in))))
				(_port(_int e 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int S 1 0 20(_ent (_out))))
				(_port(_int ready1 -1 0 21(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 27(_ent (_in))))
				(_port(_int in_b 2 0 27(_ent (_in))))
				(_port(_int clock -1 0 28(_ent (_in))))
				(_port(_int enable -1 0 28(_ent (_in))))
				(_port(_int result 2 0 29(_ent (_out))))
				(_port(_int overflow -1 0 30(_ent (_out))))
				(_port(_int ready -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 50(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enable))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz2 0 51(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz3 0 52(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz4 0 53(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz5 0 54(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Mult 0 55(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S2 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 34(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 35(_arch(_uni))))
		(_sig(_int x2 3 0 36(_arch(_uni))))
		(_sig(_int x3 3 0 37(_arch(_uni))))
		(_sig(_int x4 3 0 38(_arch(_uni))))
		(_sig(_int x5 3 0 39(_arch(_uni))))
		(_sig(_int x6 3 0 40(_arch(_uni))))
		(_sig(_int overflow -1 0 41(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int ready2 -1 0 43(_arch(_uni))))
		(_sig(_int ready3 -1 0 44(_arch(_uni))))
		(_sig(_int ready4 -1 0 45(_arch(_uni))))
		(_sig(_int ready5 -1 0 46(_arch(_uni))))
		(_sig(_int ready6 -1 0 47(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_alias((S2)(x6)))(_trgt(3))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 1 -1)
)
I 000045 55 4378          1559845109601 raiz
(_unit VHDL(raiz 0 25(raiz 0 34))
	(_version vde)
	(_time 1559845109602 2019.06.06 15:18:29)
	(_source(\./../compile/raiz.vhd\))
	(_parameters tan)
	(_code 67356c6761303a703e60753d37616e603660656166)
	(_ent
		(_time 1559845109596)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int clock -1 0 40(_ent (_in))))
				(_port(_int enable -1 0 41(_ent (_in))))
				(_port(_int in_a 1 0 42(_ent (_in))))
				(_port(_int in_b 1 0 43(_ent (_in))))
				(_port(_int overflow -1 0 44(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
				(_port(_int result 1 0 46(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 2 0 51(_ent (_in))))
				(_port(_int clock -1 0 52(_ent (_in))))
				(_port(_int e 2 0 53(_ent (_in))))
				(_port(_int enable -1 0 54(_ent (_in))))
				(_port(_int S 2 0 55(_ent (_out))))
				(_port(_int ready1 -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst Mult 0 81(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(ready5))
			((in_a)(A))
			((in_b)(x5))
			((overflow)(overflow))
			((ready)(ready6))
			((result)(x6))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Raiz1 0 92(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x0))
			((enable)(enable))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz2 0 102(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x1))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz3 0 112(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x2))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz4 0 122(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x3))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz5 0 132(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x4))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int S2 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1((_dto i 15 i 0)))))
		(_sig(_int overflow -1 0 62(_arch(_uni))))
		(_sig(_int ready -1 0 63(_arch(_uni))))
		(_sig(_int ready2 -1 0 64(_arch(_uni))))
		(_sig(_int ready3 -1 0 65(_arch(_uni))))
		(_sig(_int ready4 -1 0 66(_arch(_uni))))
		(_sig(_int ready5 -1 0 67(_arch(_uni))))
		(_sig(_int ready6 -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 69(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 70(_arch(_uni))))
		(_sig(_int x2 3 0 71(_arch(_uni))))
		(_sig(_int x3 3 0 72(_arch(_uni))))
		(_sig(_int x4 3 0 73(_arch(_uni))))
		(_sig(_int x5 3 0 74(_arch(_uni))))
		(_sig(_int x6 3 0 75(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((S2)(x6)))(_trgt(3))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 1 -1)
)
I 000044 55 8918          1559848842709 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559848842710 2019.06.06 16:20:42)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code dc8ede8ed98b8cca828a9a86dbdbdcdad9dbdedadd)
	(_ent
		(_time 1559848663973)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 3 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiza 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((clock)(clock))
				((enable)(enable))
				((negativo)(negativo))
				((ready)(ready))
				((S2)(S2))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(23)(3)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . ex1 19 -1)
)
I 000045 55 4728          1559848908471 raiz
(_unit VHDL(raiz 0 5(raiz 0 16))
	(_version vde)
	(_time 1559848908472 2019.06.06 16:21:48)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code c290c097c1959fd597c4d09892c4cbc593c5c0c4c3)
	(_ent
		(_time 1559848863584)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 59(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz2 0 60(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz3 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz4 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Raiz5 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((clock)(clock))
				((enable)(enable))
				((A)(A))
				((e)(e))
				((ready1)(ready1))
				((S)(S))
			)
		)
	)
	(_inst Mult 0 64(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__52(_arch 1 0 52(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(14))(_sens(0(15))))))
			(line__53(_arch 2 0 53(_assignment(_trgt(15))(_sens(14)(2)))))
			(line__65(_arch 3 0 65(_assignment(_alias((ready)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(20)))))
			(line__66(_arch 4 0 66(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 5 -1)
)
I 000044 55 8778          1559848912949 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559848912950 2019.06.06 16:21:52)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 46161044161116501810001c414146404341444047)
	(_ent
		(_time 1559848663973)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 3 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(23)(3)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . ex1 19 -1)
)
I 000044 55 1978          1559849043473 ex1
(_unit VHDL(multiplicador_16 0 5(ex1 0 14))
	(_version vde)
	(_time 1559849043474 2019.06.06 16:24:03)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 1a4a4e1c4e4d1d0d1d1803414b1c491c131c191c1b)
	(_ent
		(_time 1559849043468)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000044 55 3467          1559849043572 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1559849043573 2019.06.06 16:24:03)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 87d7d38885d0809087d1c1dd8581828081818281d4)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1559849043658 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1559849043659 2019.06.06 16:24:03)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code d5858186d582d2c2d5d7938fd7d3d0d2d3d3d0d386)
	(_ent
		(_time 1559849043645)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
V 000044 55 8778          1559849043717 ex1
(_unit VHDL(modo_operacao 0 5(ex1 0 16))
	(_version vde)
	(_time 1559849043718 2019.06.06 16:24:03)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 14444113464344024a42524e131314121113161215)
	(_ent
		(_time 1559848663973)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 3 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(3)(23)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . ex1 19 -1)
)
I 000045 55 1674          1559849043766 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1559849043767 2019.06.06 16:24:03)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 431240414514105549465018164441454245474515)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000044 55 3378          1559849043810 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559849043811 2019.06.06 16:24:03)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code 7223717371252f6527723429227577747374767570)
	(_ent
		(_time 1559849043806)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000048 55 1302          1559849043858 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1559849043859 2019.06.06 16:24:03)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code a1f0a3f6f6f6a1b7a1f4b5fba6a6a3a6a2a7f7a7f5)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000044 55 2071          1559849043927 ex1
(_unit VHDL(multiplicador_16 0 25(ex1 0 36))
	(_version vde)
	(_time 1559849043928 2019.06.06 16:24:03)
	(_source(\./../compile/multiplicador_16.vhd\))
	(_parameters tan)
	(_code df8f8a8c8c88d8c8d88bc6848ed98cd9d6d9dcd9de)
	(_ent
		(_time 1559849043922)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in)(_event))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 29(_ent(_in))))
		(_port(_int in_b 0 0 30(_ent(_in))))
		(_port(_int ready -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 32(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 40(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 40(_arch(_uni))))
		(_sig(_int acabou -1 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 42(_scalar (_to i 0 i 105535))))
		(_sig(_int b 3 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~132 0 49(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 4 0 49(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 50(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 5 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 63(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 6 0 0(_int gms(_code 3))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(4)(5)(7))(_sens(0)(1))(_read(6)(7)(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(6))(_sens(2))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(8))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
I 000044 55 3399          1559849043980 ex1
(_unit VHDL(mult_level2 0 25(ex1 0 37))
	(_version vde)
	(_time 1559849043981 2019.06.06 16:24:03)
	(_source(\./../compile/mult_level2.vhd\))
	(_parameters tan)
	(_code 1e4e48184e4919091f1e58441c181b1918181b184d)
	(_ent
		(_time 1559849043972)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int in_a 2 0 45(_ent (_in))))
				(_port(_int in_b 2 0 46(_ent (_in))))
				(_port(_int ready -1 0 47(_ent (_out))))
				(_port(_int res 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 89(_comp multiplicador_16)
		(_port
			((clock)(clock))
			((enable)(enable))
			((in_a)(a))
			((in_b)(b))
			((ready)(acabou))
			((res)(res))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 29(_ent(_in))))
		(_port(_int in_b 0 0 30(_ent(_in))))
		(_port(_int overflow -1 0 31(_ent(_out))))
		(_port(_int ready -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int result 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 48(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 54(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 55(_array -1((_dto i 15 i 0)))))
		(_sig(_int a 4 0 55(_arch(_uni))))
		(_sig(_int b 4 0 56(_arch(_uni))))
		(_sig(_int inta 4 0 57(_arch(_uni))))
		(_sig(_int intb 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 59(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 59(_arch(_uni))))
		(_sig(_int res_int 4 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int res_int1 6 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 7 0 62(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(5))(_sens(7)))))
			(line__79(_arch 1 0 79(_assignment(_alias((res_int1)(res(d_31_0))))(_trgt(14))(_sens(12(d_31_0))))))
			(line__80(_arch 2 0 80(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(15))(_sens(2(15))(3(15))))))
			(line__81(_arch 3 0 81(_assignment(_trgt(10))(_sens(2)))))
			(line__82(_arch 4 0 82(_assignment(_trgt(11))(_sens(3)))))
			(line__83(_arch 5 0 83(_assignment(_trgt(8))(_sens(2)(10)(15))(_mon))))
			(line__84(_arch 6 0 84(_assignment(_trgt(9))(_sens(3)(11)(15))(_mon))))
			(line__85(_arch 7 0 85(_assignment(_trgt(6))(_sens(14)(15))(_mon))))
			(line__103(_arch 8 0 103(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(4))(_sens(12(32))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (12(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000045 55 1706          1559849044031 exo1
(_unit VHDL(registrador 0 23(exo1 1 40))
	(_version vde)
	(_time 1559849044032 2019.06.06 16:24:04)
	(_source(\./../src/registrador.vhd\(\./../compile/registrador.vhd\)))
	(_parameters tan)
	(_code 4c1d4c4e1a1b1f5a46495f17194b4e4a4d4a484a1a)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 1 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 1 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 1 50(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1330          1559849044085 Somador
(_unit VHDL(somador 0 26(somador 1 41))
	(_version vde)
	(_time 1559849044086 2019.06.06 16:24:04)
	(_source(\./../src/somador.vhd\(\./../compile/Somador.vhd\)))
	(_parameters tan)
	(_code 7b2a7a7a7f2c7b6d7b2f6f217c7c797c787d2d7d2f)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 1 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000045 55 4083          1559849044125 raiz
(_unit VHDL(raiz 0 5(raiz 0 16))
	(_version vde)
	(_time 1559849044126 2019.06.06 16:24:04)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code aafbaafdfafdf7bdffacb8f0faaca3adfbada8acab)
	(_ent
		(_time 1559848863584)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 59(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 60(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 64(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__52(_arch 1 0 52(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(14))(_sens(0(15))))))
			(line__53(_arch 2 0 53(_assignment(_trgt(15))(_sens(2)(14)))))
			(line__65(_arch 3 0 65(_assignment(_alias((ready)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(20)))))
			(line__66(_arch 4 0 66(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 5 -1)
)
I 000045 55 4378          1559849044155 raiz
(_unit VHDL(raiz 0 25(raiz 0 34))
	(_version vde)
	(_time 1559849044156 2019.06.06 16:24:04)
	(_source(\./../compile/raiz.vhd\))
	(_parameters tan)
	(_code c998c99cc19e94de90cedb9399cfc0ce98cecbcfc8)
	(_ent
		(_time 1559849044152)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int clock -1 0 40(_ent (_in))))
				(_port(_int enable -1 0 41(_ent (_in))))
				(_port(_int in_a 1 0 42(_ent (_in))))
				(_port(_int in_b 1 0 43(_ent (_in))))
				(_port(_int overflow -1 0 44(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
				(_port(_int result 1 0 46(_ent (_out))))
			)
		)
		(raiz_quadrada
			(_object
				(_port(_int A 2 0 51(_ent (_in))))
				(_port(_int clock -1 0 52(_ent (_in))))
				(_port(_int e 2 0 53(_ent (_in))))
				(_port(_int enable -1 0 54(_ent (_in))))
				(_port(_int S 2 0 55(_ent (_out))))
				(_port(_int ready1 -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst Mult 0 81(_comp mult_level1)
		(_port
			((clock)(clock))
			((enable)(ready5))
			((in_a)(A))
			((in_b)(x5))
			((overflow)(overflow))
			((ready)(ready6))
			((result)(x6))
		)
		(_use(_ent . mult_level1)
			(_port
				((in_a)(in_a))
				((in_b)(in_b))
				((clock)(clock))
				((enable)(enable))
				((result)(result))
				((overflow)(overflow))
				((ready)(ready))
			)
		)
	)
	(_inst Raiz1 0 92(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x0))
			((enable)(enable))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((A)(A))
				((e)(e))
				((clock)(clock))
				((enable)(enable))
				((S)(S))
				((ready1)(ready1))
			)
		)
	)
	(_inst Raiz2 0 102(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x1))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((A)(A))
				((e)(e))
				((clock)(clock))
				((enable)(enable))
				((S)(S))
				((ready1)(ready1))
			)
		)
	)
	(_inst Raiz3 0 112(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x2))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((A)(A))
				((e)(e))
				((clock)(clock))
				((enable)(enable))
				((S)(S))
				((ready1)(ready1))
			)
		)
	)
	(_inst Raiz4 0 122(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x3))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((A)(A))
				((e)(e))
				((clock)(clock))
				((enable)(enable))
				((S)(S))
				((ready1)(ready1))
			)
		)
	)
	(_inst Raiz5 0 132(_comp raiz_quadrada)
		(_port
			((A)(A))
			((clock)(clock))
			((e)(x4))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
			(_port
				((A)(A))
				((e)(e))
				((clock)(clock))
				((enable)(enable))
				((S)(S))
				((ready1)(ready1))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int enable -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int S2 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1((_dto i 15 i 0)))))
		(_sig(_int overflow -1 0 62(_arch(_uni))))
		(_sig(_int ready -1 0 63(_arch(_uni))))
		(_sig(_int ready2 -1 0 64(_arch(_uni))))
		(_sig(_int ready3 -1 0 65(_arch(_uni))))
		(_sig(_int ready4 -1 0 66(_arch(_uni))))
		(_sig(_int ready5 -1 0 67(_arch(_uni))))
		(_sig(_int ready6 -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 69(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 69(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 70(_arch(_uni))))
		(_sig(_int x2 3 0 71(_arch(_uni))))
		(_sig(_int x3 3 0 72(_arch(_uni))))
		(_sig(_int x4 3 0 73(_arch(_uni))))
		(_sig(_int x5 3 0 74(_arch(_uni))))
		(_sig(_int x6 3 0 75(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((S2)(x6)))(_trgt(3))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 1 -1)
)
I 000045 55 4083          1559849098026 raiz
(_unit VHDL(raiz 0 5(raiz 0 16))
	(_version vde)
	(_time 1559849098027 2019.06.06 16:24:58)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 3c683b396e6b612b693a2e666c3a353b6d3b3e3a3d)
	(_ent
		(_time 1559849098024)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 59(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 60(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 64(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__52(_arch 1 0 52(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(14))(_sens(0(15))))))
			(line__53(_arch 2 0 53(_assignment(_trgt(15))(_sens(14)(2)))))
			(line__65(_arch 3 0 65(_assignment(_alias((ready)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(20)))))
			(line__66(_arch 4 0 66(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 5 -1)
)
V 000044 55 1978          1559849204597 ex1
(_unit VHDL(multiplicador_16 0 5(ex1 0 14))
	(_version vde)
	(_time 1559849204598 2019.06.06 16:26:44)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 7f7f2e7f2c287868787d66242e792c7976797c797e)
	(_ent
		(_time 1559849204595)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . ex1 4 -1)
)
V 000045 55 4083          1559849212595 raiz
(_unit VHDL(raiz 0 5(raiz 0 16))
	(_version vde)
	(_time 1559849212596 2019.06.06 16:26:52)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code bfb0b9ebe8e8e2a8eab9ade5efb9b6b8eeb8bdb9be)
	(_ent
		(_time 1559849098023)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 59(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 60(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 64(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__52(_arch 1 0 52(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(14))(_sens(0(15))))))
			(line__53(_arch 2 0 53(_assignment(_trgt(15))(_sens(14)(2)))))
			(line__65(_arch 3 0 65(_assignment(_alias((ready)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(20)))))
			(line__66(_arch 4 0 66(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . raiz 5 -1)
)
I 000049 55 8788          1559849230050 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559849230051 2019.06.06 16:27:10)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code ecb9b0bfe9bbbcfab2baaab6ebebeceae9ebeeeaed)
	(_ent
		(_time 1559849230048)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 3 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(23)(3)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000045 55 1980          1559849289716 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1559849289717 2019.06.06 16:28:09)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 045052030553031303061d5f550257020d02070205)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(4)(5)(8))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1559849321046 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1559849321047 2019.06.06 16:28:41)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 64606365653363736432223e666261636262616237)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(8)(9)(0))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(8)(10)(1))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000049 55 8788          1559849326607 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559849326608 2019.06.06 16:28:46)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 1f1d49181f484f094149594518181f191a181d191e)
	(_ent
		(_time 1559849230047)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 3 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(23)(3)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8788          1559849398661 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559849398662 2019.06.06 16:29:58)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 8d8e8b838fdadd9bd3dbcbd78a8a8d8b888a8f8b8c)
	(_ent
		(_time 1559849230047)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 11 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 12 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 4 0 42(_ent (_in))))
				(_port(_int in_b 4 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 4 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 3 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 3 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 5 0 49(_arch(_uni))))
		(_sig(_int output_int 5 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 6 0 50(_arch(_uni))))
		(_sig(_int result_m 6 0 50(_arch(_uni))))
		(_sig(_int result_final 6 0 50(_arch(_uni))))
		(_sig(_int dadoa 6 0 50(_arch(_uni))))
		(_sig(_int dadob 6 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 7 0 51(_arch(_uni))))
		(_sig(_int dadoe 7 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 8 0 53(_arch(_uni))))
		(_sig(_int saidaa 6 0 54(_arch(_uni))))
		(_sig(_int saidab 6 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 9 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 10 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(3)(23)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(18)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(18)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8626          1559849473117 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559849473118 2019.06.06 16:31:13)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 72737373262522642c243428757572747775707473)
	(_ent
		(_time 1559849473115)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(21))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(22)(3)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(20))(_sens(18)(19)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(23)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(23)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8625          1559849777548 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559849777549 2019.06.06 16:36:17)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 989ccf97c6cfc88ec6cedec29f9f989e9d9f9a9e99)
	(_ent
		(_time 1559849473114)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(21))(_sens(3)(4)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(26))(_sens(45)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(27))(_sens(45)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(20))(_sens(18)(19)(45)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(23)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(36))(_sens(23)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(35))(_sens(45)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(39))(_sens(3)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(40))(_sens(3)))))
			(line__130(_arch 15 0 130(_assignment(_trgt(42))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000045 55 1980          1559852159789 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1559852159790 2019.06.06 17:15:59)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 424342414515455545405b19134411444b44414443)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1559852159812 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1559852159813 2019.06.06 17:15:59)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 525352505505554552041408505457555454575401)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1559852159840 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1559852159841 2019.06.06 17:15:59)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 71707171752676667173372b737774767777747722)
	(_ent
		(_time 1559852159837)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000045 55 1674          1559852159873 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1559852159874 2019.06.06 17:15:59)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 9090c69f95c7c3869a9583cbc597929691969496c6)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000044 55 3378          1559852159896 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559852159897 2019.06.06 17:15:59)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code a0a0f6f7a1f7fdb7f5a0e6fbf0a7a5a6a1a6a4a7a2)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000048 55 1302          1559852159916 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1559852159917 2019.06.06 17:15:59)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code bfbfe8ebbfe8bfa9bfeaabe5b8b8bdb8bcb9e9b9eb)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000049 55 8680          1559852286073 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559852286074 2019.06.06 17:18:06)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 8b8b8e858fdcdb9dd5ddcdd18c8c8b8d8e8c898d8a)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(write_enable)(saidacmd)))(_trgt(46))(_sens(32)(3)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(3)(5)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(27))(_sens(46)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(28))(_sens(46)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(37))(_sens(24)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(36))(_sens(46)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(40))(_sens(4)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(41))(_sens(4)))))
			(line__131(_arch 15 0 131(_assignment(_trgt(43))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8679          1559852297328 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1559852297329 2019.06.06 17:18:17)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 7d722f7c7f2a2d6b232b3b277a7a7d7b787a7f7b7c)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 67(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 68(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__66(_arch 1 0 66(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__69(_arch 2 0 69(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(23))(_sens(3)(5)))))
			(line__80(_arch 5 0 80(_assignment(_trgt(27))(_sens(46)))))
			(line__85(_arch 6 0 85(_assignment(_trgt(28))(_sens(46)))))
			(line__90(_arch 7 0 90(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__95(_arch 8 0 95(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__96(_arch 9 0 96(_assignment(_trgt(37))(_sens(24)))))
			(line__101(_arch 10 0 101(_assignment(_trgt(36))(_sens(46)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__116(_arch 12 0 116(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__122(_arch 13 0 122(_assignment(_trgt(40))(_sens(4)))))
			(line__126(_arch 14 0 126(_assignment(_trgt(41))(_sens(4)))))
			(line__131(_arch 15 0 131(_assignment(_trgt(43))(_sens(3)))))
			(line__135(_arch 16 0 135(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
	)
	(_model . exercico 19 -1)
)
I 000044 55 3378          1559852312246 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559852312247 2019.06.06 17:18:32)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code c794c592c1909ad092c7819c97c0c2c1c6c1c3c0c5)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(19)(5))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
V 000044 55 3378          1559852314604 ex1
(_unit VHDL(raiz_quadrada 0 5(ex1 0 14))
	(_version vde)
	(_time 1559852314605 2019.06.06 17:18:34)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code ffacf4afa8a8a2e8aaffb9a4aff8faf9fef9fbf8fd)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . ex1 7 -1)
)
I 000045 55 1980          1559852317793 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1559852317794 2019.06.06 17:18:37)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 722120727525756575706b29237421747b74717473)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000045 55 3380          1559852339610 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1559852339611 2019.06.06 17:18:59)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code a7a3f7f0a1f0fab0f2a7e1fcf7a0a2a1a6a1a3a0a5)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(19)(5))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000046 55 4140          1559852496759 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1559852496760 2019.06.06 17:21:36)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 8bdd8885d8dcd69cde8f99d1db8d828cda8c898d8a)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(15)(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000049 55 8702          1560015577942 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560015577943 2019.06.08 14:39:37)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code e3b3b0b0b6b4b3f5bcb5a5b9e4e4e3e5e6e4e1e5e2)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 69(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 70(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__67(_arch 1 0 67(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__72(_arch 2 0 72(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__79(_arch 4 0 79(_assignment(_trgt(23))(_sens(3)(5)))))
			(line__84(_arch 5 0 84(_assignment(_trgt(27))(_sens(46)))))
			(line__89(_arch 6 0 89(_assignment(_trgt(28))(_sens(46)))))
			(line__94(_arch 7 0 94(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__99(_arch 8 0 99(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__100(_arch 9 0 100(_assignment(_trgt(37))(_sens(24)))))
			(line__105(_arch 10 0 105(_assignment(_trgt(36))(_sens(46)))))
			(line__115(_arch 11 0 115(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__121(_arch 12 0 121(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__127(_arch 13 0 127(_assignment(_trgt(40))(_sens(4)))))
			(line__131(_arch 14 0 131(_assignment(_trgt(41))(_sens(4)))))
			(line__136(_arch 15 0 136(_assignment(_trgt(43))(_sens(3)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8706          1560026180460 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560026180461 2019.06.08 17:36:20)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code f6a2f4a6a6a1a6e0a9a0b0acf1f1f6f0f3f1f4f0f7)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 69(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 70(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__67(_arch 1 0 67(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__72(_arch 2 0 72(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__79(_arch 4 0 79(_assignment(_trgt(23))(_sens(3)(5)))))
			(line__84(_arch 5 0 84(_assignment(_trgt(27))(_sens(46)))))
			(line__89(_arch 6 0 89(_assignment(_trgt(28))(_sens(46)))))
			(line__94(_arch 7 0 94(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__99(_arch 8 0 99(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__100(_arch 9 0 100(_assignment(_trgt(37))(_sens(24)))))
			(line__105(_arch 10 0 105(_assignment(_trgt(36))(_sens(46)))))
			(line__115(_arch 11 0 115(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__121(_arch 12 0 121(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__127(_arch 13 0 127(_assignment(_trgt(40))(_sens(4)))))
			(line__131(_arch 14 0 131(_assignment(_trgt(41))(_sens(4)))))
			(line__136(_arch 15 0 136(_assignment(_trgt(43))(_sens(3)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000045 55 1980          1560026206550 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560026206551 2019.06.08 17:36:46)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code e4e0b5b6e5b3e3f3e3e6fdbfb5e2b7e2ede2e7e2e5)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1560026206576 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560026206577 2019.06.08 17:36:46)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 030751040554041403554559010506040505060550)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1560026206601 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560026206602 2019.06.08 17:36:46)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 131741151544140413115549111516141515161540)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000049 55 8706          1560026206623 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560026206624 2019.06.08 17:36:46)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 32366037666562246d637468353532343735303433)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 69(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 70(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__67(_arch 1 0 67(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__72(_arch 2 0 72(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__79(_arch 4 0 79(_assignment(_trgt(23))(_sens(3)(5)))))
			(line__84(_arch 5 0 84(_assignment(_trgt(27))(_sens(46)))))
			(line__89(_arch 6 0 89(_assignment(_trgt(28))(_sens(46)))))
			(line__94(_arch 7 0 94(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__99(_arch 8 0 99(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__100(_arch 9 0 100(_assignment(_trgt(37))(_sens(24)))))
			(line__105(_arch 10 0 105(_assignment(_trgt(36))(_sens(46)))))
			(line__115(_arch 11 0 115(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__121(_arch 12 0 121(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__127(_arch 13 0 127(_assignment(_trgt(40))(_sens(4)))))
			(line__132(_arch 14 0 132(_assignment(_trgt(41))(_sens(4)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(43))(_sens(3)))))
			(line__141(_arch 16 0 141(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000045 55 1674          1560026206643 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560026206644 2019.06.08 17:36:46)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 424746404515115448475119174540444344464414)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000045 55 3380          1560026206663 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560026206664 2019.06.08 17:36:46)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code 5154555251060c460451170a015654575057555653)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1302          1560026206682 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560026206683 2019.06.08 17:36:46)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code 61646461363661776134753b666663666267376735)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000046 55 4140          1560026206699 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560026206700 2019.06.08 17:36:46)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 7174757071262c662475632b217778762076737770)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000049 55 8706          1560026378096 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560026378097 2019.06.08 17:39:38)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code ffaaa8afffa8afe9a0aeb9a5f8f8fff9faf8fdf9fe)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 69(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 70(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__67(_arch 1 0 67(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__72(_arch 2 0 72(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__79(_arch 4 0 79(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__84(_arch 5 0 84(_assignment(_trgt(27))(_sens(46)))))
			(line__89(_arch 6 0 89(_assignment(_trgt(28))(_sens(46)))))
			(line__94(_arch 7 0 94(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__99(_arch 8 0 99(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__100(_arch 9 0 100(_assignment(_trgt(37))(_sens(24)))))
			(line__105(_arch 10 0 105(_assignment(_trgt(36))(_sens(46)))))
			(line__115(_arch 11 0 115(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__121(_arch 12 0 121(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__127(_arch 13 0 127(_assignment(_trgt(40))(_sens(4)))))
			(line__132(_arch 14 0 132(_assignment(_trgt(41))(_sens(4)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(43))(_sens(3)))))
			(line__141(_arch 16 0 141(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8706          1560026727926 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560026727927 2019.06.08 17:45:27)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 8384868dd6d4d395dcd2c5d9848483858684818582)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 17 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 18 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 60(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 61(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 62(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(dadocmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 69(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 70(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__67(_arch 1 0 67(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__72(_arch 2 0 72(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__79(_arch 4 0 79(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__84(_arch 5 0 84(_assignment(_trgt(27))(_sens(46)))))
			(line__89(_arch 6 0 89(_assignment(_trgt(28))(_sens(46)))))
			(line__94(_arch 7 0 94(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__99(_arch 8 0 99(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__100(_arch 9 0 100(_assignment(_trgt(37))(_sens(24)))))
			(line__105(_arch 10 0 105(_assignment(_trgt(36))(_sens(46)))))
			(line__115(_arch 11 0 115(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__121(_arch 12 0 121(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__127(_arch 13 0 127(_assignment(_trgt(40))(_sens(4)))))
			(line__132(_arch 14 0 132(_assignment(_trgt(41))(_sens(4)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(43))(_sens(3)))))
			(line__141(_arch 16 0 141(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 19 -1)
)
I 000049 55 8849          1560027465285 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560027465286 2019.06.08 17:57:45)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code d2d1d780868582c4d5d79488d5d5d2d4d7d5d0d4d3)
	(_ent
		(_time 1559852237527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 18 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 19 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int dadocmd 0 0 8(_ent(_in))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(47))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(27))(_sens(46)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(28))(_sens(46)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(37))(_sens(24)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(36))(_sens(46)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(40))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(41))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(43))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 20 -1)
)
I 000049 55 8807          1560027475862 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560027475863 2019.06.08 17:57:55)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 252b7521767275332220637f222225232022272324)
	(_ent
		(_time 1560027475860)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 18 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 19 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(46))(_sens(4(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(6))(_sens(24(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(25))(_sens(35)(36)(37)(38)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(45))(_sens(31)(42)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(21))(_sens(3)(4)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(22))(_sens(3)(4)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(26))(_sens(45)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(27))(_sens(45)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(20))(_sens(18)(19)(45)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(5))(_sens(23)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(36))(_sens(23)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(35))(_sens(45)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(37))(_sens(28)(31)(44)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(38))(_sens(29)(30)(31)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(39))(_sens(3)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(40))(_sens(3)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(42))(_sens(2)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(41))(_sens(29)(30)(31)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (24(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 20 -1)
)
I 000049 55 8848          1560115298529 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560115298530 2019.06.09 18:21:38)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code b0beb6e4e6e7e0a6b7b5f6eab7b7b0b6b5b7b2b6b1)
	(_ent
		(_time 1560115298527)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 18 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 19 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(47))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(25(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(26))(_sens(36)(37)(38)(39)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(46))(_sens(32)(43)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(22))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(27))(_sens(46)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(28))(_sens(46)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(21))(_sens(19)(20)(46)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(24)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(37))(_sens(24)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(36))(_sens(46)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(38))(_sens(29)(32)(45)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(39))(_sens(30)(31)(32)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(40))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(41))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(43))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(42))(_sens(30)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (25(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 20 -1)
)
V 000045 55 2817          1560187683938 exe1
(_unit VHDL(modo_operacao 0 5(exe1 1 17))
	(_version vde)
	(_time 1560187683939 2019.06.10 14:28:03)
	(_source(\./../src/modo_operacao.vhd\(\./../src/unidade_controle_copro.vhd\)))
	(_parameters tan)
	(_code 2f292d2b2f787f397d7c697528282f292a282d292e)
	(_ent
		(_time 1560115298526)
	)
	(_comp
		(modo_operacao
			(_object
				(_port(_int clock -1 1 21(_ent (_in))))
				(_port(_int read_enable -1 1 21(_ent (_in))))
				(_port(_int reset -1 1 21(_ent (_in))))
				(_port(_int write_enable 2 1 23(_ent (_in))))
				(_port(_int write_enable_reg 2 1 23(_ent (_in))))
				(_port(_int dado 3 1 24(_ent (_in))))
				(_port(_int output 3 1 25(_ent (_out))))
				(_port(_int interrupcao -1 1 26(_ent (_out))))
				(_port(_int ready -1 1 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 1 79(_comp modo_operacao)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((read_enable)(read_enable))
				((reset)(reset))
				((write_enable)(write_enable))
				((write_enable_reg)(write_enable_reg))
				((dado)(dado))
				((output)(output))
				((interrupcao)(interrupcao))
				((ready)(ready))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 1 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 1 31(_arch(_uni))))
		(_sig(_int ready_f -1 1 32(_arch(_uni))))
		(_sig(_int read_e -1 1 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 1 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 1 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 1 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 1 36(_prcs(_trgt(8)(10)(11)(12))(_sens(0)(8)(9))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 1 -1)
)
I 000045 55 2860          1560187892726 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560187892727 2019.06.10 14:31:32)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code bcb8ece8baebe1aabdbaade6e9bab9b9eababfbaea)
	(_ent
		(_time 1560187755238)
	)
	(_comp
		(modo_operacao
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 3 0 23(_ent (_in))))
				(_port(_int write_enable_reg 3 0 23(_ent (_in))))
				(_port(_int dado 4 0 24(_ent (_in))))
				(_port(_int output 4 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 79(_comp modo_operacao)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((read_enable)(read_enable))
				((reset)(reset))
				((write_enable)(write_enable))
				((write_enable_reg)(write_enable_reg))
				((dado)(dado))
				((output)(output))
				((interrupcao)(interrupcao))
				((ready)(ready))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int enable_uc 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 2 0 10(_ent(_in))))
		(_port(_int output 2 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 5 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 6 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 6 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7)(9)(11)(12))(_sens(0)(7)(8)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(514)
		(515)
	)
	(_model . exe1 1 -1)
)
I 000045 55 2780          1560188371313 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560188371314 2019.06.10 14:39:31)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 3e31683b3e6963283f382f646b383b3b68383d3868)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(modo_operacao
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 79(_comp modo_operacao)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((read_enable)(read_enable))
				((reset)(reset))
				((write_enable)(write_enable))
				((write_enable_reg)(write_enable_reg))
				((dado)(dado))
				((output)(output))
				((interrupcao)(interrupcao))
				((ready)(ready))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7)(9)(11)(12))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 1 -1)
)
I 000050 55 8961          1560188820835 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560188820836 2019.06.10 14:47:00)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code 2929272d737f783e70296f737c2f282f2d2f7f2e2a)
	(_ent
		(_time 1560188820833)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercicio 21 -1)
)
I 000045 55 2507          1560188859160 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560188859161 2019.06.10 14:47:39)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code e1b0b0b2b5b6bcf7e0e7f0bbb4e7e4e4b7e7e2e7b7)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 79(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7)(9)(11)(12))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 1 -1)
)
I 000049 55 8965          1560190198453 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560190198454 2019.06.10 15:09:58)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 8282828cd6d5d2948581c4d8858582848785808483)
	(_ent
		(_time 1560190198451)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 1980          1560190663816 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560190663817 2019.06.10 15:17:43)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 525c01505505554555504b09035401545b54515453)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1560190663841 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560190663842 2019.06.10 15:17:43)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 717f2271752676667127372b737774767777747722)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1560190663863 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560190663864 2019.06.10 15:17:43)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 818fd28e85d686968183c7db8387848687878487d2)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000049 55 8965          1560190663884 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560190663885 2019.06.10 15:17:43)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code a0aef3f7f6f7f0b6a7a3e6faa7a7a0a6a5a7a2a6a1)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 1674          1560190663904 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560190663905 2019.06.10 15:17:43)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code afa0aaf8fcf8fcb9a5aabcf4faa8ada9aea9aba9f9)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000045 55 3380          1560190663923 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560190663924 2019.06.10 15:17:43)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code bfb0baebe8e8e2a8eabff9e4efb8bab9beb9bbb8bd)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1302          1560190663941 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560190663942 2019.06.10 15:17:43)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code cfc0cb9acf98cfd9cf9adb95c8c8cdc8ccc999c99b)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000046 55 4140          1560190663956 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560190663957 2019.06.10 15:17:43)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code ded1db8c8a8983c98bdacc848ed8d7d98fd9dcd8df)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000045 55 2507          1560190663971 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560190663972 2019.06.10 15:17:43)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code eee1ecbdeeb9b3f8efe8ffb4bbe8ebebb8e8ede8b8)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 79(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7)(9)(11)(12))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 1 -1)
)
I 000050 55 8961          1560190663986 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560190663987 2019.06.10 15:17:43)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code fef0ffaef8a8afe9a7feb8a4abf8fff8faf8a8f9fd)
	(_ent
		(_time 1560188820832)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercicio 21 -1)
)
I 000045 55 2507          1560191039073 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560191039074 2019.06.10 15:23:59)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 3330373665646e2532352269663536366535303565)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 79(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7)(9)(11)(12))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 1 -1)
)
I 000045 55 2807          1560192366910 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560192366911 2019.06.10 15:46:06)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 0708060155505a110500165d520102025101040151)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12))(_sens(1)(11))(_dssslsensitivity 1))))
			(line__48(_arch 1 0 48(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(12))(_dssslsensitivity 1))))
			(line__95(_arch 2 0 95(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000045 55 2794          1560192548663 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560192548664 2019.06.10 15:49:08)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code fdfef1adfcaaa0ebfffaeca7a8fbf8f8abfbfefbab)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12))(_sens(1))(_read(11)))))
			(line__48(_arch 1 0 48(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(12))(_dssslsensitivity 1))))
			(line__95(_arch 2 0 95(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000045 55 2794          1560192872264 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560192872265 2019.06.10 15:54:32)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 1713431045404a011512064d421112124111141141)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 98(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12))(_sens(1)))))
			(line__46(_arch 1 0 46(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(12)(1))(_dssslsensitivity 1))))
			(line__97(_arch 2 0 97(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000049 55 8889          1560194606324 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560194606325 2019.06.10 16:23:26)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code c592c790969295d3c2c6839fc2c2c5c3c0c2c7c3c4)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 9 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 10 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_sig(_int set_cmd 6 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(write_enable)(saidacmd)))(_trgt(47))(_sens(3)(33)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(50463234)
		(33751554)
		(50528770)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 2790          1560194802132 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560194802133 2019.06.10 16:26:42)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 9acccc959ecdc78c989f8bc0cf9c9f9fcc9c999ccc)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 98(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(12))(_sens(1)))))
			(line__46(_arch 1 0 46(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(1))(_dssslsensitivity 1))))
			(line__97(_arch 2 0 97(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000045 55 2831          1560195227351 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560195227352 2019.06.10 16:33:47)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 9d9891929ccac08b9cc98cc7c89b9898cb9b9e9bcb)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 90(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__38(_arch 1 0 38(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(1))(_dssslsensitivity 1))))
			(line__89(_arch 2 0 89(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000049 55 8965          1560196101459 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560196101460 2019.06.10 16:48:21)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 1a144e1d1d4d4a0c1d195c401d1d1a1c1f1d181c1b)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 2854          1560196836048 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560196836049 2019.06.10 17:00:36)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 9cc99c939acbc18a9e9d8dc6c99a9999ca9a9f9aca)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 102(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado intermeda intermedb (_to i 0 i 7))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int reset -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__38(_arch 1 0 38(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
			(line__101(_arch 2 0 101(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000045 55 5218          1560197285324 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560197285325 2019.06.10 17:08:05)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 9d9398929ccac08b91c98cc7c89b9898cb9b9e9bcb)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 31(_ent((i 8)))))
				(_gen(_int Tprop -3 0 32(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 33(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 36(_ent (_in))))
				(_port(_int R -1 0 37(_ent (_in))))
				(_port(_int S -1 0 38(_ent (_in))))
				(_port(_int enable -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 40(_array -1((_dto c 7 i 0)))))
				(_port(_int D 7 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 41(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 8 0 41(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 118(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_inst Rega 0 119(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 120(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado intermeda intermedb (_to i 0 i 7))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int reset -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_sig(_int enable_a -1 0 48(_arch(_uni))))
		(_sig(_int enable_b -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int saidaa 6 0 49(_arch(_uni))))
		(_sig(_int saidab 6 0 49(_arch(_uni))))
		(_sig(_int dadoa 6 0 49(_arch(_uni))))
		(_sig(_int dadob 6 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(1))(_dssslsensitivity 1))))
			(line__117(_arch 2 0 117(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
			(line__121(_arch 3 0 121(_assignment(_trgt(23))(_sens(14)(3)))))
			(line__126(_arch 4 0 126(_assignment(_trgt(24))(_sens(14)(3)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(15))(_sens(14)))))
			(line__136(_arch 6 0 136(_assignment(_trgt(16))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . exe1 9 -1)
)
I 000045 55 5218          1560197842336 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560197842337 2019.06.10 17:17:22)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 75737074252228637920642f207370702373767323)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 31(_ent((i 8)))))
				(_gen(_int Tprop -3 0 32(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 33(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 36(_ent (_in))))
				(_port(_int R -1 0 37(_ent (_in))))
				(_port(_int S -1 0 38(_ent (_in))))
				(_port(_int enable -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 40(_array -1((_dto c 7 i 0)))))
				(_port(_int D 7 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 41(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 8 0 41(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 119(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_inst Rega 0 120(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 121(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado intermeda intermedb (_to i 0 i 7))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int reset -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_sig(_int enable_a -1 0 48(_arch(_uni))))
		(_sig(_int enable_b -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int saidaa 6 0 49(_arch(_uni))))
		(_sig(_int saidab 6 0 49(_arch(_uni))))
		(_sig(_int dadoa 6 0 49(_arch(_uni))))
		(_sig(_int dadob 6 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
			(line__118(_arch 2 0 118(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
			(line__122(_arch 3 0 122(_assignment(_trgt(23))(_sens(3)(14)))))
			(line__127(_arch 4 0 127(_assignment(_trgt(24))(_sens(3)(14)))))
			(line__132(_arch 5 0 132(_assignment(_trgt(15))(_sens(14)))))
			(line__137(_arch 6 0 137(_assignment(_trgt(16))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . exe1 9 -1)
)
I 000045 55 5198          1560270723708 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560270723709 2019.06.11 13:32:03)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 44414446151319524716551e114241411242474212)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 31(_ent((i 8)))))
				(_gen(_int Tprop -3 0 32(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 33(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 36(_ent (_in))))
				(_port(_int R -1 0 37(_ent (_in))))
				(_port(_int S -1 0 38(_ent (_in))))
				(_port(_int enable -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 40(_array -1((_dto c 7 i 0)))))
				(_port(_int D 7 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 41(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 8 0 41(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 104(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_inst Rega 0 105(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 106(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int reset -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_sig(_int enable_a -1 0 48(_arch(_uni))))
		(_sig(_int enable_b -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int saidaa 6 0 49(_arch(_uni))))
		(_sig(_int saidab 6 0 49(_arch(_uni))))
		(_sig(_int dadoa 6 0 49(_arch(_uni))))
		(_sig(_int dadob 6 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
			(line__103(_arch 2 0 103(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(23))(_sens(3)(14)))))
			(line__112(_arch 4 0 112(_assignment(_trgt(24))(_sens(3)(14)))))
			(line__117(_arch 5 0 117(_assignment(_trgt(15))(_sens(14)))))
			(line__122(_arch 6 0 122(_assignment(_trgt(16))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . exe1 9 -1)
)
I 000045 55 5198          1560270738992 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560270738993 2019.06.11 13:32:18)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code f6f7f3a6a5a1abe0f5a4e7aca3f0f3f3a0f0f5f0a0)
	(_ent
		(_time 1560188301995)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 31(_ent((i 8)))))
				(_gen(_int Tprop -3 0 32(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 33(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 36(_ent (_in))))
				(_port(_int R -1 0 37(_ent (_in))))
				(_port(_int S -1 0 38(_ent (_in))))
				(_port(_int enable -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 40(_array -1((_dto c 7 i 0)))))
				(_port(_int D 7 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 41(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 8 0 41(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 104(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_inst Rega 0 105(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 106(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int reset -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_sig(_int enable_a -1 0 48(_arch(_uni))))
		(_sig(_int enable_b -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int saidaa 6 0 49(_arch(_uni))))
		(_sig(_int saidab 6 0 49(_arch(_uni))))
		(_sig(_int dadoa 6 0 49(_arch(_uni))))
		(_sig(_int dadob 6 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_trgt(7)(9)(11)(13)(14))(_sens(0)(7)(8)(1))(_dssslsensitivity 1))))
			(line__103(_arch 2 0 103(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(23))(_sens(14)(3)))))
			(line__112(_arch 4 0 112(_assignment(_trgt(24))(_sens(14)(3)))))
			(line__117(_arch 5 0 117(_assignment(_trgt(15))(_sens(14)))))
			(line__122(_arch 6 0 122(_assignment(_trgt(16))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . exe1 9 -1)
)
I 000045 55 2936          1560271345876 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560271345877 2019.06.11 13:42:25)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code a0f6a6f7f5f7fdb6a2f3b1faf5a6a5a5f6a6a3a6f6)
	(_ent
		(_time 1560271329821)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 109(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__53(_arch 1 0 53(_prcs(_trgt(8)(10)(11)(13)(14))(_sens(0)(8)(9)(1)(2))(_dssslsensitivity 1))))
			(line__108(_arch 2 0 108(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000045 55 1980          1560271642012 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560271642013 2019.06.11 13:47:22)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 6d69316c3c3a6a7a6a6f74363c6b3e6b646b6e6b6c)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(4)(5)(8))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1560271642040 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560271642041 2019.06.11 13:47:22)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 8c88d083dadb8b9b8cdacad68e8a898b8a8a898adf)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1560271642064 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560271642065 2019.06.11 13:47:22)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 9c98c092cacb9b8b9c9edac69e9a999b9a9a999acf)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000049 55 8953          1560271642085 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560271642086 2019.06.11 13:47:22)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code abaff7fcaffcfbbdaca8edf1acacabadaeaca9adaa)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 1674          1560271642105 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560271642106 2019.06.11 13:47:22)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code cbcec19e9c9c98ddc1ced8909eccc9cdcacdcfcd9d)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000045 55 3380          1560271642123 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560271642124 2019.06.11 13:47:22)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code dadfd0888a8d87cd8fda9c818adddfdcdbdcdeddd8)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1302          1560271642142 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560271642143 2019.06.11 13:47:22)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code eaefe1b9edbdeafceabffeb0edede8ede9ecbcecbe)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000046 55 4140          1560271642158 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560271642159 2019.06.11 13:47:22)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code f9fcf3a9f1aea4eeacfdeba3a9fff0fea8fefbfff8)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000045 55 2936          1560271642173 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560271642174 2019.06.11 13:47:22)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 090c050f555e541f0b5a18535c0f0c0c5f0f0a0f5f)
	(_ent
		(_time 1560271329821)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 109(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__53(_arch 1 0 53(_prcs(_trgt(8)(10)(11)(13)(14))(_sens(0)(1)(2)(8)(9))(_dssslsensitivity 1))))
			(line__108(_arch 2 0 108(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000050 55 8961          1560271642190 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560271642191 2019.06.11 13:47:22)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code 191d161e434f480e40195f434c1f181f1d1f4f1e1a)
	(_ent
		(_time 1560188820832)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(131842)
		(197378)
		(771)
	)
	(_model . exercicio 21 -1)
)
I 000050 55 8949          1560273226291 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560273226292 2019.06.11 14:13:46)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code 06050500535057115f06405c530007000200500105)
	(_ent
		(_time 1560188820832)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercicio 21 -1)
)
I 000045 55 1980          1560273241082 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560273241083 2019.06.11 14:14:01)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code c3cdc297c594c4d4c4c1da9892c590c5cac5c0c5c2)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(4)(5)(8))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1560273241111 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560273241112 2019.06.11 14:14:01)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code e3ede2b1e5b4e4f4e3b5a5b9e1e5e6e4e5e5e6e5b0)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1560273241141 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560273241142 2019.06.11 14:14:01)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 020c00050555051502004458000407050404070451)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000049 55 8953          1560273241161 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560273241162 2019.06.11 14:14:01)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 111f1316464641071612574b161611171416131710)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 1674          1560273241182 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560273241183 2019.06.11 14:14:01)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 313e6534356662273b34226a643633373037353767)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000045 55 3380          1560273241200 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560273241201 2019.06.11 14:14:01)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code 404f144241171d571540061b104745464146444742)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1302          1560273241220 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560273241221 2019.06.11 14:14:01)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code 505f0553060750465005440a575752575356065604)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000046 55 4140          1560273241237 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560273241238 2019.06.11 14:14:01)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 606f346061373d773564723a306669673167626661)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000045 55 2936          1560273241253 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560273241254 2019.06.11 14:14:01)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 6f603c6f6c3832796d3c7e353a696a6a39696c6939)
	(_ent
		(_time 1560271329821)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 109(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__53(_arch 1 0 53(_prcs(_trgt(8)(10)(11)(13)(14))(_sens(0)(1)(2)(8)(9))(_dssslsensitivity 1))))
			(line__108(_arch 2 0 108(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000050 55 8949          1560273241273 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560273241274 2019.06.11 14:14:01)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code 8e80de8088d8df99d78ec8d4db888f888a88d8898d)
	(_ent
		(_time 1560188820832)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercicio 21 -1)
)
I 000045 55 2933          1560273269336 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560273269337 2019.06.11 14:14:29)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 2d7c7c292c7a703b2f7e3c77782b28287b2b2e2b7b)
	(_ent
		(_time 1560271329821)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 109(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 44(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 45(_arch(_uni))))
		(_sig(_int ready_f -1 0 46(_arch(_uni))))
		(_sig(_int read_e -1 0 46(_arch(_uni))))
		(_sig(_int ready_int -1 0 46(_arch(_uni))))
		(_sig(_int enable_int -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 47(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 47(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__53(_arch 1 0 53(_prcs(_trgt(8)(10)(11)(13)(14))(_sens(0)(8)(9)(1))(_dssslsensitivity 1))))
			(line__108(_arch 2 0 108(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000045 55 1980          1560273407414 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560273407415 2019.06.11 14:16:47)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 7b7c277b2c2c7c6c7c7962202a7d287d727d787d7a)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1560273407438 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560273407439 2019.06.11 14:16:47)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 9b9cc795cccc9c8c9bcdddc1999d9e9c9d9d9e9dc8)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1560273407465 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560273407466 2019.06.11 14:16:47)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code babde6efeeedbdadbab8fce0b8bcbfbdbcbcbfbce9)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000049 55 8953          1560273407490 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560273407491 2019.06.11 14:16:47)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code cacd969fcd9d9adccdc98c90cdcdcacccfcdc8cccb)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 1674          1560273407509 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560273407510 2019.06.11 14:16:47)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code e9efe3bae5bebaffe3ecfab2bceeebefe8efedefbf)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000045 55 3380          1560273407525 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560273407526 2019.06.11 14:16:47)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code f8fef2a8f1afa5efadf8bea3a8fffdfef9fefcfffa)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1302          1560273407543 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560273407544 2019.06.11 14:16:47)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code 080e020e565f081e085d1c520f0f0a0f0b0e5e0e5c)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000046 55 4140          1560273407562 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560273407563 2019.06.11 14:16:47)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 181e131f114f450f4d1c0a42481e111f491f1a1e19)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000045 55 3248          1560273407577 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560273407578 2019.06.11 14:16:47)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 27212b2375707a312520367d722122227121242171)
	(_ent
		(_time 1560273407575)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
			((overflow)(overflow))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((read_enable)(read_enable))
				((reset)(reset))
				((write_enable)(write_enable))
				((write_enable_reg)(write_enable_reg))
				((dado)(dado))
				((output)(output))
				((interrupcao)(interrupcao))
				((ready)(ready))
				((overflow)(overflow))
			)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__39(_arch 1 0 39(_prcs(_trgt(9)(11)(12)(14)(15))(_sens(0)(1)(9)(10))(_dssslsensitivity 1))))
			(line__94(_arch 2 0 94(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000050 55 9069          1560273407596 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560273407597 2019.06.11 14:16:47)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code 37303832636166206e33716d623136313331613034)
	(_ent
		(_time 1560273407593)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 20 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 21 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(49))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(27(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(48))(_sens(34)(45)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(25))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(29))(_sens(48)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(30))(_sens(48)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(23))(_sens(21)(22)(48)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(26)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(39))(_sens(26)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(38))(_sens(48)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(40))(_sens(31)(34)(47)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(42))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(43))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(45))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(44))(_sens(32)(33)(34)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(32)(33)(34)))))
			(line__156(_arch 19 0 156(_assignment(_trgt(9))(_sens(31)(34)(47)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercicio 22 -1)
)
I 000045 55 1980          1560277023611 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560277023612 2019.06.11 15:17:03)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 474515444510405040455e1c164114414e41444146)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
I 000044 55 3467          1560277023636 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560277023637 2019.06.11 15:17:03)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 66643467653161716630203c646063616060636035)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
I 000044 55 3137          1560277023656 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560277023657 2019.06.11 15:17:03)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 75772775752272627577332f777370727373707326)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
I 000049 55 8953          1560277023679 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560277023680 2019.06.11 15:17:03)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 8587d78bd6d2d5938286c3df828285838082878384)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
I 000045 55 1674          1560277023699 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560277023700 2019.06.11 15:17:03)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code a4a7a0f3a5f3f7b2aea1b7fff1a3a6a2a5a2a0a2f2)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
I 000045 55 3380          1560277023717 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560277023718 2019.06.11 15:17:03)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code b4b7b0e0b1e3e9a3e1b4f2efe4b3b1b2b5b2b0b3b6)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
I 000048 55 1302          1560277023733 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560277023734 2019.06.11 15:17:03)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code c4c7c1919693c4d2c491d09ec3c3c6c3c7c292c290)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000046 55 4140          1560277023748 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560277023749 2019.06.11 15:17:03)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code d3d0d781d1848ec486d7c18983d5dad482d4d1d5d2)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000045 55 2953          1560277023763 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560277023764 2019.06.11 15:17:03)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code e3e0e0b0b5b4bef5e1e4f2b9b6e5e6e6b5e5e0e5b5)
	(_ent
		(_time 1560273407574)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
			((overflow)(overflow))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__39(_arch 1 0 39(_prcs(_trgt(9)(11)(12)(14)(15))(_sens(0)(1)(9)(10))(_dssslsensitivity 1))))
			(line__94(_arch 2 0 94(_assignment(_alias((ready)(ready_int)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 3 -1)
)
I 000050 55 9069          1560277023779 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560277023780 2019.06.11 15:17:03)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code f2f0f2a2a3a4a3e5abf6b4a8a7f4f3f4f6f4a4f5f1)
	(_ent
		(_time 1560273407592)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 20 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 21 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(49))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(27(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(48))(_sens(34)(45)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(25))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(29))(_sens(48)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(30))(_sens(48)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(23))(_sens(21)(22)(48)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(26)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(39))(_sens(26)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(38))(_sens(48)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(40))(_sens(31)(34)(47)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(42))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(43))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(45))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(44))(_sens(32)(33)(34)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(32)(33)(34)))))
			(line__156(_arch 19 0 156(_assignment(_trgt(9))(_sens(31)(34)(47)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercicio 22 -1)
)
I 000045 55 3101          1560277082289 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560277082290 2019.06.11 15:18:02)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 8683d188d5d1db90848197dcd3808383d0808580d0)
	(_ent
		(_time 1560273407574)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
			((overflow)(over))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_sig(_int over -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__39(_arch 1 0 39(_prcs(_trgt(9)(11)(12)(15)(16))(_sens(0)(9)(10)(14)(1))(_dssslsensitivity 1))))
			(line__94(_arch 2 0 94(_assignment(_alias((ready)(ready_f)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
			(line__95(_arch 3 0 95(_assignment(_alias((overflow)(over)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 4 -1)
)
V 000045 55 1980          1560277083698 exo1
(_unit VHDL(multiplicador_16 0 5(exo1 0 14))
	(_version vde)
	(_time 1560277083699 2019.06.11 15:18:03)
	(_source(\./../src/multiplicador_16.vhd\))
	(_parameters tan)
	(_code 040151030553031303061d5f550257020d02070205)
	(_ent
		(_time 1559849204594)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 9(_array -1((_dto i 32 i 0)))))
		(_port(_int res 1 0 9(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~105535~13 0 17(_scalar (_to i 0 i 105535))))
		(_sig(_int a 2 0 17(_arch(_uni))))
		(_sig(_int b 2 0 17(_arch(_uni))))
		(_sig(_int acabou -1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~105535~131 0 28(_scalar (_to i 0 i 105535))))
		(_var(_int size_b 3 0 28(_prcs 2)))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 29(_scalar (_to i 0 i 1382146816))))
		(_var(_int output 4 0 29(_prcs 2)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 42(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,33}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__25(_arch 1 0 25(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_simple)(_trgt(8)(4)(5))(_sens(2)(3))(_read(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . exo1 4 -1)
)
V 000044 55 3467          1560277083720 ex1
(_unit VHDL(mult_level1 0 5(ex1 0 14))
	(_version vde)
	(_time 1560277083721 2019.06.11 15:18:03)
	(_source(\./../src/mult_level1.vhd\))
	(_parameters tan)
	(_code 14114112154313031442524e161211131212111247)
	(_ent
		(_time 1559157666228)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_sig(_int res_int1 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int over 6 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int ov 7 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_trgt(16))(_sens(15(d_31_24))))))
			(line__55(_arch 6 0 55(_assignment(_trgt(17))(_sens(16))(_mon))))
			(line__56(_arch 7 0 56(_assignment(_trgt(5))(_sens(17)))))
			(line__61(_arch 8 0 61(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(14))(_sens(15(d_23_8))))))
			(line__62(_arch 9 0 62(_assignment(_trgt(4))(_sens(8)(14))(_mon))))
			(line__69(_arch 10 0 69(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027)
	)
	(_model . ex1 11 -1)
)
V 000044 55 3137          1560277083748 ex1
(_unit VHDL(mult_level2 0 5(ex1 0 14))
	(_version vde)
	(_time 1560277083749 2019.06.11 15:18:03)
	(_source(\./../src/mult_level2.vhd\))
	(_parameters tan)
	(_code 333666373564342433317569313536343535363560)
	(_ent
		(_time 1559852159836)
	)
	(_comp
		(multiplicador_16
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int res 2 0 20(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Multiplicador 0 53(_comp multiplicador_16)
		(_port
			((in_a)(a))
			((in_b)(b))
			((clock)(clock))
			((enable)(enable))
			((res)(res))
			((ready)(acabou))
		)
		(_use(_ent . multiplicador_16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int in_a 0 0 7(_ent(_in))))
		(_port(_int in_b 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_port(_int ready -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 20(_array -1((_dto i 32 i 0)))))
		(_sig(_int acabou -1 0 25(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int sinal 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int inta 4 0 27(_arch(_uni))))
		(_sig(_int intb 4 0 27(_arch(_uni))))
		(_sig(_int a 4 0 27(_arch(_uni))))
		(_sig(_int b 4 0 27(_arch(_uni))))
		(_sig(_int res_int 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~134 0 28(_array -1((_dto i 32 i 0)))))
		(_sig(_int res 5 0 28(_arch(_uni))))
		(_sig(_int res_int1 4 0 29(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((sinal)(in_a(15))(in_b(15))))(_trgt(8))(_sens(0(15))(1(15))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(9))(_sens(0)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(10))(_sens(1)))))
			(line__36(_arch 3 0 36(_assignment(_trgt(11))(_sens(0)(8)(9))(_mon))))
			(line__44(_arch 4 0 44(_assignment(_trgt(12))(_sens(1)(8)(10))(_mon))))
			(line__54(_arch 5 0 54(_assignment(_alias((overflow)(res(32))))(_simpleassign BUF)(_trgt(5))(_sens(14(32))))))
			(line__56(_arch 6 0 56(_assignment(_alias((res_int1)(res(d_23_8))))(_trgt(15))(_sens(14(d_23_8))))))
			(line__57(_arch 7 0 57(_assignment(_trgt(4))(_sens(8)(15))(_mon))))
			(line__64(_arch 8 0 64(_prcs(_simple)(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_part (14(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ex1 9 -1)
)
V 000049 55 8953          1560277083767 exercico
(_unit VHDL(modo_operacao 0 5(exercico 0 16))
	(_version vde)
	(_time 1560277083768 2019.06.11 15:18:03)
	(_source(\./../src/modo_operacao.vhd\))
	(_parameters tan)
	(_code 434616411614135544400519444443454644414542)
	(_ent
		(_time 1560190198450)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 19 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 20 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(48))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(26(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(27))(_sens(37)(38)(39)(40)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(47))(_sens(33)(44)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(23))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(28))(_sens(47)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(29))(_sens(47)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(22))(_sens(20)(21)(47)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(25)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(38))(_sens(25)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(37))(_sens(47)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(39))(_sens(30)(33)(46)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(40))(_sens(31)(32)(33)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(41))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(42))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(44))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(43))(_sens(31)(32)(33)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(31)(32)(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (26(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercico 21 -1)
)
V 000045 55 1674          1560277083786 exo1
(_unit VHDL(registrador 0 23(exo1 0 39))
	(_version vde)
	(_time 1560277083787 2019.06.11 15:18:03)
	(_source(\./../src/registrador.vhd\))
	(_parameters tan)
	(_code 525651515505014458574109075550545354565404)
	(_ent
		(_time 1559173012900)
	)
	(_object
		(_gen(_int NumeroBits -1 0 25 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 26 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 27 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 30(_ent(_in)(_event))))
		(_port(_int R -3 0 31(_ent(_in))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_port(_int enable -3 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 34(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . exo1 7 -1)
)
V 000045 55 3380          1560277083803 exo1
(_unit VHDL(raiz_quadrada 0 5(exo1 0 14))
	(_version vde)
	(_time 1560277083804 2019.06.11 15:18:03)
	(_source(\./../src/raiz_quadrada.vhd\))
	(_parameters tan)
	(_code 6266616261353f7537622439326567646364666560)
	(_ent
		(_time 1559849043805)
	)
	(_comp
		(mult_level1
			(_object
				(_port(_int in_a 1 0 18(_ent (_in))))
				(_port(_int in_b 1 0 18(_ent (_in))))
				(_port(_int clock -1 0 19(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int result 1 0 20(_ent (_out))))
				(_port(_int overflow -1 0 21(_ent (_out))))
				(_port(_int ready -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst Mult1 0 48(_comp mult_level1)
		(_port
			((in_a)(x_0))
			((in_b)(aux))
			((clock)(clock))
			((enable)(enable))
			((result)(res))
			((overflow)(overflow))
			((ready)(ready))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult2 0 49(_comp mult_level1)
		(_port
			((in_a)(X))
			((in_b)(res))
			((clock)(clock))
			((enable)(ready))
			((result)(res2))
			((overflow)(overflow))
			((ready)(ready2))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Mult3 0 50(_comp mult_level1)
		(_port
			((in_a)(x_0_2))
			((in_b)(res3))
			((clock)(clock))
			((enable)(enable2))
			((result)(res4))
			((overflow)(overflow))
			((ready)(ready3))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int e 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int S 0 0 9(_ent(_out))))
		(_port(_int ready1 -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int x_0 2 0 25(_arch(_uni))))
		(_sig(_int x_0_2 2 0 26(_arch(_uni))))
		(_sig(_int aux 2 0 27(_arch(_uni))))
		(_sig(_int X 2 0 28(_arch(_uni))))
		(_sig(_int res 2 0 29(_arch(_uni))))
		(_sig(_int res2 2 0 30(_arch(_uni)(_event))))
		(_sig(_int res3 2 0 31(_arch(_uni))))
		(_sig(_int res4 2 0 32(_arch(_uni)(_event))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_sig(_int ready -1 0 34(_arch(_uni))))
		(_sig(_int ready2 -1 0 35(_arch(_uni))))
		(_sig(_int ready3 -1 0 36(_arch(_uni))))
		(_sig(_int enable2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int error 2 0 38(_arch(_uni(_string \"0000000100000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_alias((x_0)(e)))(_trgt(6))(_sens(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(7))(_sens(6(d_15_1))))))
			(line__44(_arch 2 0 44(_assignment(_alias((aux)(x_0)))(_trgt(8))(_sens(6)))))
			(line__46(_arch 3 0 46(_assignment(_alias((X)(A)))(_trgt(9))(_sens(0)))))
			(line__52(_arch 4 0 52(_prcs(_trgt(12)(18))(_sens(11))(_mon)(_read(16)))))
			(line__59(_arch 5 0 59(_prcs(_trgt(5)(19))(_sens(13)(6))(_dssslsensitivity 1)(_mon)(_read(17)))))
			(line__68(_arch 6 0 68(_assignment(_alias((S)(res4)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(2)
	)
	(_model . exo1 7 -1)
)
V 000048 55 1302          1560277083818 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1560277083819 2019.06.11 15:18:03)
	(_source(\./../src/somador.vhd\))
	(_parameters tan)
	(_code 727670732625726472276628757570757174247426)
	(_ent
		(_time 1559240228521)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
V 000046 55 4140          1560277083833 exoo1
(_unit VHDL(raiz 0 5(exoo1 0 16))
	(_version vde)
	(_time 1560277083834 2019.06.11 15:18:03)
	(_source(\./../src/raiz.vhd\))
	(_parameters tan)
	(_code 8185828f81d6dc96d48593dbd1878886d086838780)
	(_ent
		(_time 1559852136476)
	)
	(_comp
		(raiz_quadrada
			(_object
				(_port(_int A 1 0 19(_ent (_in))))
				(_port(_int e 1 0 19(_ent (_in))))
				(_port(_int clock -1 0 20(_ent (_in))))
				(_port(_int enable -1 0 20(_ent (_in))))
				(_port(_int S 1 0 21(_ent (_out))))
				(_port(_int ready1 -1 0 22(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 2 0 28(_ent (_in))))
				(_port(_int in_b 2 0 28(_ent (_in))))
				(_port(_int clock -1 0 29(_ent (_in))))
				(_port(_int enable -1 0 29(_ent (_in))))
				(_port(_int result 2 0 30(_ent (_out))))
				(_port(_int overflow -1 0 31(_ent (_out))))
				(_port(_int ready -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst Raiz1 0 61(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x0))
			((clock)(clock))
			((enable)(enabl))
			((S)(x1))
			((ready1)(ready))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz2 0 62(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x1))
			((clock)(clock))
			((enable)(ready))
			((S)(x2))
			((ready1)(ready2))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz3 0 63(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x2))
			((clock)(clock))
			((enable)(ready2))
			((S)(x3))
			((ready1)(ready3))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz4 0 64(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x3))
			((clock)(clock))
			((enable)(ready3))
			((S)(x4))
			((ready1)(ready4))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Raiz5 0 65(_comp raiz_quadrada)
		(_port
			((A)(A))
			((e)(x4))
			((clock)(clock))
			((enable)(ready4))
			((S)(x5))
			((ready1)(ready5))
		)
		(_use(_ent . raiz_quadrada)
		)
	)
	(_inst Mult 0 66(_comp mult_level1)
		(_port
			((in_a)(A))
			((in_b)(x5))
			((clock)(clock))
			((enable)(ready5))
			((result)(x6))
			((overflow)(overflow))
			((ready)(ready6))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int clock -1 0 8(_ent(_in))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_port(_int negativo -1 0 9(_ent(_out))))
		(_port(_int ready_final -1 0 9(_ent(_out))))
		(_port(_int S2 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int x0 3 0 35(_arch(_uni(_string \"0000000000111000"\)))))
		(_sig(_int x1 3 0 36(_arch(_uni))))
		(_sig(_int x2 3 0 37(_arch(_uni))))
		(_sig(_int x3 3 0 38(_arch(_uni))))
		(_sig(_int x4 3 0 39(_arch(_uni))))
		(_sig(_int x5 3 0 40(_arch(_uni))))
		(_sig(_int x6 3 0 41(_arch(_uni))))
		(_sig(_int overflow -1 0 42(_arch(_uni))))
		(_sig(_int ready -1 0 42(_arch(_uni))))
		(_sig(_int neg -1 0 43(_arch(_uni))))
		(_sig(_int enabl -1 0 43(_arch(_uni))))
		(_sig(_int ready2 -1 0 44(_arch(_uni))))
		(_sig(_int ready3 -1 0 45(_arch(_uni))))
		(_sig(_int ready4 -1 0 46(_arch(_uni))))
		(_sig(_int ready5 -1 0 47(_arch(_uni))))
		(_sig(_int ready6 -1 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((negativo)(A(15))))(_simpleassign BUF)(_trgt(3))(_sens(0(15))))))
			(line__53(_arch 1 0 53(_assignment(_alias((neg)(A(15))))(_simpleassign BUF)(_trgt(15))(_sens(0(15))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(16))(_sens(2)(15)))))
			(line__67(_arch 3 0 67(_assignment(_alias((ready_final)(ready6)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
			(line__68(_arch 4 0 68(_assignment(_alias((S2)(x6)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . exoo1 5 -1)
)
I 000045 55 3101          1560277083847 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560277083848 2019.06.11 15:18:03)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code 9195959ec5c6cc87939680cbc4979494c7979297c7)
	(_ent
		(_time 1560273407574)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
			((overflow)(over))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int ready_int -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_sig(_int over -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__39(_arch 1 0 39(_prcs(_trgt(9)(11)(12)(15)(16))(_sens(0)(1)(9)(10)(14))(_dssslsensitivity 1))))
			(line__94(_arch 2 0 94(_assignment(_alias((ready)(ready_f)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
			(line__95(_arch 3 0 95(_assignment(_alias((overflow)(over)))(_simpleassign BUF)(_trgt(8))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 4 -1)
)
V 000050 55 9069          1560277083863 exercicio
(_unit VHDL(fluxodados 0 5(exercicio 0 16))
	(_version vde)
	(_time 1560277083864 2019.06.11 15:18:03)
	(_source(\./../src/fluxodados.vhd\))
	(_parameters tan)
	(_code a1a4a6f6f3f7f0b6f8a5e7fbf4a7a0a7a5a7f7a6a2)
	(_ent
		(_time 1560273407592)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -2 0 19(_ent((i 8)))))
				(_gen(_int Tprop -3 0 20(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 21(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 24(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int S -1 0 26(_ent (_in))))
				(_port(_int enable -1 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 28(_array -1((_dto c 20 i 0)))))
				(_port(_int D 10 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 29(_array -1((_dto c 21 i 0)))))
				(_port(_int Q 11 0 29(_ent (_out))))
			)
		)
		(mult_level1
			(_object
				(_port(_int in_a 3 0 42(_ent (_in))))
				(_port(_int in_b 3 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 43(_ent (_in))))
				(_port(_int result 3 0 44(_ent (_out))))
				(_port(_int overflow -1 0 45(_ent (_out))))
				(_port(_int ready -1 0 45(_ent (_out))))
			)
		)
		(raiz
			(_object
				(_port(_int A 2 0 34(_ent (_in))))
				(_port(_int clock -1 0 35(_ent (_in))))
				(_port(_int enable -1 0 35(_ent (_in))))
				(_port(_int negativo -1 0 36(_ent (_out))))
				(_port(_int ready_final -1 0 36(_ent (_out))))
				(_port(_int S2 2 0 37(_ent (_out))))
			)
		)
	)
	(_inst Rega 0 63(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(ra))
			((S)(sa))
			((enable)(enable_a))
			((D)(dadoa))
			((Q)(saidaa))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regb 0 64(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rb))
			((S)(sb))
			((enable)(enable_b))
			((D)(dadob))
			((Q)(saidab))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regst 0 65(_comp registrador)
		(_gen
			((NumeroBits)((i 16)))
		)
		(_port
			((C)(clock))
			((R)(rst))
			((S)(sst))
			((enable)(enable_st))
			((D)(result_final))
			((Q)(output_int))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 16)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Regcmd 0 66(_comp registrador)
		(_gen
			((NumeroBits)((i 2)))
		)
		(_port
			((C)(clock))
			((R)(rcmd))
			((S)(scmd))
			((enable)(enable_cmd))
			((D)(d_cmd))
			((Q)(saidacmd))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 2)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Rege 0 67(_comp registrador)
		(_gen
			((NumeroBits)((i 4)))
		)
		(_port
			((C)(clock))
			((R)(re))
			((S)(se))
			((enable)((i 3)))
			((D)(dadoe))
			((Q)(saidae))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)((i 4)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Multiplicador 0 72(_comp mult_level1)
		(_port
			((in_a)(saidaa))
			((in_b)(saidab))
			((clock)(clock))
			((enable)(enable_m))
			((result)(result_m))
			((overflow)(overflow_m))
			((ready)(ready_m))
		)
		(_use(_ent . mult_level1)
		)
	)
	(_inst Raiz_1 0 73(_comp raiz)
		(_port
			((A)(saidaa))
			((clock)(clock))
			((enable)(enable_r))
			((negativo)(negativo))
			((ready_final)(ready_r))
			((S2)(result_r))
		)
		(_use(_ent . raiz)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int read_enable -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int write_enable 0 0 9(_ent(_in))))
		(_port(_int write_enable_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int ra -1 0 48(_arch(_uni))))
		(_sig(_int sa -1 0 48(_arch(_uni))))
		(_sig(_int rb -1 0 48(_arch(_uni))))
		(_sig(_int sb -1 0 48(_arch(_uni))))
		(_sig(_int rst -1 0 48(_arch(_uni))))
		(_sig(_int sst -1 0 48(_arch(_uni))))
		(_sig(_int rcmd -1 0 48(_arch(_uni))))
		(_sig(_int scmd -1 0 48(_arch(_uni))))
		(_sig(_int re -1 0 48(_arch(_uni))))
		(_sig(_int se -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int saidast 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int result_r 5 0 50(_arch(_uni))))
		(_sig(_int result_m 5 0 50(_arch(_uni))))
		(_sig(_int result_final 5 0 50(_arch(_uni))))
		(_sig(_int dadoa 5 0 50(_arch(_uni))))
		(_sig(_int dadob 5 0 50(_arch(_uni))))
		(_sig(_int output_int 5 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int saidae 6 0 51(_arch(_uni))))
		(_sig(_int dadoe 6 0 51(_arch(_uni))))
		(_sig(_int enable_m -1 0 52(_arch(_uni))))
		(_sig(_int enable_r -1 0 52(_arch(_uni))))
		(_sig(_int overflow_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_m -1 0 52(_arch(_uni))))
		(_sig(_int ready_r -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_sig(_int saidacmd 7 0 53(_arch(_uni))))
		(_sig(_int saidaa 5 0 54(_arch(_uni))))
		(_sig(_int saidab 5 0 54(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1382146816~13 0 55(_scalar (_to i 0 i 1382146816))))
		(_sig(_int rest 8 0 55(_arch(_uni))))
		(_sig(_int d0 -1 0 56(_arch(_uni))))
		(_sig(_int d1 -1 0 56(_arch(_uni))))
		(_sig(_int d2 -1 0 56(_arch(_uni))))
		(_sig(_int d3 -1 0 56(_arch(_uni))))
		(_sig(_int enable_a -1 0 57(_arch(_uni))))
		(_sig(_int enable_b -1 0 57(_arch(_uni))))
		(_sig(_int enable_st -1 0 57(_arch(_uni))))
		(_sig(_int enable_cmd -1 0 57(_arch(_uni))))
		(_sig(_int enable_e -1 0 57(_arch(_uni))))
		(_sig(_int negativo -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_sig(_int set_cmd 9 0 58(_arch(_uni))))
		(_sig(_int d_cmd 7 0 59(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((d_cmd)(dado(d_9_8))))(_trgt(49))(_sens(5(d_9_8))))))
			(line__69(_arch 1 0 69(_assignment(_alias((interrupcao)(saidae(3))))(_simpleassign BUF)(_trgt(7))(_sens(27(3))))))
			(line__70(_arch 2 0 70(_assignment(_alias((dadoe)(d3)(d2)(d1)(d0)))(_trgt(28))(_sens(38)(39)(40)(41)))))
			(line__75(_arch 3 0 75(_assignment(_alias((set_cmd)(enable_cmd)(saidacmd)))(_trgt(48))(_sens(34)(45)))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(4)(5)))))
			(line__82(_arch 5 0 82(_assignment(_trgt(25))(_sens(4)(5)))))
			(line__87(_arch 6 0 87(_assignment(_trgt(29))(_sens(48)))))
			(line__92(_arch 7 0 92(_assignment(_trgt(30))(_sens(48)))))
			(line__97(_arch 8 0 97(_assignment(_trgt(23))(_sens(21)(22)(48)))))
			(line__102(_arch 9 0 102(_assignment(_alias((output)(output_int)))(_trgt(6))(_sens(26)))))
			(line__103(_arch 10 0 103(_assignment(_trgt(39))(_sens(26)))))
			(line__108(_arch 11 0 108(_assignment(_trgt(38))(_sens(48)))))
			(line__118(_arch 12 0 118(_assignment(_trgt(40))(_sens(31)(34)(47)))))
			(line__124(_arch 13 0 124(_assignment(_trgt(41))(_sens(32)(33)(34)))))
			(line__130(_arch 14 0 130(_assignment(_trgt(42))(_sens(4)))))
			(line__135(_arch 15 0 135(_assignment(_trgt(43))(_sens(4)))))
			(line__140(_arch 16 0 140(_assignment(_trgt(45))(_sens(3)))))
			(line__144(_arch 17 0 144(_assignment(_trgt(44))(_sens(32)(33)(34)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(8))(_sens(32)(33)(34)))))
			(line__156(_arch 19 0 156(_assignment(_trgt(9))(_sens(31)(34)(47)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (27(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(770)
		(33686018 33686018 33686018 33686018)
		(515)
		(197122)
		(197378)
		(771)
	)
	(_model . exercicio 22 -1)
)
V 000045 55 3050          1560277377498 exe1
(_unit VHDL(unidade_controle_copro 0 5(exe1 0 17))
	(_version vde)
	(_time 1560277377499 2019.06.11 15:22:57)
	(_source(\./../src/unidade_controle_copro.vhd\))
	(_parameters tan)
	(_code a9fffffef5fef4bfabaeb8f3fcafacacffafaaafff)
	(_ent
		(_time 1560273407574)
	)
	(_comp
		(fluxodados
			(_object
				(_port(_int clock -1 0 21(_ent (_in))))
				(_port(_int read_enable -1 0 21(_ent (_in))))
				(_port(_int reset -1 0 21(_ent (_in))))
				(_port(_int write_enable 2 0 23(_ent (_in))))
				(_port(_int write_enable_reg 2 0 23(_ent (_in))))
				(_port(_int dado 3 0 24(_ent (_in))))
				(_port(_int output 3 0 25(_ent (_out))))
				(_port(_int interrupcao -1 0 26(_ent (_out))))
				(_port(_int ready -1 0 26(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst FluxoDeDados 0 96(_comp fluxodados)
		(_port
			((clock)(clock))
			((read_enable)(read_e))
			((reset)(reset))
			((write_enable)(write_e))
			((write_enable_reg)(write_enable_r))
			((dado)(dado))
			((output)(output))
			((interrupcao)(interrupcao))
			((ready)(ready_f))
			((overflow)(over))
		)
		(_use(_ent . fluxodados)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int enable_uc -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int rw 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int dado 1 0 10(_ent(_in))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_port(_int ready -1 0 12(_ent(_out))))
		(_port(_int interrupcao -1 0 12(_ent(_out))))
		(_port(_int overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24(_array -1((_dto i 15 i 0)))))
		(_type(_int estados 0 30(_enum1 espera loada loadb loadcmd uma_espera ocupado (_to i 0 i 5))))
		(_sig(_int z 4 0 31(_arch(_uni))))
		(_sig(_int ready_f -1 0 32(_arch(_uni))))
		(_sig(_int read_e -1 0 32(_arch(_uni))))
		(_sig(_int enable_int -1 0 32(_arch(_uni))))
		(_sig(_int over -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int write_e 5 0 33(_arch(_uni))))
		(_sig(_int write_enable_r 5 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_alias((enable_int)(enable_uc)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__39(_arch 1 0 39(_prcs(_trgt(9)(11)(14)(15))(_sens(0)(9)(10)(13)(1))(_dssslsensitivity 1))))
			(line__94(_arch 2 0 94(_assignment(_alias((ready)(ready_f)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
			(line__95(_arch 3 0 95(_assignment(_alias((overflow)(over)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . exe1 4 -1)
)
