--------------- Build Started: 04/21/2017 16:51:58 Project: capsenseled, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Sarah\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -d CY8C4248LQI-BL583 -s C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \UART:rx(0)\, \UART:tx(0)\
Info: plm.M0038: The pin named Pin_1(0) at location P3[0] prevents usage of special purposes: TCPWM[0].line_out. (App=cydsfit)
Info: plm.M0038: The pin named Pin_1(0) at location P3[0] prevents usage of special purposes: SCB[0].uart_rx. (App=cydsfit)
Info: plm.M0038: The pin named Pin_1(0) at location P3[0] prevents usage of special purposes: SCB[0].i2c_sda. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 04/21/2017 16:52:17 ---------------
