Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  7 16:13:19 2021
| Host         : LAPTOP-KNMQOHOL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_pipeline_timing_summary_routed.rpt -pb top_pipeline_timing_summary_routed.pb -rpx top_pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pipeline
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1921 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu0/id_exe/alu_op__reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu0/id_exe/alu_op__reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu0/id_exe/alu_op__reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9070 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.435        0.000                      0                   43        0.225        0.000                      0                   43        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
vga/u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz                8.435        0.000                      0                   43        0.225        0.000                      0                   43        7.192        0.000                       0                    30  
  clkfbout_clk_wiz                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/u_clk_wiz/inst/clk_in1
  To Clock:  vga/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        8.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.368ns (20.268%)  route 5.381ns (79.732%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.607     1.607    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.518     2.125 r  vga/h_cur_reg[2]/Q
                         net (fo=12, routed)          1.190     3.315    vga/h_cur[2]
    SLICE_X55Y113        LUT5 (Prop_lut5_I0_O)        0.124     3.439 f  vga/reg_r[3]_i_53/O
                         net (fo=1, routed)           0.936     4.375    vga/reg_r[3]_i_53_n_1
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.124     4.499 f  vga/reg_r[3]_i_21/O
                         net (fo=4, routed)           1.105     5.604    vga/h_cur_reg[6]_0
    SLICE_X53Y110        LUT4 (Prop_lut4_I3_O)        0.152     5.756 f  vga/reg_r[3]_i_7/O
                         net (fo=2, routed)           0.817     6.573    vga/reg_r[3]_i_7_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.326     6.899 f  vga/reg_r[3]_i_10/O
                         net (fo=1, routed)           0.795     7.694    confreg/reg_r_reg[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.818 r  confreg/reg_r[3]_i_2/O
                         net (fo=4, routed)           0.538     8.356    vga/reg_r_reg[3]_0
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/C
                         clock pessimism              0.095    16.969    
                         clock uncertainty           -0.132    16.836    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)       -0.045    16.791    vga/reg_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.368ns (20.853%)  route 5.192ns (79.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.607     1.607    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.518     2.125 r  vga/h_cur_reg[2]/Q
                         net (fo=12, routed)          1.190     3.315    vga/h_cur[2]
    SLICE_X55Y113        LUT5 (Prop_lut5_I0_O)        0.124     3.439 f  vga/reg_r[3]_i_53/O
                         net (fo=1, routed)           0.936     4.375    vga/reg_r[3]_i_53_n_1
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.124     4.499 f  vga/reg_r[3]_i_21/O
                         net (fo=4, routed)           1.105     5.604    vga/h_cur_reg[6]_0
    SLICE_X53Y110        LUT4 (Prop_lut4_I3_O)        0.152     5.756 f  vga/reg_r[3]_i_7/O
                         net (fo=2, routed)           0.817     6.573    vga/reg_r[3]_i_7_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.326     6.899 f  vga/reg_r[3]_i_10/O
                         net (fo=1, routed)           0.795     7.694    confreg/reg_r_reg[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.818 r  confreg/reg_r[3]_i_2/O
                         net (fo=4, routed)           0.349     8.167    vga/reg_r_reg[3]_0
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.095    16.969    
                         clock uncertainty           -0.132    16.836    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)       -0.028    16.808    vga/reg_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.368ns (20.853%)  route 5.192ns (79.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.607     1.607    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.518     2.125 r  vga/h_cur_reg[2]/Q
                         net (fo=12, routed)          1.190     3.315    vga/h_cur[2]
    SLICE_X55Y113        LUT5 (Prop_lut5_I0_O)        0.124     3.439 f  vga/reg_r[3]_i_53/O
                         net (fo=1, routed)           0.936     4.375    vga/reg_r[3]_i_53_n_1
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.124     4.499 f  vga/reg_r[3]_i_21/O
                         net (fo=4, routed)           1.105     5.604    vga/h_cur_reg[6]_0
    SLICE_X53Y110        LUT4 (Prop_lut4_I3_O)        0.152     5.756 f  vga/reg_r[3]_i_7/O
                         net (fo=2, routed)           0.817     6.573    vga/reg_r[3]_i_7_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.326     6.899 f  vga/reg_r[3]_i_10/O
                         net (fo=1, routed)           0.795     7.694    confreg/reg_r_reg[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.818 r  confreg/reg_r[3]_i_2/O
                         net (fo=4, routed)           0.349     8.167    vga/reg_r_reg[3]_0
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.095    16.969    
                         clock uncertainty           -0.132    16.836    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)       -0.028    16.808    vga/reg_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.550ns (27.031%)  route 4.184ns (72.969%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.615     1.615    vga/clk_vga
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.419     2.034 f  vga/v_cur_reg[9]/Q
                         net (fo=9, routed)           0.978     3.012    vga/v_cur[9]
    SLICE_X53Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.339 r  vga/reg_r[3]_i_45/O
                         net (fo=1, routed)           0.577     3.916    vga/reg_r[3]_i_45_n_1
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.326     4.242 r  vga/reg_r[3]_i_19/O
                         net (fo=4, routed)           1.056     5.298    vga/v_cur_reg[4]_0
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.152     5.450 r  vga/reg_r[3]_i_5/O
                         net (fo=1, routed)           0.951     6.402    vga/reg_r[3]_i_5_n_1
    SLICE_X54Y109        LUT6 (Prop_lut6_I2_O)        0.326     6.728 r  vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.621     7.349    vga/reg_r
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]/C
                         clock pessimism              0.007    16.880    
                         clock uncertainty           -0.132    16.748    
    SLICE_X54Y109        FDRE (Setup_fdre_C_R)       -0.524    16.224    vga/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.224    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.550ns (27.031%)  route 4.184ns (72.969%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.615     1.615    vga/clk_vga
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.419     2.034 f  vga/v_cur_reg[9]/Q
                         net (fo=9, routed)           0.978     3.012    vga/v_cur[9]
    SLICE_X53Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.339 r  vga/reg_r[3]_i_45/O
                         net (fo=1, routed)           0.577     3.916    vga/reg_r[3]_i_45_n_1
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.326     4.242 r  vga/reg_r[3]_i_19/O
                         net (fo=4, routed)           1.056     5.298    vga/v_cur_reg[4]_0
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.152     5.450 r  vga/reg_r[3]_i_5/O
                         net (fo=1, routed)           0.951     6.402    vga/reg_r[3]_i_5_n_1
    SLICE_X54Y109        LUT6 (Prop_lut6_I2_O)        0.326     6.728 r  vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.621     7.349    vga/reg_r
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/C
                         clock pessimism              0.007    16.880    
                         clock uncertainty           -0.132    16.748    
    SLICE_X54Y109        FDRE (Setup_fdre_C_R)       -0.524    16.224    vga/reg_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.224    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.550ns (27.031%)  route 4.184ns (72.969%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.615     1.615    vga/clk_vga
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.419     2.034 f  vga/v_cur_reg[9]/Q
                         net (fo=9, routed)           0.978     3.012    vga/v_cur[9]
    SLICE_X53Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.339 r  vga/reg_r[3]_i_45/O
                         net (fo=1, routed)           0.577     3.916    vga/reg_r[3]_i_45_n_1
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.326     4.242 r  vga/reg_r[3]_i_19/O
                         net (fo=4, routed)           1.056     5.298    vga/v_cur_reg[4]_0
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.152     5.450 r  vga/reg_r[3]_i_5/O
                         net (fo=1, routed)           0.951     6.402    vga/reg_r[3]_i_5_n_1
    SLICE_X54Y109        LUT6 (Prop_lut6_I2_O)        0.326     6.728 r  vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.621     7.349    vga/reg_r
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.007    16.880    
                         clock uncertainty           -0.132    16.748    
    SLICE_X54Y109        FDRE (Setup_fdre_C_R)       -0.524    16.224    vga/reg_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.224    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.550ns (27.031%)  route 4.184ns (72.969%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.615     1.615    vga/clk_vga
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.419     2.034 f  vga/v_cur_reg[9]/Q
                         net (fo=9, routed)           0.978     3.012    vga/v_cur[9]
    SLICE_X53Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.339 r  vga/reg_r[3]_i_45/O
                         net (fo=1, routed)           0.577     3.916    vga/reg_r[3]_i_45_n_1
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.326     4.242 r  vga/reg_r[3]_i_19/O
                         net (fo=4, routed)           1.056     5.298    vga/v_cur_reg[4]_0
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.152     5.450 r  vga/reg_r[3]_i_5/O
                         net (fo=1, routed)           0.951     6.402    vga/reg_r[3]_i_5_n_1
    SLICE_X54Y109        LUT6 (Prop_lut6_I2_O)        0.326     6.728 r  vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.621     7.349    vga/reg_r
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.007    16.880    
                         clock uncertainty           -0.132    16.748    
    SLICE_X54Y109        FDRE (Setup_fdre_C_R)       -0.524    16.224    vga/reg_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.224    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             9.095ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.368ns (22.025%)  route 4.843ns (77.975%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.607     1.607    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.518     2.125 r  vga/h_cur_reg[2]/Q
                         net (fo=12, routed)          1.190     3.315    vga/h_cur[2]
    SLICE_X55Y113        LUT5 (Prop_lut5_I0_O)        0.124     3.439 f  vga/reg_r[3]_i_53/O
                         net (fo=1, routed)           0.936     4.375    vga/reg_r[3]_i_53_n_1
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.124     4.499 f  vga/reg_r[3]_i_21/O
                         net (fo=4, routed)           1.105     5.604    vga/h_cur_reg[6]_0
    SLICE_X53Y110        LUT4 (Prop_lut4_I3_O)        0.152     5.756 f  vga/reg_r[3]_i_7/O
                         net (fo=2, routed)           0.817     6.573    vga/reg_r[3]_i_7_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.326     6.899 f  vga/reg_r[3]_i_10/O
                         net (fo=1, routed)           0.795     7.694    confreg/reg_r_reg[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.818 r  confreg/reg_r[3]_i_2/O
                         net (fo=4, routed)           0.000     7.818    vga/reg_r_reg[3]_0
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.489    16.873    vga/clk_vga
    SLICE_X54Y109        FDRE                                         r  vga/reg_r_reg[3]/C
                         clock pessimism              0.095    16.969    
                         clock uncertainty           -0.132    16.836    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)        0.077    16.913    vga/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.913    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  9.095    

Slack (MET) :             10.761ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.388ns (31.295%)  route 3.047ns (68.705%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 16.871 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.608     1.608    vga/clk_vga
    SLICE_X55Y111        FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.419     2.027 r  vga/h_cur_reg[1]/Q
                         net (fo=11, routed)          0.852     2.879    vga/h_cur[1]
    SLICE_X54Y112        LUT3 (Prop_lut3_I1_O)        0.321     3.200 r  vga/h_cur[7]_i_2/O
                         net (fo=3, routed)           0.637     3.838    vga/h_cur[7]_i_2_n_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I4_O)        0.320     4.158 r  vga/h_cur[10]_i_2/O
                         net (fo=3, routed)           0.897     5.055    vga/h_cur[10]_i_2_n_1
    SLICE_X54Y112        LUT4 (Prop_lut4_I1_O)        0.328     5.383 r  vga/h_cur[9]_i_1/O
                         net (fo=1, routed)           0.660     6.043    vga/h_cur_0[9]
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.487    16.871    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[9]/C
                         clock pessimism              0.095    16.967    
                         clock uncertainty           -0.132    16.834    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.030    16.804    vga/h_cur_reg[9]
  -------------------------------------------------------------------
                         required time                         16.804    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 10.761    

Slack (MET) :             10.779ns  (required time - arrival time)
  Source:                 vga/v_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.152ns (26.087%)  route 3.264ns (73.913%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 16.872 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.807     1.807    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.609     1.609    vga/clk_vga
    SLICE_X52Y110        FDRE                                         r  vga/v_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  vga/v_cur_reg[3]/Q
                         net (fo=14, routed)          1.034     3.099    vga/v_cur[3]
    SLICE_X53Y112        LUT2 (Prop_lut2_I0_O)        0.124     3.223 r  vga/reg_vs_i_2/O
                         net (fo=2, routed)           0.582     3.805    vga/reg_vs_i_2_n_1
    SLICE_X53Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.929 r  vga/v_cur[9]_i_3/O
                         net (fo=1, routed)           0.430     4.359    vga/v_cur[9]_i_3_n_1
    SLICE_X54Y111        LUT4 (Prop_lut4_I3_O)        0.117     4.476 f  vga/v_cur[9]_i_2/O
                         net (fo=5, routed)           0.689     5.165    vga/v_cur[9]_i_2_n_1
    SLICE_X54Y111        LUT4 (Prop_lut4_I3_O)        0.331     5.496 r  vga/v_cur[2]_i_1/O
                         net (fo=1, routed)           0.529     6.025    vga/v_cur[2]_i_1_n_1
    SLICE_X54Y111        FDRE                                         r  vga/v_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.680    17.065    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.371 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.294    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.488    16.872    vga/clk_vga
    SLICE_X54Y111        FDRE                                         r  vga/v_cur_reg[2]/C
                         clock pessimism              0.095    16.968    
                         clock uncertainty           -0.132    16.835    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.031    16.804    vga/v_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         16.804    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 10.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.558     0.558    vga/clk_vga
    SLICE_X55Y111        FDRE                                         r  vga/h_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga/h_cur_reg[0]/Q
                         net (fo=12, routed)          0.173     0.872    vga/h_cur[0]
    SLICE_X54Y112        LUT3 (Prop_lut3_I1_O)        0.045     0.917 r  vga/h_cur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    vga/h_cur_0[2]
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.825     0.825    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.120     0.692    vga/h_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.349%)  route 0.176ns (48.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556     0.556    vga/clk_vga
    SLICE_X52Y113        FDRE                                         r  vga/v_cur_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga/v_cur_reg[6]/Q
                         net (fo=13, routed)          0.176     0.873    vga/v_cur[6]
    SLICE_X53Y111        LUT6 (Prop_lut6_I3_O)        0.045     0.918 r  vga/v_cur[8]_i_1/O
                         net (fo=1, routed)           0.000     0.918    vga/v_cur[8]_i_1_n_1
    SLICE_X53Y111        FDRE                                         r  vga/v_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827     0.827    vga/clk_vga
    SLICE_X53Y111        FDRE                                         r  vga/v_cur_reg[8]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X53Y111        FDRE (Hold_fdre_C_D)         0.092     0.666    vga/v_cur_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.437%)  route 0.391ns (62.563%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.558     0.558    vga/clk_vga
    SLICE_X53Y111        FDRE                                         r  vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga/v_cur_reg[5]/Q
                         net (fo=15, routed)          0.245     0.944    vga/v_cur[5]
    SLICE_X52Y111        LUT5 (Prop_lut5_I1_O)        0.045     0.989 r  vga/v_cur[10]_i_4/O
                         net (fo=2, routed)           0.146     1.135    vga/v_cur[10]_i_4_n_1
    SLICE_X51Y111        LUT3 (Prop_lut3_I2_O)        0.048     1.183 r  vga/v_cur[9]_i_1/O
                         net (fo=1, routed)           0.000     1.183    vga/v_cur[9]_i_1_n_1
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.829     0.829    vga/clk_vga
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[9]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.107     0.931    vga/v_cur_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.212ns (53.055%)  route 0.188ns (46.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.557     0.557    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  vga/h_cur_reg[2]/Q
                         net (fo=12, routed)          0.188     0.908    vga/h_cur[2]
    SLICE_X54Y113        LUT5 (Prop_lut5_I3_O)        0.048     0.956 r  vga/h_cur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.956    vga/h_cur_0[4]
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824     0.824    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[4]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.131     0.702    vga/h_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.246ns (65.009%)  route 0.132ns (34.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556     0.556    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.148     0.704 r  vga/h_cur_reg[4]/Q
                         net (fo=13, routed)          0.132     0.836    vga/h_cur[4]
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.098     0.934 r  vga/h_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.934    vga/h_cur_0[5]
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824     0.824    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[5]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.121     0.677    vga/h_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.700%)  route 0.188ns (47.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.557     0.557    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  vga/h_cur_reg[2]/Q
                         net (fo=12, routed)          0.188     0.908    vga/h_cur[2]
    SLICE_X54Y113        LUT4 (Prop_lut4_I1_O)        0.045     0.953 r  vga/h_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.953    vga/h_cur_0[3]
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824     0.824    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[3]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.120     0.691    vga/h_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.231ns (37.135%)  route 0.391ns (62.865%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.558     0.558    vga/clk_vga
    SLICE_X53Y111        FDRE                                         r  vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga/v_cur_reg[5]/Q
                         net (fo=15, routed)          0.245     0.944    vga/v_cur[5]
    SLICE_X52Y111        LUT5 (Prop_lut5_I1_O)        0.045     0.989 r  vga/v_cur[10]_i_4/O
                         net (fo=2, routed)           0.146     1.135    vga/v_cur[10]_i_4_n_1
    SLICE_X51Y111        LUT3 (Prop_lut3_I1_O)        0.045     1.180 r  vga/v_cur[10]_i_2/O
                         net (fo=1, routed)           0.000     1.180    vga/v_cur[10]_i_2_n_1
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.829     0.829    vga/clk_vga
    SLICE_X51Y111        FDRE                                         r  vga/v_cur_reg[10]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.091     0.915    vga/v_cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.495%)  route 0.197ns (48.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556     0.556    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vga/h_cur_reg[3]/Q
                         net (fo=14, routed)          0.197     0.917    vga/h_cur[3]
    SLICE_X54Y112        LUT6 (Prop_lut6_I3_O)        0.045     0.962 r  vga/h_cur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.962    vga/h_cur_0[7]
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.825     0.825    vga/clk_vga
    SLICE_X54Y112        FDRE                                         r  vga/h_cur_reg[7]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.121     0.693    vga/h_cur_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556     0.556    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vga/h_cur_reg[8]/Q
                         net (fo=9, routed)           0.183     0.902    vga/h_cur[8]
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.947 r  vga/h_cur[8]_i_1/O
                         net (fo=1, routed)           0.000     0.947    vga/h_cur_0[8]
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824     0.824    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[8]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.121     0.677    vga/h_cur_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.174%)  route 0.208ns (49.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.622     0.622    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556     0.556    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vga/h_cur_reg[8]/Q
                         net (fo=9, routed)           0.208     0.927    vga/h_cur[8]
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.972 r  vga/h_cur[10]_i_1/O
                         net (fo=1, routed)           0.000     0.972    vga/h_cur_0[10]
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.896     0.896    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824     0.824    vga/clk_vga
    SLICE_X54Y113        FDRE                                         r  vga/h_cur_reg[10]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.121     0.677    vga/h_cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y2    vga/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y111    vga/h_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y113    vga/h_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y111    vga/h_cur_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y112    vga/h_cur_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y113    vga/h_cur_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y113    vga/h_cur_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y113    vga/h_cur_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y112    vga/h_cur_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y112    vga/h_cur_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y112    vga/h_cur_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y111    vga/h_cur_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y112    vga/h_cur_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y112    vga/h_cur_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y113    vga/h_cur_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    vga/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



