# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1576 \
    name indices_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_0 \
    op interface \
    ports { indices_0_i { I 32 vector } indices_0_o { O 32 vector } indices_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1577 \
    name indices_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_1 \
    op interface \
    ports { indices_1_i { I 32 vector } indices_1_o { O 32 vector } indices_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1578 \
    name indices_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_2 \
    op interface \
    ports { indices_2_i { I 32 vector } indices_2_o { O 32 vector } indices_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1579 \
    name indices_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_3 \
    op interface \
    ports { indices_3_i { I 32 vector } indices_3_o { O 32 vector } indices_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1580 \
    name indices_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_4 \
    op interface \
    ports { indices_4_i { I 32 vector } indices_4_o { O 32 vector } indices_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1581 \
    name indices_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_5 \
    op interface \
    ports { indices_5_i { I 32 vector } indices_5_o { O 32 vector } indices_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1582 \
    name indices_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_6 \
    op interface \
    ports { indices_6_i { I 32 vector } indices_6_o { O 32 vector } indices_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1583 \
    name indices_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_indices_7 \
    op interface \
    ports { indices_7_i { I 32 vector } indices_7_o { O 32 vector } indices_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1584 \
    name arr_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_0_val \
    op interface \
    ports { arr_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1585 \
    name arr_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_val \
    op interface \
    ports { arr_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1586 \
    name arr_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_2_val \
    op interface \
    ports { arr_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1587 \
    name arr_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_3_val \
    op interface \
    ports { arr_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1588 \
    name arr_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_4_val \
    op interface \
    ports { arr_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1589 \
    name arr_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_5_val \
    op interface \
    ports { arr_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1590 \
    name arr_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_6_val \
    op interface \
    ports { arr_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1591 \
    name arr_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_7_val \
    op interface \
    ports { arr_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1592 \
    name arr_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_8_val \
    op interface \
    ports { arr_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1593 \
    name arr_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_9_val \
    op interface \
    ports { arr_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1594 \
    name arr_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_10_val \
    op interface \
    ports { arr_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1595 \
    name arr_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_11_val \
    op interface \
    ports { arr_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1596 \
    name arr_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_12_val \
    op interface \
    ports { arr_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1597 \
    name arr_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_13_val \
    op interface \
    ports { arr_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1598 \
    name arr_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_14_val \
    op interface \
    ports { arr_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1599 \
    name arr_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_15_val \
    op interface \
    ports { arr_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1600 \
    name arr_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_16_val \
    op interface \
    ports { arr_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1601 \
    name arr_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_17_val \
    op interface \
    ports { arr_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1602 \
    name arr_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_18_val \
    op interface \
    ports { arr_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1603 \
    name arr_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_19_val \
    op interface \
    ports { arr_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1604 \
    name arr_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_20_val \
    op interface \
    ports { arr_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1605 \
    name arr_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_21_val \
    op interface \
    ports { arr_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1606 \
    name arr_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_22_val \
    op interface \
    ports { arr_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1607 \
    name arr_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_23_val \
    op interface \
    ports { arr_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1608 \
    name arr_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_24_val \
    op interface \
    ports { arr_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1609 \
    name arr_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_25_val \
    op interface \
    ports { arr_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1610 \
    name arr_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_26_val \
    op interface \
    ports { arr_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1611 \
    name arr_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_27_val \
    op interface \
    ports { arr_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1612 \
    name arr_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_28_val \
    op interface \
    ports { arr_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1613 \
    name arr_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_29_val \
    op interface \
    ports { arr_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1614 \
    name arr_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_30_val \
    op interface \
    ports { arr_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1615 \
    name arr_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_31_val \
    op interface \
    ports { arr_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1616 \
    name arr_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_32_val \
    op interface \
    ports { arr_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1617 \
    name arr_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_33_val \
    op interface \
    ports { arr_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1618 \
    name arr_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_34_val \
    op interface \
    ports { arr_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1619 \
    name arr_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_35_val \
    op interface \
    ports { arr_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1620 \
    name arr_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_36_val \
    op interface \
    ports { arr_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1621 \
    name arr_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_37_val \
    op interface \
    ports { arr_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1622 \
    name arr_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_38_val \
    op interface \
    ports { arr_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1623 \
    name arr_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_39_val \
    op interface \
    ports { arr_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1624 \
    name arr_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_40_val \
    op interface \
    ports { arr_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1625 \
    name arr_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_41_val \
    op interface \
    ports { arr_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1626 \
    name arr_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_42_val \
    op interface \
    ports { arr_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1627 \
    name arr_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_43_val \
    op interface \
    ports { arr_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1628 \
    name arr_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_44_val \
    op interface \
    ports { arr_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1629 \
    name arr_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_45_val \
    op interface \
    ports { arr_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1630 \
    name arr_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_46_val \
    op interface \
    ports { arr_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1631 \
    name arr_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_47_val \
    op interface \
    ports { arr_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1632 \
    name idx1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx1 \
    op interface \
    ports { idx1 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


