<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_len_copy[1]"/>
        <net name="u_ila_0_len_copy[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="30"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
