Altera SOPC Builder Version 10.10 Build 153
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2018.03.30 11:05:14 (*) mk_custom_sdk starting
# 2018.03.30 11:05:14 (*) Reading project C:/Users/pc01/Desktop/lab1_2/DE0_base1_sopc.ptf.

# 2018.03.30 11:05:14 (*) Finding all CPUs
# 2018.03.30 11:05:14 (*) Finding all available components
# 2018.03.30 11:05:14 (*) Reading C:/Users/pc01/Desktop/lab1_2/.sopc_builder/install.ptf

# 2018.03.30 11:05:14 (*) Found 63 components

# 2018.03.30 11:05:15 (*) Finding all peripherals

# 2018.03.30 11:05:15 (*) Finding software components

# 2018.03.30 11:05:15 (*) (Legacy SDK Generation Skipped)
# 2018.03.30 11:05:15 (*) (All TCL Script Generation Skipped)
# 2018.03.30 11:05:15 (*) (No Libraries Built)
# 2018.03.30 11:05:15 (*) (Contents Generation Skipped)
# 2018.03.30 11:05:15 (*) mk_custom_sdk finishing

# 2018.03.30 11:05:15 (*) Starting generation for system: DE0_base1_sopc.

.
.
.
.
.
.
..

# 2018.03.30 11:05:16 (*) Running Generator Program for cpu

# 2018.03.30 11:05:16 (*) Starting Nios II generation
# 2018.03.30 11:05:16 (*)   Checking for plaintext license.
# 2018.03.30 11:05:32 (*)   Plaintext license not found.
# 2018.03.30 11:05:32 (*)   Checking for encrypted license (non-evaluation).
# 2018.03.30 11:05:43 (*)   Encrypted license found.  SOF will not be time-limited.
# 2018.03.30 11:05:43 (*)   Getting CPU configuration settings
# 2018.03.30 11:05:43 (*)   Elaborating CPU configuration settings
# 2018.03.30 11:05:43 (*)   Creating all objects for CPU

# 2018.03.30 11:05:43 (*)     Testbench
# 2018.03.30 11:05:43 (*)     Instruction decoding
# 2018.03.30 11:05:43 (*)       Instruction fields
# 2018.03.30 11:05:43 (*)       Instruction decodes
# 2018.03.30 11:05:44 (*)       Signals for RTL simulation waveforms
# 2018.03.30 11:05:44 (*)       Instruction controls
# 2018.03.30 11:05:44 (*)     Pipeline frontend
# 2018.03.30 11:05:44 (*)     Pipeline backend
# 2018.03.30 11:05:46 (*)   Generating HDL from CPU objects
# 2018.03.30 11:05:48 (*)   Creating encrypted HDL

# 2018.03.30 11:05:49 (*) Done Nios II generation

# 2018.03.30 11:05:49 (*) Running Generator Program for onchip_memory2

# 2018.03.30 11:05:49 (*) Running Generator Program for jtag_uart

# 2018.03.30 11:05:50 (*) Running Generator Program for sysid

# 2018.03.30 11:05:51 (*) Running Generator Program for sdram

# 2018.03.30 11:05:52 (*) Running Generator Program for cfi_flash

# 2018.03.30 11:05:52 (*) Running Generator Program for DE0_base1_sopc_clock_0

# 2018.03.30 11:05:53 (*) Running Generator Program for DE0_base1_sopc_clock_1

.


# 2018.03.30 11:05:53 (*) Running Test Generator Program for sdram

# 2018.03.30 11:05:54 (*) Making arbitration and system (top) modules.

# 2018.03.30 11:05:57 (*) Generating Quartus symbol for top level: DE0_base1_sopc

# 2018.03.30 11:05:57 (*) Symbol C:/Users/pc01/Desktop/lab1_2/DE0_base1_sopc.bsf already exists, no need to regenerate
# 2018.03.30 11:05:57 (*) Creating command-line system-generation script: C:/Users/pc01/Desktop/lab1_2/DE0_base1_sopc_generation_script

# 2018.03.30 11:05:57 (*) Running setup for HDL simulator: modelsim


# 2018.03.30 11:05:57 (*) Completed generation for system: DE0_base1_sopc.
# 2018.03.30 11:05:57 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/pc01/Desktop/lab1_2/DE0_base1_sopc.ptf 
  System HDL Model : C:/Users/pc01/Desktop/lab1_2/DE0_base1_sopc.v 
  System Generation Script : C:/Users/pc01/Desktop/lab1_2/DE0_base1_sopc_generation_script 

# 2018.03.30 11:05:57 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
