PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB1					link count = 0
 IB2					link count = 1
 IB4					link count = 2
 IX0					link count = 3
 IX0.0					link count = 3
 IX0.1					link count = 5
 QB1					link count = 7
 QB1_0      ARN   OUTW:	a1,		link count = 8
 QB2					link count = 8
 QB2_0      ARN   OUTW:	a2,		link count = 9
 QB3					link count = 9
 QB3_0      ARN   OUTW:	a3,		link count = 10
 QB4        ARN  ARITH:	IB4,		link count = 11
 QB4_0      ARN   OUTW:	QB4,		link count = 13
 QX0					link count = 13
 QX0.1					link count = 13
 QX0.1_0     OR   OUTX:	 b1,		link count = 14
 QX0.2					link count = 14
 QX0.2_0     OR   OUTX:	 b2,		link count = 15
 QX0.3					link count = 15
 QX0.3_0     OR   OUTX:	 b3,		link count = 16
 _f0_1					link count = 16
 a1					link count = 16
 a2					link count = 17
 a3         ARN  ARITH:	IB1,	IB2,		link count = 20
 b1					link count = 21
 b2					link count = 23
 b3         AND   GATE:	 IX0.1,	 IX0.0,		link count = 27
 iClock					link count = 29
 iConst					link count = 29
 link count = 30
PASS 2 - symbol table: name inputs outputs delay-references
 IB1       -1   1
 IB2       -1   1
 IB4       -1   1
 IX0        0   3
 IX0.0      0   1
 IX0.1      0   1
 QB1@	 a1
 QB1_0      1   0
 QB2@	 a2
 QB2_0      1   0
 QB3@	 a3
 QB3_0      1   0
 QB4        1   1
 QB4_0      1   0
 QX0        0  14
 QX0.1@	 b1
 QX0.1_0    1   2
 QX0.2@	 b2
 QX0.2_0    1   4
 QX0.3@	 b3
 QX0.3_0    1   8
 _f0_1      0   1
 a1         1   1   1
 a2         1   1   1
 a3         2   1   1
 b1         1   1
 b2         1   1
 b3         2   1   1
 iClock    -1   0 - DELETED
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB1       INPW  ARITH:	a3,
 IB2       INPW  ARITH:	a3,
 IB4       INPW  ARITH:	QB4,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	b3,
 IX0.1     INPX   GATE:	b3,
 QB1      ALIAS  ARITH:	a1
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB2      ALIAS  ARITH:	a2
 QB2_0      ARN   OUTW:	0x0()	0x101
 QB3      ALIAS  ARITH:	a3
 QB3_0      ARN   OUTW:	0x0()	0x101
 QB4        ARN  ARITH:	0x0()	QB4_0,
 QB4_0      ARN   OUTW:	0x0()	0x101
 QX0       INPB   OUTW:	0x0e
 QX0.1    ALIAS   GATE:	b1
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2    ALIAS   GATE:	b2
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.3    ALIAS   GATE:	b3
 QX0.3_0     OR   OUTX:	QX0	0x08
 _f0_1       OR   F_CF:	C0 a1 =v,	C1 b3  v,	C2 a3  v,	C3 a2 =v,	C4 b1 =,	C5 b2 =,
 a1        ARNC  ARITH:	QB1_0,
 a2        ARNC  ARITH:	QB2_0,
 a3         ARN  ARITH:	0x0()	QB3_0,
 b1        LOGC   GATE:	QX0.1_0,
 b2        LOGC   GATE:	QX0.2_0,
 b3         AND   GATE:	QX0.3_0,
