0.7
2020.2
Jun 10 2021
20:04:57
D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sim_1/new/ring_flasher_checklist_tb.v,1740655125,verilog,,,,ring_flasher_checklist_tb,,,../../../../IC_design_lab.srcs/sources_1/new,,,,,
D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sim_1/new/ring_flasher_tb.v,1740563766,verilog,,,,ring_flasher_tb,,,../../../../IC_design_lab.srcs/sources_1/new,,,,,
D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sources_1/new/header.vh,1740542206,verilog,,,,,,,,,,,,
D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sources_1/new/ring_flasher.v,1740651913,verilog,,D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sim_1/new/ring_flasher_checklist_tb.v,D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sources_1/new/header.vh,ring_flasher,,,../../../../IC_design_lab.srcs/sources_1/new,,,,,
