
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 436.117 ; gain = 99.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:30]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'sys_pll' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sys_pll' (2#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'adc_pll' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/adc_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'adc_pll' (3#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/adc_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'eth_top' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:1]
	Parameter LOCAL_IP_ADDR bound to: -1062731774 - type: integer 
	Parameter LOCAL_MAC_ADDR bound to: 48'b000000000000101000110101000000011111111011000000 
	Parameter UDP_SRC_PORT bound to: 16'b0001111110010000 
	Parameter UDP_DST_PORT bound to: 16'b0001111110010000 
	Parameter TTL bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:35]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:36]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:37]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:38]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:39]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:42]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:43]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:44]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:49]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:52]
INFO: [Synth 8-638] synthesizing module 'mac_top' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx_top' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx' (4#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-638] synthesizing module 'mac_tx_mode' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 3'b001 
	Parameter ARP bound to: 3'b010 
	Parameter IP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'mac_tx_mode' (5#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'crc' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crc' (6#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/crc.v:5]
INFO: [Synth 8-638] synthesizing module 'arp_tx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_REQUEST_WAIT bound to: 5'b00010 
	Parameter ARP_REQUEST bound to: 5'b00100 
	Parameter ARP_REPLY_WAIT bound to: 5'b01000 
	Parameter ARP_REPLY bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'arp_tx' (7#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_tx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 6'b000001 
	Parameter WAIT_DATA_LENGTH bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter WAIT_MAC bound to: 6'b010000 
	Parameter IP_SEND bound to: 6'b100000 
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx.v:28]
INFO: [Synth 8-256] done synthesizing module 'ip_tx' (8#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-350] instance 'ip0' of module 'ip_tx' requires 19 connections, but only 18 given [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_top.v:158]
INFO: [Synth 8-638] synthesizing module 'ip_tx_mode' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 3'b001 
	Parameter UDP bound to: 3'b010 
	Parameter ICMP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'ip_tx_mode' (9#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_tx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 7'b0000001 
	Parameter HEADER_CHECKSUM bound to: 7'b0000010 
	Parameter GEN_CHECKSUM bound to: 7'b0000100 
	Parameter GEN_ODD_CHECKSUM bound to: 7'b0001000 
	Parameter GEN_CHECKSUM_END bound to: 7'b0010000 
	Parameter SEND_WAIT bound to: 7'b0100000 
	Parameter UDP_SEND bound to: 7'b1000000 
WARNING: [Synth 8-6014] Unused sequential element ram_write_addr_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:125]
WARNING: [Synth 8-6014] Unused sequential element ram_wr_data_d0_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:150]
WARNING: [Synth 8-6014] Unused sequential element ram_wr_data_d1_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:151]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:166]
WARNING: [Synth 8-3848] Net udp_ram_data_req in module/entity udp_tx does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:24]
WARNING: [Synth 8-3848] Net udp_tx_end in module/entity udp_tx does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:30]
INFO: [Synth 8-256] done synthesizing module 'udp_tx' (10#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_tx_top' (11#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx_top' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:200]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:238]
INFO: [Synth 8-256] done synthesizing module 'mac_rx' (12#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_rx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/ip_rx.v:170]
INFO: [Synth 8-256] done synthesizing module 'ip_rx' (13#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_rx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'dpram' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/dpram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram' (14#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/dpram.v:1]
INFO: [Synth 8-256] done synthesizing module 'udp_rx' (15#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'arp_rx' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'arp_rx' (16#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/arp_rx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_rx_top' (17#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'icmp_reply' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:7]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT bound to: 11'b00010000000 
	Parameter SEND bound to: 11'b00100000000 
	Parameter REC_END bound to: 11'b01000000000 
	Parameter SEND_END bound to: 11'b10000000000 
INFO: [Synth 8-638] synthesizing module 'dpram__parameterized0' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/dpram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram__parameterized0' (17#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/dpram.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'rdaddress' does not match port width (8) of module 'dpram__parameterized0' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:313]
WARNING: [Synth 8-689] width (11) of port connection 'wraddress' does not match port width (8) of module 'dpram__parameterized0' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:314]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:20]
INFO: [Synth 8-256] done synthesizing module 'icmp_reply' (18#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:7]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'arp_cache' (19#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'mac_top' (20#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'eth_cmd' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:2]
	Parameter SAMPLE_RATE bound to: 200000 - type: integer 
	Parameter SAMPLE_DEPTH bound to: 32768 - type: integer 
	Parameter DATA_SIGN bound to: 8'b00000001 
	Parameter DATA_LEN bound to: 8'b00010000 
	Parameter DATA_BYTE bound to: 8'b00000010 
	Parameter CMD_INQUIRY bound to: 65537 - type: integer 
	Parameter AD_DATA_REQ bound to: 65538 - type: integer 
	Parameter CMD_SEND_LEN bound to: 16'b0000000000011011 
	Parameter IDLE bound to: 7'b0000001 
	Parameter CMD_READ bound to: 7'b0000010 
	Parameter CMD_WAIT bound to: 7'b0000100 
	Parameter CMD_CHECK bound to: 7'b0001000 
	Parameter CMD_REPLY_WAIT bound to: 7'b0010000 
	Parameter CMD_REPLY bound to: 7'b0100000 
	Parameter CMD_END bound to: 7'b1000000 
WARNING: [Synth 8-6014] Unused sequential element ad_data_ack_d0_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:140]
WARNING: [Synth 8-6014] Unused sequential element ad_data_ack_d1_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:141]
WARNING: [Synth 8-6014] Unused sequential element ad_data_ack_d2_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:142]
INFO: [Synth 8-256] done synthesizing module 'eth_cmd' (21#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:2]
INFO: [Synth 8-638] synthesizing module 'mac_ctrl' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_ctrl.v:7]
	Parameter AD_DATA_REQ bound to: 65538 - type: integer 
	Parameter IDLE bound to: 13'b0000000000001 
	Parameter CMD_WAIT bound to: 13'b0000000000010 
	Parameter CHECK_ARP bound to: 13'b0000000000100 
	Parameter ARP_REQ bound to: 13'b0000000001000 
	Parameter ARP_SEND bound to: 13'b0000000010000 
	Parameter ARP_WAIT bound to: 13'b0000000100000 
	Parameter WAIT bound to: 13'b0000001000000 
	Parameter CHECK_FIFO bound to: 13'b0000010000000 
	Parameter GEN_CMD_REQ bound to: 13'b0000100000000 
	Parameter GEN_AD_REQ bound to: 13'b0001000000000 
	Parameter CMD_SEND bound to: 13'b0010000000000 
	Parameter AD_SEND bound to: 13'b0100000000000 
	Parameter AD_SEND_WAIT bound to: 13'b1000000000000 
INFO: [Synth 8-256] done synthesizing module 'mac_ctrl' (22#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_ctrl.v:7]
WARNING: [Synth 8-689] width (12) of port connection 'fifo_data_count' does not match port width (11) of module 'mac_ctrl' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_inst'. This will prevent further optimization [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cmd_inst'. This will prevent further optimization [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:141]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ctrl_inst'. This will prevent further optimization [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:168]
INFO: [Synth 8-256] done synthesizing module 'eth_top' (23#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'fifo_data_count' does not match port width (12) of module 'eth_top' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:288]
INFO: [Synth 8-638] synthesizing module 'ad7606_if' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:30]
	Parameter IDLE bound to: 4'b0000 
	Parameter AD_CONV bound to: 4'b0001 
	Parameter Wait_1 bound to: 4'b0010 
	Parameter Wait_busy bound to: 4'b0011 
	Parameter READ_CH1 bound to: 4'b0100 
	Parameter READ_CH2 bound to: 4'b0101 
	Parameter READ_CH3 bound to: 4'b0110 
	Parameter READ_CH4 bound to: 4'b0111 
	Parameter READ_CH5 bound to: 4'b1000 
	Parameter READ_CH6 bound to: 4'b1001 
	Parameter READ_CH7 bound to: 4'b1010 
	Parameter READ_CH8 bound to: 4'b1011 
	Parameter READ_DONE bound to: 4'b1100 
INFO: [Synth 8-256] done synthesizing module 'ad7606_if' (24#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:30]
INFO: [Synth 8-638] synthesizing module 'ad7606_sample' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_sample.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_REQ bound to: 1 - type: integer 
	Parameter S_ACK_WAIT bound to: 2 - type: integer 
	Parameter S_SAMPLE bound to: 3 - type: integer 
	Parameter S_WAIT bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register write_req_reg in module ad7606_sample is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_sample.v:102]
INFO: [Synth 8-256] done synthesizing module 'ad7606_sample' (25#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_sample.v:29]
INFO: [Synth 8-638] synthesizing module 'frame_read_write' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_read_write.v:31]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter READ_DATA_BITS bound to: 16 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'afifo_16i_64o_512' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/afifo_16i_64o_512_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'afifo_16i_64o_512' (26#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/afifo_16i_64o_512_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (7) of module 'afifo_16i_64o_512' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_read_write.v:97]
INFO: [Synth 8-638] synthesizing module 'frame_fifo_write' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:31]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 64 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_ACK bound to: 1 - type: integer 
	Parameter S_CHECK_FIFO bound to: 2 - type: integer 
	Parameter S_WRITE_BURST bound to: 3 - type: integer 
	Parameter S_WRITE_BURST_END bound to: 4 - type: integer 
	Parameter S_END bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:42]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:43]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:44]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:45]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:46]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:49]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:57]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:71]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:74]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:75]
INFO: [Synth 8-256] done synthesizing module 'frame_fifo_write' (27#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_write.v:31]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_16o_128' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/afifo_64i_16o_128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_16o_128' (28#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/afifo_64i_16o_128_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (10) of module 'afifo_64i_16o_128' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_read_write.v:159]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (8) of module 'afifo_64i_16o_128' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_read_write.v:160]
WARNING: [Synth 8-350] instance 'read_buf' of module 'afifo_64i_16o_128' requires 13 connections, but only 11 given [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_read_write.v:149]
INFO: [Synth 8-638] synthesizing module 'frame_fifo_read' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_read.v:31]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter BURST_SIZE bound to: 64 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_ACK bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
	Parameter S_CHECK_FIFO bound to: 3 - type: integer 
	Parameter S_READ_BURST bound to: 4 - type: integer 
	Parameter S_READ_BURST_END bound to: 5 - type: integer 
	Parameter S_END bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_fifo_read' (29#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_fifo_read.v:31]
INFO: [Synth 8-256] done synthesizing module 'frame_read_write' (30#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/frame_read_write.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'read_len' does not match port width (25) of module 'frame_read_write' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:365]
WARNING: [Synth 8-689] width (32) of port connection 'write_len' does not match port width (25) of module 'frame_read_write' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:385]
INFO: [Synth 8-638] synthesizing module 'ddr3' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr3' (31#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/realtime/ddr3_stub.v:5]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (30) of module 'ddr3' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:421]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (30) of module 'ddr3' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:444]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'ddr3' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:448]
WARNING: [Synth 8-350] instance 'u_ddr3' of module 'ddr3' requires 66 connections, but only 65 given [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:389]
INFO: [Synth 8-638] synthesizing module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:39]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:350]
WARNING: [Synth 8-6014] Unused sequential element reg_w_stb_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:179]
WARNING: [Synth 8-6014] Unused sequential element reg_wr_status_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:180]
WARNING: [Synth 8-6014] Unused sequential element reg_w_count_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:181]
WARNING: [Synth 8-6014] Unused sequential element reg_r_count_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:182]
WARNING: [Synth 8-6014] Unused sequential element wr_chkdata_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:183]
WARNING: [Synth 8-6014] Unused sequential element rd_chkdata_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:184]
WARNING: [Synth 8-6014] Unused sequential element resp_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:185]
WARNING: [Synth 8-5788] Register reg_r_last_reg in module aq_axi_master is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:370]
INFO: [Synth 8-256] done synthesizing module 'aq_axi_master' (32#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/aq_axi_master.v:39]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_AWID' does not match port width (1) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:470]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_AWADDR' does not match port width (32) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:471]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_BID' does not match port width (1) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_ARID' does not match port width (1) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:493]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_ARADDR' does not match port width (32) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:494]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_RID' does not match port width (1) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:505]
WARNING: [Synth 8-689] width (28) of port connection 'WR_ADRS' does not match port width (32) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:514]
WARNING: [Synth 8-689] width (13) of port connection 'WR_LEN' does not match port width (32) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:515]
WARNING: [Synth 8-689] width (28) of port connection 'RD_ADRS' does not match port width (32) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:523]
WARNING: [Synth 8-689] width (13) of port connection 'RD_LEN' does not match port width (32) of module 'aq_axi_master' [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:524]
WARNING: [Synth 8-3848] Net e1_txer in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:55]
WARNING: [Synth 8-3848] Net e2_txen in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:68]
WARNING: [Synth 8-3848] Net e2_txer in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:69]
WARNING: [Synth 8-3848] Net e2_txd in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:70]
WARNING: [Synth 8-3848] Net e3_txen in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:82]
WARNING: [Synth 8-3848] Net e3_txer in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:83]
WARNING: [Synth 8-3848] Net e3_txd in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:84]
WARNING: [Synth 8-3848] Net e4_txen in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:95]
WARNING: [Synth 8-3848] Net e4_txer in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:96]
WARNING: [Synth 8-3848] Net e4_txd in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:97]
WARNING: [Synth 8-3848] Net s00_axi_buser in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:174]
WARNING: [Synth 8-3848] Net s00_axi_ruser in module/entity top does not have driver. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:195]
INFO: [Synth 8-256] done synthesizing module 'top' (33#1) [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/top.v:30]
WARNING: [Synth 8-3917] design top has port e1_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port e2_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port e3_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port e4_reset driven by constant 1
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design ad7606_if has unconnected port first_data
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design udp_tx has unconnected port udp_ram_data_req
WARNING: [Synth 8-3331] design udp_tx has unconnected port udp_tx_end
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[31]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[30]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[29]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[28]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[27]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[26]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[25]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[24]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[23]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[22]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[21]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[20]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[19]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[18]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[17]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[16]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[15]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[14]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[13]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[12]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[11]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[10]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[9]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[8]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[7]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[6]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[5]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[4]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[3]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[2]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[1]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[0]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[31]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[30]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[29]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[28]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[27]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[26]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[25]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[24]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[23]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[22]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[21]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[20]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[19]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[18]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[17]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[16]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[15]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[14]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[13]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[12]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[11]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[10]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[9]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[8]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[7]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[6]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[5]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[4]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[3]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[2]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[1]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[0]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[7]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[6]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[5]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[4]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[3]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[2]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[1]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[0]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_en
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design eth_top has unconnected port fifo_data_count[11]
WARNING: [Synth 8-3331] design top has unconnected port e1_txer
WARNING: [Synth 8-3331] design top has unconnected port e2_txen
WARNING: [Synth 8-3331] design top has unconnected port e2_txer
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[7]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[6]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[5]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[4]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[3]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[2]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[1]
WARNING: [Synth 8-3331] design top has unconnected port e2_txd[0]
WARNING: [Synth 8-3331] design top has unconnected port e3_txen
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 511.402 ; gain = 174.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[7] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[6] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[5] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[4] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[3] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[2] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[1] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_data[0] to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
WARNING: [Synth 8-3295] tying undriven pin mac_inst:ram_wr_en to constant 0 [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_top.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 511.402 ; gain = 174.801
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc] for cell 'u_ddr3'
Finished Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc] for cell 'u_ddr3'
Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp6/sys_pll_in_context.xdc] for cell 'sys_pll_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp6/sys_pll_in_context.xdc] for cell 'sys_pll_m0'
Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp7/adc_pll_in_context.xdc] for cell 'adc_pll_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp7/adc_pll_in_context.xdc] for cell 'adc_pll_m0'
Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp8/afifo_16i_64o_512_in_context.xdc] for cell 'frame_read_write_m0/write_buf'
Finished Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp8/afifo_16i_64o_512_in_context.xdc] for cell 'frame_read_write_m0/write_buf'
Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp9/afifo_64i_16o_128_in_context.xdc] for cell 'frame_read_write_m0/read_buf'
Finished Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp9/afifo_64i_16o_128_in_context.xdc] for cell 'frame_read_write_m0/read_buf'
Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/constrs_1/new/adc_ethernet.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/constrs_1/new/adc_ethernet.xdc:26]
Finished Parsing XDC File [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/constrs_1/new/adc_ethernet.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/constrs_1/new/adc_ethernet.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 880.117 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'frame_read_write_m0/read_buf' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 880.117 ; gain = 543.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 880.117 ; gain = 543.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/.Xil/Vivado-2840-PC-201805041311/dcp5/ddr3_in_context.xdc, line 143).
Applied set_property DONT_TOUCH = true for adc_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_read_write_m0/read_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_read_write_m0/write_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ddr3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 880.117 ; gain = 543.516
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "send_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_send_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx.v:199]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_mode.v:85]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_destination_ip_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/arp_tx.v:150]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/arp_tx.v:192]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx.v:199]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx_mode.v:92]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rec_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:228]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:327]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_total_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/ip_rx.v:182]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_total_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_rec_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "verify_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/udp_rx.v:182]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/arp_rx.v:126]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_rx_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reply_checkout_buf" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:242]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'eth_cmd'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_argu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_num" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:184]
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ad_data_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_reply_ack" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_ctrl.v:332]
WARNING: [Synth 8-6014] Unused sequential element udp_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_ctrl.v:341]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad7606_if'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ad_data_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad_convstab" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad_rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rst_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:78]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad7606_sample'
INFO: [Synth 8-5545] ROM "wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ad_sample_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_sample.v:65]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'frame_fifo_write'
INFO: [Synth 8-5544] ROM "write_len_latch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_req_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_req_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "WR_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_w_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_r_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 AD_CONV |                             0001 |                             0001
                  Wait_1 |                             0010 |                             0010
               Wait_busy |                             0011 |                             0011
                READ_CH1 |                             0100 |                             0100
                READ_CH2 |                             0101 |                             0101
                READ_CH3 |                             0110 |                             0110
                READ_CH4 |                             0111 |                             0111
                READ_CH5 |                             1000 |                             1000
                READ_CH6 |                             1001 |                             1001
                READ_CH7 |                             1010 |                             1010
                READ_CH8 |                             1011 |                             1011
               READ_DONE |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ad7606_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_REQ |                              001 |                              001
              S_ACK_WAIT |                              010 |                              010
                S_SAMPLE |                              011 |                              011
                  S_WAIT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ad7606_sample'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_ACK |                              001 |                             0001
            S_CHECK_FIFO |                              010 |                             0010
           S_WRITE_BURST |                              011 |                             0011
       S_WRITE_BURST_END |                              100 |                             0100
                   S_END |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'frame_fifo_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                              000 |                              000
               S_WA_WAIT |                              001 |                              001
              S_WA_START |                              010 |                              010
               S_WD_WAIT |                              011 |                              011
               S_WD_PROC |                              100 |                              100
               S_WR_WAIT |                              101 |                              101
               S_WR_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                              000 |                              000
               S_RA_WAIT |                              001 |                              001
              S_RA_START |                              010 |                              010
               S_RD_WAIT |                              011 |                              011
               S_RD_PROC |                              100 |                              100
               S_RD_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 880.117 ; gain = 543.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 27    
	   2 Input     25 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 17    
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 14    
	  10 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 7     
	               32 Bit    Registers := 42    
	               25 Bit    Registers := 10    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 33    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 92    
+---Multipliers : 
	                11x25  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 17    
	   7 Input     48 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 41    
	   4 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	  14 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 4     
	   6 Input     25 Bit        Muxes := 2     
	   8 Input     25 Bit        Muxes := 2     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 22    
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 40    
	   3 Input      8 Bit        Muxes := 3     
	  43 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 19    
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 87    
	   3 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eth_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mac_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module eth_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ad7606_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	  13 Input      6 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 16    
Module ad7606_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module frame_fifo_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   6 Input     25 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
Module frame_fifo_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                11x25  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   8 Input     25 Bit        Muxes := 2     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 10    
Module aq_axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx.v:199]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/mac_tx_mode.v:85]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/arp_tx.v:150]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/arp_tx.v:192]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx.v:199]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/tx/ip_tx_mode.v:92]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:228]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/mac_rx.v:327]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/ip_rx.v:182]
INFO: [Synth 8-5546] ROM "udp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "verify_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_rec_data_length" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/udp_rx.v:182]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/rx/arp_rx.v:126]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_rx_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/icmp_reply.v:242]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/eth_cmd.v:184]
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_ctrl.v:332]
WARNING: [Synth 8-6014] Unused sequential element udp_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/mac/mac_ctrl.v:341]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch2_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:96]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch3_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:97]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch4_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:98]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch5_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:99]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch6_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:100]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch7_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:101]
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/ad_ch8_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:102]
INFO: [Synth 8-5545] ROM "ad7606_sample_m0/wait_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ad7606_if_m0/rst_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_if.v:78]
WARNING: [Synth 8-6014] Unused sequential element ad7606_sample_m0/sample_cnt_reg was removed.  [D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.srcs/sources_1/ad/ad7606_sample.v:65]
WARNING: [Synth 8-3917] design top has port ad7606_os[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port ad7606_os[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port ad7606_os[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port e1_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port e2_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port e3_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port e4_reset driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM udp_receive_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM icmp0/icmp_receive_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM udp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icmp0/icmp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0_reg[0]' (FDC) to 'frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0_reg[1]' (FDC) to 'frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[2] )
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1_reg[0]' (FDC) to 'frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1_reg[1]' (FDC) to 'frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_write_m0/frame_fifo_read_m0/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[0]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[1]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[2]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[3]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[4]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[5]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[7]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[8]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_aq_axi_master/reg_rd_len_reg[3]' (FDCE) to 'u_aq_axi_master/reg_rd_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_aq_axi_master/reg_rd_len_reg[4]' (FDCE) to 'u_aq_axi_master/reg_rd_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_aq_axi_master/reg_rd_len_reg[5]' (FDCE) to 'u_aq_axi_master/reg_rd_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_aq_axi_master/reg_rd_len_reg[6]' (FDCE) to 'u_aq_axi_master/reg_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_aq_axi_master/reg_rd_len_reg[7]' (FDCE) to 'u_aq_axi_master/reg_rd_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_aq_axi_master/reg_rd_len_reg[9]' (FDCE) to 'u_aq_axi_master/reg_rd_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/state_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_len_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_len_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_len_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_adrs_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_adrs_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_adrs_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_adrs_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_wr_adrs_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_len_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_len_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_len_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_aq_axi_master/reg_rd_adrs_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[2]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'eth_top_inst/mac_inst/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[17]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[18]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[19]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[20]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[21]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[22]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[23]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[24]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[25]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[26]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[27]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[28]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[29]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[30]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/reply_check_out_reg[31]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[30]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[31]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[29]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[28]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[27]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[26]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[25]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[24]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[23]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[22]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[21]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[20]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[19]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/check_out_reg[18]' (FDCE) to 'eth_top_inst/mac_inst/icmp0/check_out_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_top_inst/mac_inst /\icmp0/check_out_reg[17] )
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ip0/check_out_reg[17]' (FDCE) to 'eth_top_inst/mac_inst/mac_tx0/ip0/check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ip0/check_out_reg[18]' (FDCE) to 'eth_top_inst/mac_inst/mac_tx0/ip0/check_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_top_inst/mac_inst /\mac_tx0/ip0/check_out_reg[19] )
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[8]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\eth_top_inst/mac_inst /\mac_tx0/ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[9]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ipmode/ip_send_type_reg[1]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[2]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[10]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ipmode/ip_send_type_reg[2]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[3]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[11]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ipmode/ip_send_type_reg[3]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[4]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[12]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[5]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[13]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ipmode/ip_send_type_reg[5]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[6]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[14]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ipmode/ip_send_type_reg[6]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[7]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/arp_tx0/op_reg[15]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/ipmode/ip_send_type_reg[7]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_top_inst/mac_inst /\icmp0/state_reg[6] )
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/mac0/send_state_reg[0]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[4]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[3]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[2]' (FDC) to 'eth_top_inst/mac_inst/mac_tx0/udp0/state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_top_inst/mac_inst /\mac_tx0/udp0/state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[7]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[6]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[5]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[3]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[2]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checksum_tmp2_reg[1]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[19]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[18]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[17]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/checkout_buf_reg[16]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ip0/check_out_reg[19]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/ipmode/ip_send_type_reg[0]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_tx0/udp0/state_reg[1]) is unused and will be removed from module mac_top.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[47]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[46]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[45]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[44]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[43]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[42]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[41]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[40]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[39]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[38]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[37]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[36]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[35]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[34]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[33]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[32]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[31]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[30]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[29]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[28]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[27]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[26]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[25]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[24]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[23]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[22]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[21]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[20]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[19]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[18]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[17]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[16]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[15]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[14]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[13]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[12]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[11]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[10]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[9]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[8]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[7]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[6]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[5]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[4]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[3]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[2]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[1]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[0]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[31]) is unused and will be removed from module ip_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[30]) is unused and will be removed from module ip_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[29]) is unused and will be removed from module ip_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[28]) is unused and will be removed from module ip_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[27]) is unused and will be removed from module ip_rx.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[0]' (FDC) to 'frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_write_m0/frame_fifo_read_m0/wait_time_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 880.117 ; gain = 543.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram:                 | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dpram__parameterized0: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3/ui_clk' to pin 'u_ddr3/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_pll_m0/clk_out1' to pin 'sys_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'sys_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_pll_m0/clk_out1' to pin 'adc_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'adc_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 905.395 ; gain = 568.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 932.242 ; gain = 595.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram:                 | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dpram__parameterized0: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[0]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[1]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[2]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[2]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[3]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[4]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[5]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[6]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/icmp0/icmp_rx_data_d0_reg[7]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[0]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[1]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[2]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[2]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[3]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[4]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[5]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[6]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'eth_top_inst/mac_inst/mac_rx0/ip0/ip_rx_data_d0_reg[7]' (FDC) to 'eth_top_inst/mac_inst/mac_rx0/udp0/udp_rx_data_d0_reg[7]'
INFO: [Synth 8-4480] The timing for the instance eth_top_inst/mac_inst/mac_rx0/udp0/udp_receive_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance eth_top_inst/mac_inst/icmp0/icmp_receive_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |sys_pll           |         1|
|2     |adc_pll           |         1|
|3     |ddr3              |         1|
|4     |afifo_16i_64o_512 |         1|
|5     |afifo_64i_16o_128 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |adc_pll           |     1|
|2     |afifo_16i_64o_512 |     1|
|3     |afifo_64i_16o_128 |     1|
|4     |ddr3              |     1|
|5     |sys_pll           |     1|
|6     |BUFG              |     1|
|7     |CARRY4            |   499|
|8     |LUT1              |   260|
|9     |LUT2              |  1087|
|10    |LUT3              |   462|
|11    |LUT4              |   667|
|12    |LUT5              |   693|
|13    |LUT6              |   934|
|14    |MUXF7             |    20|
|15    |RAMB18E1          |     1|
|16    |RAMB18E1_1        |     1|
|17    |FDCE              |  2994|
|18    |FDPE              |   256|
|19    |FDRE              |    28|
|20    |FDSE              |     3|
|21    |IBUF              |    30|
|22    |IBUFDS            |     1|
|23    |OBUF              |    24|
|24    |OBUFT             |    35|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |  8252|
|2     |  ad7606_if_m0            |ad7606_if             |   103|
|3     |  ad7606_sample_m0        |ad7606_sample         |   202|
|4     |  eth_top_inst            |eth_top               |  6344|
|5     |    mac_inst              |mac_top               |  5378|
|6     |      cache0              |arp_cache             |   276|
|7     |      icmp0               |icmp_reply            |   887|
|8     |        icmp_receive_ram  |dpram__parameterized0 |     9|
|9     |      mac_rx0             |mac_rx_top            |  2329|
|10    |        c0                |crc_0                 |    69|
|11    |        arp0              |arp_rx                |   284|
|12    |        ip0               |ip_rx                 |   596|
|13    |        mac0              |mac_rx                |   582|
|14    |        udp0              |udp_rx                |   797|
|15    |          udp_receive_ram |dpram                 |     1|
|16    |      mac_tx0             |mac_tx_top            |  1886|
|17    |        c0                |crc                   |    69|
|18    |        arp_tx0           |arp_tx                |   336|
|19    |        ip0               |ip_tx                 |   783|
|20    |        ipmode            |ip_tx_mode            |   143|
|21    |        mac0              |mac_tx                |   181|
|22    |        mode0             |mac_tx_mode           |    80|
|23    |        udp0              |udp_tx                |   294|
|24    |    cmd_inst              |eth_cmd               |   440|
|25    |    ctrl_inst             |mac_ctrl              |   476|
|26    |  frame_read_write_m0     |frame_read_write      |   923|
|27    |    frame_fifo_write_m0   |frame_fifo_write      |   317|
|28    |    frame_fifo_read_m0    |frame_fifo_read       |   476|
|29    |  u_aq_axi_master         |aq_axi_master         |   449|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 972.887 ; gain = 636.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 404 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 972.887 ; gain = 267.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 972.887 ; gain = 636.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
411 Infos, 322 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 972.887 ; gain = 636.285
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7101/demo/adc_ethernet/17_ad7606_ethernet/adc_ethernet.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 972.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  9 19:52:30 2018...
