<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=32&duration=2800&pause=2000&color=A855F7&center=true&vCenter=true&width=940&lines=Hi+%F0%9F%91%8B%2C+I'm+Nakka+Jayavardhan;ASIC+Design+Verification+Engineer;Electronics+%26+Communication+Engineer" alt="Typing SVG" />
</div>

<div align="center">
  <img src="https://komarev.com/ghpvc/?username=Jayavardhan-016&label=Profile%20Views&color=blueviolet&style=for-the-badge" alt="Profile Views" />
</div>

---

## ğŸš€ Professional Summary

**Electronics Engineer** specializing in **ASIC Design Verification** with practical experience in RTL design, hardware debugging, and functional verification. Proficient in building reusable, class-based testbench architectures in SystemVerilog to verify complex digital logic. Passionate about ensuring **first-pass silicon success** by rigorously identifying and isolating functional bugs.

---

## ğŸ’¼ Current Status

ğŸ”­ **Currently Working On:** Advanced VLSI Design & Verification Projects  
ğŸŒ± **Currently Learning:** UVM Testbench Architecture, Advanced SystemVerilog, ASIC Verification Flow  
ğŸ‘¯ **Looking to Collaborate On:** Open-source VLSI/RTL Projects, Hardware Verification Challenges  
ğŸ’¬ **Ask Me About:** SystemVerilog, UVM, RTL Design, ASIC Verification, Embedded Systems  
âš¡ **Fun Fact:** I designed a custom 32-bit processor with its own assembler!

---

## ğŸ› ï¸ Technical Skills

### Verification & Hardware Design
<p align="left">
  <img src="https://img.shields.io/badge/SystemVerilog-FF6C37?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/Verilog-00979D?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/UVM-4B0082?style=for-the-badge&logo=verification&logoColor=white" />
  <img src="https://img.shields.io/badge/RTL_Design-FF6B6B?style=for-the-badge&logo=chip&logoColor=white" />
  <img src="https://img.shields.io/badge/CMOS-8B5CF6?style=for-the-badge&logo=semiconductor&logoColor=white" />
  <img src="https://img.shields.io/badge/STA-10B981?style=for-the-badge&logo=timing&logoColor=white" />
  <img src="https://img.shields.io/badge/DFT-F59E0B?style=for-the-badge&logo=test&logoColor=white" />
</p>

### Bus Protocols
<p align="left">
  <img src="https://img.shields.io/badge/AMBA_APB-0078D4?style=for-the-badge&logo=arm&logoColor=white" />
  <img src="https://img.shields.io/badge/AXI-E34F26?style=for-the-badge&logo=arm&logoColor=white" />
  <img src="https://img.shields.io/badge/I2C-003B57?style=for-the-badge&logo=i2c&logoColor=white" />
  <img src="https://img.shields.io/badge/SPI-DD0031?style=for-the-badge&logo=spi&logoColor=white" />
  <img src="https://img.shields.io/badge/UART-5C2D91?style=for-the-badge&logo=serial&logoColor=white" />
  <img src="https://img.shields.io/badge/PCIe-316192?style=for-the-badge&logo=pci&logoColor=white" />
</p>

### Programming Languages
<p align="left">
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/Assembly-654FF0?style=for-the-badge&logo=assemblyscript&logoColor=white" />
</p>

### EDA Tools & Platforms
<p align="left">
  <img src="https://img.shields.io/badge/Cadence_Xcelium-D32F2F?style=for-the-badge&logo=cadence&logoColor=white" />
  <img src="https://img.shields.io/badge/Cadence_Genus-FF6F00?style=for-the-badge&logo=cadence&logoColor=white" />
  <img src="https://img.shields.io/badge/Cadence_Virtuoso-1976D2?style=for-the-badge&logo=cadence&logoColor=white" />
  <img src="https://img.shields.io/badge/Siemens_Questa-009688?style=for-the-badge&logo=siemens&logoColor=white" />
  <img src="https://img.shields.io/badge/ModelSim-5C2D91?style=for-the-badge&logo=intel&logoColor=white" />
  <img src="https://img.shields.io/badge/Xilinx_Vivado-E8511D?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" />
  <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" />
  <img src="https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white" />
</p>

---

## ğŸ“ Education

ğŸ“ **B.Tech in Electronics and Communication Engineering**  
ğŸ“ Aditya College of Engineering and Technology, JNTUK (2023 - Present)  
ğŸ“Š CGPA: 7.2

ğŸ“œ **Diploma in Electronics and Communication Engineering**  
ğŸ“ Sai Ganapathi Polytechnic College (2020 - 2023)  
ğŸ“Š Percentage: 73%

ğŸ« **SSC**  
ğŸ“ Sri Gurudatta Public School (2020)  
ğŸ“Š GPA: 8.8

---

## ğŸ’¼ Experience

### ğŸ”¹ VLSI Intern | Training Technical Hub Pvt. Ltd.
**May 2024 - Present**
- Developed and verified key RTL modules in Verilog/SystemVerilog (FIFO, ALU, sequence detectors)
- Engineered and debugged low-level firmware for 8086/8051 microcontrollers
- Analyzed design constraints (STA) and RTL-to-hardware workflow for FPGA architectures

### ğŸ”¹ Embedded Systems Intern | Bharat Heavy Electricals Limited (BHEL)
**Dec 2022 - Jun 2023**
- Developed robust code in Python and C for hardware control applications
- Designed IoT prototypes integrating microcontrollers with sensors
- Full-cycle development: design, coding, debugging, and system testing

---

## ğŸš€ Featured Projects

### ğŸ”¸ [SRAM Design & Verification (RTL-to-Synthesis)](https://github.com/Jayavardhan-016/SRAM)
**Technologies:** SystemVerilog, Verilog, Cadence Genus, Xilinx Tools
- Designed and verified a parameterizable 8Ã—8 SRAM module from RTL to synthesized gate-level netlist
- Developed complete SystemVerilog testbench with transaction-level communication via mailboxes
- Achieved 100 MHz frequency with positive slack, optimizing for low power (156 ÂµW)

### ğŸ”¸ [TASNova: Custom 32-bit Processor & Assembler](https://github.com/Jayavardhan-016/TASNova-A-Custom-32-bit-Processor-Assembler-)
**Technologies:** SystemVerilog, RTL Design, ModelSim
- Engineered a configurable assembler adaptable to custom instruction sets
- Designed and simulated 32-bit processor with custom instruction-to-machine-code conversion
- Key modules: Assembler, Instruction Decoder, Register File, ALU, Processor Core

### ğŸ”¸ Ultrasonic Smart Railway Track Safety System
**Technologies:** Embedded C, Arduino, IoT, Ultrasonic Sensors
- Designed autonomous crack detection system for railway tracks using ultrasonic sensing
- Low-latency logic in Embedded C for rapid response
- IoT-based alerts for early fault detection and automated communication

---

## ğŸ† Certifications

ğŸ“œ **Cadence VLSI Certifications**
- Semiconductor 101
- Digital IC Design
- Verilog & SystemVerilog
- Front End Verification

ğŸ“œ **Digital Logic and Circuit Simulation** - INI  
ğŸ“œ **Microprocessor Interfacing and Applications** - NPTEL  
ğŸ“œ **Python Programming** - GeeksforGeeks

---

## ğŸ… Achievements

ğŸ¥‡ **Winner** - ISHIP1 Innovation Challenge (Aug 2024)  
ğŸ¥‡ **Winner** - Embedded Bootcamp by RTech (Aug 2024)  
ğŸ¥ˆ **2nd Prize** - Tech Fest, Sai Ganapathi College (May 2023)  
ğŸ¤ **Presenter** - Solvaton Startup Expo (Feb 2024)

---

## ğŸ“Š GitHub Stats

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Jayavardhan-016&show_icons=true&theme=radical&hide_border=true&bg_color=0D1117&title_color=A855F7&icon_color=A855F7&text_color=FFFFFF" alt="GitHub Stats" height="170" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Jayavardhan-016&layout=compact&theme=radical&hide_border=true&bg_color=0D1117&title_color=A855F7&text_color=FFFFFF" alt="Top Languages" height="170" />
</div>

<div align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Jayavardhan-016&theme=radical&hide_border=true&background=0D1117&stroke=A855F7&ring=A855F7&fire=FF6C37&currStreakLabel=FFFFFF" alt="GitHub Streak" />
</div>

<div align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=Jayavardhan-016&theme=radical&no-frame=true&no-bg=true&margin-w=4&column=7" alt="GitHub Trophies" />
</div>

---

## ğŸ¤ Connect With Me

<div align="center">
  <a href="https://www.linkedin.com/in/jayavardhan-016" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" />
  </a>
  <a href="mailto:vardhanjaya988@gmail.com">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
  </a>
  <a href="https://github.com/Jayavardhan-016" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" />
  </a>
</div>

<div align="center">
  <p>
    <strong>ğŸ“§ Email:</strong> vardhanjaya988@gmail.com<br/>
    <strong>ğŸ“± Phone:</strong> +91 9014240035<br/>
    <strong>ğŸ“ Location:</strong> Vizianagaram, Andhra Pradesh, India
  </p>
</div>

---

## ğŸ¯ Soft Skills

âœ¨ Strong Problem-Solver  
âš¡ Quick to Learn New Technologies  
ğŸ’¬ Effective Communicator  
ğŸ¤ Motivated Team Player

---

<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=22&duration=3000&pause=1000&color=A855F7&center=true&vCenter=true&width=600&lines=Thanks+for+visiting!+%F0%9F%91%8B;Let's+build+something+amazing!+%F0%9F%9A%80;Open+to+collaborations!+%F0%9F%A4%9D" alt="Footer Typing SVG" />
</div>

<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorList=12&height=100&section=footer" />
</div>
