Analysis & Synthesis report for Nios2Core2
Fri Nov 06 11:16:38 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_next
 12. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_state
 13. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|i_next
 14. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|i_state
 15. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_od41:auto_generated
 23. Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 25. Source assignments for cpu2core:inst|cpu2core_sdram:sdram
 26. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux
 27. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 28. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux
 29. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001
 30. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 31. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 32. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 33. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005
 34. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006
 35. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller
 36. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_epcs:epcs
 41. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom
 42. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo
 43. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo
 44. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator
 45. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator
 46. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 47. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 48. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator
 49. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator
 50. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 51. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator
 52. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator
 53. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent
 54. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent
 55. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 56. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 57. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 58. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 59. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent
 62. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent
 65. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 68. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 71. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent
 72. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent
 75. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_003|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_005|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_007|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_008|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter
 87. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
 88. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 89. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 96. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 97. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
100. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
102. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller
103. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
104. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001
106. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
107. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
108. Parameter Settings for User Entity Instance: Core2PLL:PLL|altpll:altpll_component
109. altsyncram Parameter Settings by Entity Instance
110. scfifo Parameter Settings by Entity Instance
111. altpll Parameter Settings by Entity Instance
112. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
113. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_001"
114. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
115. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller"
116. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
117. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
118. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
119. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
120. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
121. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
122. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode"
123. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode"
124. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode"
125. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode"
126. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode"
127. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo"
128. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent"
129. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo"
130. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent"
131. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
132. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
133. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
134. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo"
135. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent"
136. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo"
137. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent"
138. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
139. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
140. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
141. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
142. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent"
143. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent"
144. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator"
145. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator"
146. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
147. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator"
148. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator"
149. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
150. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
151. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator"
152. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator"
153. Port Connectivity Checks: "cpu2core:inst|cpu2core_sdram:sdram|cpu2core_sdram_input_efifo_module:the_cpu2core_sdram_input_efifo_module"
154. Port Connectivity Checks: "cpu2core:inst|cpu2core_jtag_uart:jtag_uart"
155. Port Connectivity Checks: "cpu2core:inst|cpu2core_epcs:epcs"
156. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu"
157. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu0:cpu0"
158. Post-Synthesis Netlist Statistics for Top Partition
159. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
160. Elapsed Time Per Partition
161. Analysis & Synthesis Messages
162. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 06 11:16:38 2015       ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                      ; Nios2Core2                                  ;
; Top-level Entity Name              ; Nios2Core2                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,356                                       ;
;     Total combinational functions  ; 3,414                                       ;
;     Dedicated logic registers      ; 2,624                                       ;
; Total registers                    ; 2624                                        ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 55,680                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; Nios2Core2         ; Nios2Core2         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; Core2PLL.v                                                                                                      ; yes             ; User Wizard-Generated File                   ; E:/MyProject/My_project/Altera/Niso2Core2/Core2PLL.v                                                            ;             ;
; qsys/Nios2Core2.bdf                                                                                             ; yes             ; User Block Diagram/Schematic File            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf                                                   ;             ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/cpu2core.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/cpu2core.v                                             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v                     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv                 ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_adapter.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_adapter.sv              ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_adapter_uncmpr.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_adapter_uncmpr.sv       ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv         ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv               ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_translator.sv          ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv                ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv           ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_traffic_limiter.sv            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_traffic_limiter.sv            ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_width_adapter.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_width_adapter.sv              ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.v                   ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v                 ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0.v                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0.v                             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu.v                         ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_sysclk.v      ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_sysclk.v      ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_tck.v         ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_tck.v         ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_wrapper.v     ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_wrapper.v     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_mult_cell.v               ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_mult_cell.v               ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_oci_test_bench.v          ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_oci_test_bench.v          ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_test_bench.v              ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_test_bench.v              ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_epcs.v                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_epcs.v                             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_epcs_boot_rom.hex                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_epcs_boot_rom.hex                  ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv                      ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v                        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v                ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v                ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_001.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_001.sv ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv       ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux_002.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux_002.sv   ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux_002.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux_002.sv ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv       ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_001.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_001.sv   ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_pio0.v                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_pio0.v                             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_sdram.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_sdram.v                            ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_sysid.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_sysid.v                            ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_timer0.v                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_timer0.v                           ; cpu2core    ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; aglobal141.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                     ;             ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_cjd1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_cjd1.tdf                                                ;             ;
; db/altsyncram_9ad1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_9ad1.tdf                                                ;             ;
; db/altsyncram_97d1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_97d1.tdf                                                ;             ;
; db/altsyncram_fic1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_fic1.tdf                                                ;             ;
; altera_mult_add.tdf                                                                                             ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                ;             ;
; db/altera_mult_add_vkp2.v                                                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altera_mult_add_vkp2.v                                             ;             ;
; altera_mult_add_rtl.v                                                                                           ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                              ;             ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;             ;
; db/altsyncram_4a31.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_4a31.tdf                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                           ;             ;
; sld_jtag_endpoint_adapter.sv                                                                                    ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                       ;             ;
; db/altsyncram_od41.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_od41.tdf                                                ;             ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf                                         ;             ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc                                      ;             ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;             ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;             ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc                                       ;             ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;             ;
; db/scfifo_jr21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/scfifo_jr21.tdf                                                    ;             ;
; db/a_dpfifo_q131.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_q131.tdf                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/a_fefifo_7cf.tdf                                                   ;             ;
; db/cntr_337.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_337.tdf                                                       ;             ;
; db/dpram_nl21.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/dpram_nl21.tdf                                                     ;             ;
; db/altsyncram_r1m1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_r1m1.tdf                                                ;             ;
; db/cntr_1ob.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_1ob.tdf                                                       ;             ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                ;             ;
; altera_sld_agent_endpoint.vhd                                                                                   ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                      ;             ;
; altera_fabric_endpoint.vhd                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                         ;             ;
; altpll.tdf                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                                         ;             ;
; stratix_pll.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;             ;
; stratixii_pll.inc                                                                                               ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;             ;
; cycloneii_pll.inc                                                                                               ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;             ;
; db/core2pll_altpll.v                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v                                                  ;             ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; work        ;
; db/ip/sld678592ff/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/alt_sld_fab.v                                       ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; lpm_mult.tdf                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;             ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; multcore.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/multcore.inc                                       ;             ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mult_jp01.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/mult_jp01.tdf                                                      ;             ;
; db/mult_j011.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/mult_j011.tdf                                                      ;             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,356                                                                                ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 3414                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 1842                                                                                 ;
;     -- 3 input functions                    ; 994                                                                                  ;
;     -- <=2 input functions                  ; 578                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 3166                                                                                 ;
;     -- arithmetic mode                      ; 248                                                                                  ;
;                                             ;                                                                                      ;
; Total registers                             ; 2624                                                                                 ;
;     -- Dedicated logic registers            ; 2624                                                                                 ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 47                                                                                   ;
; Total memory bits                           ; 55680                                                                                ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; Core2PLL:PLL|altpll:altpll_component|Core2PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2658                                                                                 ;
; Total fan-out                               ; 24409                                                                                ;
; Average fan-out                             ; 3.83                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Nios2Core2                                                                                         ; 3414 (1)          ; 2624 (0)     ; 55680       ; 6            ; 0       ; 3         ; 47   ; 0            ; |Nios2Core2                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Core2PLL:PLL|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|Core2PLL:PLL                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|Core2PLL:PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; work         ;
;          |Core2PLL_altpll:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|Core2PLL:PLL|altpll:altpll_component|Core2PLL_altpll:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;    |cpu2core:inst|                                                                                  ; 3273 (0)          ; 2541 (0)     ; 55680       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst                                                                                                                                                                                                                                                                                                                         ; cpu2core     ;
;       |altera_reset_controller:rst_controller_001|                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                              ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; cpu2core     ;
;       |altera_reset_controller:rst_controller|                                                      ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                  ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                   ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                       ; cpu2core     ;
;       |cpu2core_cpu0:cpu0|                                                                          ; 1820 (0)          ; 1442 (0)     ; 46464       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0                                                                                                                                                                                                                                                                                                      ; cpu2core     ;
;          |cpu2core_cpu0_cpu:cpu|                                                                    ; 1820 (1524)       ; 1442 (1106)  ; 46464       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu                                                                                                                                                                                                                                                                                ; cpu2core     ;
;             |cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht                                                                                                                                                                                                                             ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                    ; work         ;
;             |cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|                            ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data                                                                                                                                                                                                                     ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                  ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                            ; work         ;
;             |cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|                              ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag                                                                                                                                                                                                                       ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                             ; work         ;
;                   |altsyncram_9ad1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                              ; work         ;
;             |cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|                           ; 0 (0)             ; 64 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell                                                                                                                                                                                                                    ; cpu2core     ;
;                |altera_mult_add:the_altmult_add_p1|                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                             ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                             ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                  ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0         ; work         ;
;                            |lpm_mult:Mult0|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                               |mult_jp01:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                   ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                             ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                  ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0         ; work         ;
;                            |lpm_mult:Mult0|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                               |mult_j011:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                   ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                             ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                  ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0         ; work         ;
;                            |lpm_mult:Mult0|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                               |mult_j011:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                   ; work         ;
;             |cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|                           ; 294 (37)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci                                                                                                                                                                                                                    ; cpu2core     ;
;                |cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|    ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper                                                                                                                                    ; cpu2core     ;
;                   |cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|   ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk                                                      ; cpu2core     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|         ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck                                                            ; cpu2core     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy                                                                           ; work         ;
;                |cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|          ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg                                                                                                                                          ; cpu2core     ;
;                |cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break|            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break                                                                                                                                            ; cpu2core     ;
;                |cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|            ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug                                                                                                                                            ; cpu2core     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                        ; work         ;
;                |cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|                  ; 115 (115)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem                                                                                                                                                  ; cpu2core     ;
;                   |cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram                                                                           ; cpu2core     ;
;                      |altsyncram:the_altsyncram|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_4a31:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work         ;
;             |cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a                                                                                                                                                                                                     ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                            ; work         ;
;             |cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b|            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b                                                                                                                                                                                                     ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                            ; work         ;
;       |cpu2core_epcs:epcs|                                                                          ; 142 (33)          ; 115 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs                                                                                                                                                                                                                                                                                                      ; cpu2core     ;
;          |altsyncram:the_boot_copier_rom|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_od41:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_od41:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cpu2core_epcs_sub:the_cpu2core_epcs_sub|                                                  ; 109 (109)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub                                                                                                                                                                                                                                                              ; cpu2core     ;
;       |cpu2core_jtag_uart:jtag_uart|                                                                ; 146 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                            ; cpu2core     ;
;          |alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|                                   ; 58 (58)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                     ; work         ;
;          |cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r                                                                                                                                                                                                                                ; cpu2core     ;
;             |scfifo:rfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                   ; work         ;
;                |scfifo_jr21:auto_generated|                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                        ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                           ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                   ; work         ;
;                      |dpram_nl21:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                    ; work         ;
;          |cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w                                                                                                                                                                                                                                ; cpu2core     ;
;             |scfifo:wfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                   ; work         ;
;                |scfifo_jr21:auto_generated|                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                        ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                           ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                   ; work         ;
;                      |dpram_nl21:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                    ; work         ;
;       |cpu2core_mm_interconnect_0:mm_interconnect_0|                                                ; 753 (0)           ; 485 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                            ; cpu2core     ;
;          |altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|                                ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                  ; cpu2core     ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                              ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                ; cpu2core     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                           ; cpu2core     ;
;          |altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; cpu2core     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                          ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; cpu2core     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                            ; 75 (75)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; cpu2core     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; cpu2core     ;
;          |altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|                                           ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; cpu2core     ;
;          |altera_merlin_master_agent:cpu0_data_master_agent|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent                                                                                                                                                                                                                          ; cpu2core     ;
;          |altera_merlin_master_agent:cpu0_instruction_master_agent|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent                                                                                                                                                                                                                   ; cpu2core     ;
;          |altera_merlin_master_translator:cpu0_data_master_translator|                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator                                                                                                                                                                                                                ; cpu2core     ;
;          |altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent                                                                                                                                                                                                                       ; cpu2core     ;
;          |altera_merlin_slave_agent:pio0_s1_agent|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent                                                                                                                                                                                                                                    ; cpu2core     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                 ; 16 (8)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                   ; cpu2core     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; cpu2core     ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_merlin_slave_translator:cpu0_debug_mem_slave_translator|                           ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator                                                                                                                                                                                                             ; cpu2core     ;
;          |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                         ; 4 (4)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                           ; cpu2core     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                    ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                      ; cpu2core     ;
;          |altera_merlin_slave_translator:pio0_s1_translator|                                        ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator                                                                                                                                                                                                                          ; cpu2core     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                            ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                              ; cpu2core     ;
;          |altera_merlin_slave_translator:timer0_s1_translator|                                      ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|                            ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter                                                                                                                                                                                                              ; cpu2core     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                   ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                     ; cpu2core     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                   ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                     ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_demux:cmd_demux|                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                             ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                     ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                       ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                         ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                       ; 35 (31)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                         ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                       ; 51 (47)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                         ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_router:router|                                                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router                                                                                                                                                                                                                                   ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_router_001:router_001|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                           ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                     ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                     ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                     ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|                                               ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                 ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                       ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                         ; cpu2core     ;
;       |cpu2core_pio0:pio0|                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_pio0:pio0                                                                                                                                                                                                                                                                                                      ; cpu2core     ;
;       |cpu2core_sdram:sdram|                                                                        ; 272 (219)         ; 245 (155)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram                                                                                                                                                                                                                                                                                                    ; cpu2core     ;
;          |cpu2core_sdram_input_efifo_module:the_cpu2core_sdram_input_efifo_module|                  ; 53 (53)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|cpu2core_sdram_input_efifo_module:the_cpu2core_sdram_input_efifo_module                                                                                                                                                                                                                            ; cpu2core     ;
;       |cpu2core_timer0:timer0|                                                                      ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|cpu2core:inst|cpu2core_timer0:timer0                                                                                                                                                                                                                                                                                                  ; cpu2core     ;
;    |sld_hub:auto_hub|                                                                               ; 140 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 139 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 138 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                          ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 138 (99)          ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                             ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                     ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; None                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_od41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; cpu2core_epcs_boot_rom.hex ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name                        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                            ; IP Include File                                              ;
+--------+-------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                   ;                                                              ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                                                                                                                                                     ;                                                              ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                   ;                                                              ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                                                                                                                                                     ;                                                              ;
; N/A    ; Qsys                                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst                                                                                                                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_nios2_gen2                   ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0                                                                                                                                                                                                                                                               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu                                                                                                                                                                                                                                         ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht                                                                                                                                                                                      ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data                                                                                                                                                                              ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag                                                                                                                                                                                ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a                                                                                                                                                              ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b                                                                                                                                                              ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci                                                                                                                                                                             ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg                                                                                                   ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break                                                                                                     ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk                                                                                                       ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug                                                                                                     ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dtrace:the_cpu2core_cpu0_cpu_nios2_oci_dtrace                                                                                                   ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dtrace:the_cpu2core_cpu0_cpu_nios2_oci_dtrace|cpu2core_cpu0_cpu_nios2_oci_td_mode:cpu2core_cpu0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo                                                                                                       ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu0_cpu_nios2_oci_compute_input_tm_cnt ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_im:the_cpu2core_cpu0_cpu_nios2_oci_im                                                                                                           ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_itrace:the_cpu2core_cpu0_cpu_nios2_oci_itrace                                                                                                   ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_pib:the_cpu2core_cpu0_cpu_nios2_oci_pib                                                                                                         ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk                                                                                                       ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem                                                                                                           ;                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; Licensed     ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram                                    ;                                                              ;
; Altera ; altera_avalon_epcs_flash_controller ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs                                                                                                                                                                                                                                                               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_irq_mapper                   ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_irq_mapper:irq_mapper                                                                                                                                                                                                                                                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_jtag_uart             ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart                                                                                                                                                                                                                                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_mm_interconnect              ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                          ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_agent          ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent                                                                                                                                                                                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_translator     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator                                                                                                                                                                         ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent                                                                                                                                                                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_agent          ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent                                                                                                                                                                            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_traffic_limiter       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter                                                                                                                                                                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_translator     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                         ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                         ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent                                                                                                                                                                                             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo                                                                                                                                                                                        ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator                                                                                                                                                                                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router                                                                                                                                                                                            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_003                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_005                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_007                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router                ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_008                                                                                                                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                          ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_burst_adapter         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_width_adapter         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_width_adapter         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                              ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                 ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent                                                                                                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo                                                                                                                                                                                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator                                                                                                                                                                                 ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_pio                   ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_pio0:pio0                                                                                                                                                                                                                                                               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_reset_controller             ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_reset_controller             ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_new_sdram_controller  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram                                                                                                                                                                                                                                                             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sysid_qsys            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_sysid:sysid                                                                                                                                                                                                                                                             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_timer                 ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_timer0:timer0                                                                                                                                                                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; ALTPLL                              ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|Core2PLL:PLL                                                                                                                                                                                                                                                                                   ; Core2PLL.v                                                   ;
+--------+-------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator|av_readdata_pre[2..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6,7,10,13..17,22..24,27,29,31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_im:the_cpu2core_cpu0_cpu_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_im:the_cpu2core_cpu0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|last_dest_id[1]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                           ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                           ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                           ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                           ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                           ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                           ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                          ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                          ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                    ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][63]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                      ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                        ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..5,8,9,11,12,18..21,25,26,28]                                                                                                              ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                          ;
; cpu2core:inst|cpu2core_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                         ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|last_dest_id[2]                                                                                                                                              ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|last_channel[2]                                                                                                                                              ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|last_dest_id[0]                                                                                                                                              ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|last_channel[1]                                                                                                                                              ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent|hold_waitrequest                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|clr_break_line                                                                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent|hold_waitrequest                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|clr_break_line                                                                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|clr_break_line                                                                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|clr_break_line                                                                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                           ; Merged with cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator|waitrequest_reset_override                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator|waitrequest_reset_override                                                                                                                                             ; Merged with cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                    ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                    ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                      ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                     ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                                                    ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                              ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                               ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                        ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                        ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                              ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                   ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][103]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][103]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|slowcount[1]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_sdram:sdram|m_next~9                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_next~10                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_next~13                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_next~14                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_next~16                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_next~4                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_next~5                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_next~6                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_state~14                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_state~15                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_state~16                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize.011 ; Merged with cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize.001 ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_count[2]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 775                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                        ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                              ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                      ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                               ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                       ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                   ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                     ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                     ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                     ;                                ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                   ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                        ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                               ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                 ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                              ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break|trigbrktype                                                                                ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                 ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                   ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[31]                                                                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[30]                                                                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[10]                                                                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                  ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                              ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                             ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break|trigger_state                                                                              ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                      ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                      ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                      ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                        ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                              ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                              ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                              ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                    ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                  ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                  ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                  ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                    ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                               ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                               ; Stuck at GND                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                 ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                             ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                     ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                               ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                 ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Lost Fanouts                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][103]                                                                                                                                                  ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][103]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                 ; Stuck at VCC                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                 ; Stuck at VCC                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                 ; Stuck at VCC                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|DRsize.101 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                    ; Stuck at GND                   ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2624  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 219   ;
; Number of registers using Asynchronous Clear ; 2015  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1966  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[0]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[1]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[2]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[3]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[6]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[8]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[9]                                                                                                                                                    ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[14]                                                                                                                                                   ; 3       ;
; cpu2core:inst|cpu2core_timer0:timer0|internal_counter[15]                                                                                                                                                   ; 3       ;
; cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|epcs_slave_select_reg[0]                                                                                                           ; 2       ;
; cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|stateZero                                                                                                                          ; 1       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_cmd[1]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_cmd[3]                                                                                                                                                                 ; 1       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_cmd[2]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|m_cmd[0]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                                   ; 1       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_cmd[1]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ; 547     ;
; cpu2core:inst|cpu2core_sdram:sdram|i_cmd[3]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_cmd[2]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_cmd[0]                                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|i_addr[12]                                                                                                                                                               ; 11      ;
; cpu2core:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                    ; 1       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|clr_break_line                                                                                                                                       ; 17      ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_pipe_flush                                                                                                                                         ; 16      ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                  ; 1       ;
; cpu2core:inst|cpu2core_sdram:sdram|refresh_counter[12]                                                                                                                                                      ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|refresh_counter[9]                                                                                                                                                       ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|refresh_counter[8]                                                                                                                                                       ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|refresh_counter[7]                                                                                                                                                       ; 2       ;
; cpu2core:inst|cpu2core_sdram:sdram|refresh_counter[3]                                                                                                                                                       ; 2       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                      ; 10      ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                   ; 10      ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                  ; 11      ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                 ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                 ; 4       ;
; cpu2core:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                    ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                  ; 1       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|t_dav                                                                                                                                                            ; 3       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                 ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                    ; 1       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_pipe_flush_waddr[10]                                                                                                                               ; 1       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                ; 1       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                               ; 1       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                            ; 2       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst2                                                                                                      ; 3       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                 ; 1       ;
; cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                  ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; 1       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[0]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[1]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[2]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[3]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[6]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[8]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[9]                                                                                                                                                   ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[14]                                                                                                                                                  ; 2       ;
; cpu2core:inst|cpu2core_timer0:timer0|period_l_register[15]                                                                                                                                                  ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]    ; 3       ;
; Total number of inverted registers = 69                                                                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator|wait_latency_counter[0]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter|pending_response_count[3]                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator|wait_latency_counter[1]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_st_data[16]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_slow_inst_result[19]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|data_to_cpu[15]                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|data_to_cpu[9]                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|data_to_cpu[0]                                                                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|data_to_cpu[7]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub|shift_reg[7]                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|MonDReg[15]                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|MonDReg[2]                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|readdata[1]                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck|sr[27] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|MonAReg[6]                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|cpu2core_sdram_input_efifo_module:the_cpu2core_sdram_input_efifo_module|entries[1]                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|MonDReg[3]                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break|break_readreg[10]                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|i_count[0]                                                                                                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                     ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                     ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|active_addr[13]                                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|m_data[9]                                                                                                                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|D_src2_reg[25]                                                                                                                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|Selector34                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_sdram:sdram|Selector27                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_od41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_epcs:epcs ;
+----------------+----------------------------+---------------------------------+
; Parameter Name ; Value                      ; Type                            ;
+----------------+----------------------------+---------------------------------+
; INIT_FILE      ; cpu2core_epcs_boot_rom.hex ; String                          ;
+----------------+----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom ;
+------------------------------------+----------------------------+--------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                       ;
+------------------------------------+----------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                    ;
; WIDTH_A                            ; 32                         ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                          ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                        ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                    ;
; WIDTH_B                            ; 1                          ; Untyped                                    ;
; WIDTHAD_B                          ; 1                          ; Untyped                                    ;
; NUMWORDS_B                         ; 1                          ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                    ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                    ;
; INIT_FILE                          ; cpu2core_epcs_boot_rom.hex ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_od41            ; Untyped                                    ;
+------------------------------------+----------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_003|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_005|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_007|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_008|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                    ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2PLL:PLL|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------+
; Parameter Name                ; Value                      ; Type                 ;
+-------------------------------+----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped              ;
; PLL_TYPE                      ; AUTO                       ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Core2PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped              ;
; SCAN_CHAIN                    ; LONG                       ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 10000                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped              ;
; LOCK_HIGH                     ; 1                          ; Untyped              ;
; LOCK_LOW                      ; 1                          ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped              ;
; SKIP_VCO                      ; OFF                        ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped              ;
; BANDWIDTH                     ; 0                          ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped              ;
; DOWN_SPREAD                   ; 0                          ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 2                          ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -1014                      ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped              ;
; DPA_DIVIDER                   ; 0                          ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped              ;
; VCO_MIN                       ; 0                          ; Untyped              ;
; VCO_MAX                       ; 0                          ; Untyped              ;
; VCO_CENTER                    ; 0                          ; Untyped              ;
; PFD_MIN                       ; 0                          ; Untyped              ;
; PFD_MAX                       ; 0                          ; Untyped              ;
; M_INITIAL                     ; 0                          ; Untyped              ;
; M                             ; 0                          ; Untyped              ;
; N                             ; 1                          ; Untyped              ;
; M2                            ; 1                          ; Untyped              ;
; N2                            ; 1                          ; Untyped              ;
; SS                            ; 1                          ; Untyped              ;
; C0_HIGH                       ; 0                          ; Untyped              ;
; C1_HIGH                       ; 0                          ; Untyped              ;
; C2_HIGH                       ; 0                          ; Untyped              ;
; C3_HIGH                       ; 0                          ; Untyped              ;
; C4_HIGH                       ; 0                          ; Untyped              ;
; C5_HIGH                       ; 0                          ; Untyped              ;
; C6_HIGH                       ; 0                          ; Untyped              ;
; C7_HIGH                       ; 0                          ; Untyped              ;
; C8_HIGH                       ; 0                          ; Untyped              ;
; C9_HIGH                       ; 0                          ; Untyped              ;
; C0_LOW                        ; 0                          ; Untyped              ;
; C1_LOW                        ; 0                          ; Untyped              ;
; C2_LOW                        ; 0                          ; Untyped              ;
; C3_LOW                        ; 0                          ; Untyped              ;
; C4_LOW                        ; 0                          ; Untyped              ;
; C5_LOW                        ; 0                          ; Untyped              ;
; C6_LOW                        ; 0                          ; Untyped              ;
; C7_LOW                        ; 0                          ; Untyped              ;
; C8_LOW                        ; 0                          ; Untyped              ;
; C9_LOW                        ; 0                          ; Untyped              ;
; C0_INITIAL                    ; 0                          ; Untyped              ;
; C1_INITIAL                    ; 0                          ; Untyped              ;
; C2_INITIAL                    ; 0                          ; Untyped              ;
; C3_INITIAL                    ; 0                          ; Untyped              ;
; C4_INITIAL                    ; 0                          ; Untyped              ;
; C5_INITIAL                    ; 0                          ; Untyped              ;
; C6_INITIAL                    ; 0                          ; Untyped              ;
; C7_INITIAL                    ; 0                          ; Untyped              ;
; C8_INITIAL                    ; 0                          ; Untyped              ;
; C9_INITIAL                    ; 0                          ; Untyped              ;
; C0_MODE                       ; BYPASS                     ; Untyped              ;
; C1_MODE                       ; BYPASS                     ; Untyped              ;
; C2_MODE                       ; BYPASS                     ; Untyped              ;
; C3_MODE                       ; BYPASS                     ; Untyped              ;
; C4_MODE                       ; BYPASS                     ; Untyped              ;
; C5_MODE                       ; BYPASS                     ; Untyped              ;
; C6_MODE                       ; BYPASS                     ; Untyped              ;
; C7_MODE                       ; BYPASS                     ; Untyped              ;
; C8_MODE                       ; BYPASS                     ; Untyped              ;
; C9_MODE                       ; BYPASS                     ; Untyped              ;
; C0_PH                         ; 0                          ; Untyped              ;
; C1_PH                         ; 0                          ; Untyped              ;
; C2_PH                         ; 0                          ; Untyped              ;
; C3_PH                         ; 0                          ; Untyped              ;
; C4_PH                         ; 0                          ; Untyped              ;
; C5_PH                         ; 0                          ; Untyped              ;
; C6_PH                         ; 0                          ; Untyped              ;
; C7_PH                         ; 0                          ; Untyped              ;
; C8_PH                         ; 0                          ; Untyped              ;
; C9_PH                         ; 0                          ; Untyped              ;
; L0_HIGH                       ; 1                          ; Untyped              ;
; L1_HIGH                       ; 1                          ; Untyped              ;
; G0_HIGH                       ; 1                          ; Untyped              ;
; G1_HIGH                       ; 1                          ; Untyped              ;
; G2_HIGH                       ; 1                          ; Untyped              ;
; G3_HIGH                       ; 1                          ; Untyped              ;
; E0_HIGH                       ; 1                          ; Untyped              ;
; E1_HIGH                       ; 1                          ; Untyped              ;
; E2_HIGH                       ; 1                          ; Untyped              ;
; E3_HIGH                       ; 1                          ; Untyped              ;
; L0_LOW                        ; 1                          ; Untyped              ;
; L1_LOW                        ; 1                          ; Untyped              ;
; G0_LOW                        ; 1                          ; Untyped              ;
; G1_LOW                        ; 1                          ; Untyped              ;
; G2_LOW                        ; 1                          ; Untyped              ;
; G3_LOW                        ; 1                          ; Untyped              ;
; E0_LOW                        ; 1                          ; Untyped              ;
; E1_LOW                        ; 1                          ; Untyped              ;
; E2_LOW                        ; 1                          ; Untyped              ;
; E3_LOW                        ; 1                          ; Untyped              ;
; L0_INITIAL                    ; 1                          ; Untyped              ;
; L1_INITIAL                    ; 1                          ; Untyped              ;
; G0_INITIAL                    ; 1                          ; Untyped              ;
; G1_INITIAL                    ; 1                          ; Untyped              ;
; G2_INITIAL                    ; 1                          ; Untyped              ;
; G3_INITIAL                    ; 1                          ; Untyped              ;
; E0_INITIAL                    ; 1                          ; Untyped              ;
; E1_INITIAL                    ; 1                          ; Untyped              ;
; E2_INITIAL                    ; 1                          ; Untyped              ;
; E3_INITIAL                    ; 1                          ; Untyped              ;
; L0_MODE                       ; BYPASS                     ; Untyped              ;
; L1_MODE                       ; BYPASS                     ; Untyped              ;
; G0_MODE                       ; BYPASS                     ; Untyped              ;
; G1_MODE                       ; BYPASS                     ; Untyped              ;
; G2_MODE                       ; BYPASS                     ; Untyped              ;
; G3_MODE                       ; BYPASS                     ; Untyped              ;
; E0_MODE                       ; BYPASS                     ; Untyped              ;
; E1_MODE                       ; BYPASS                     ; Untyped              ;
; E2_MODE                       ; BYPASS                     ; Untyped              ;
; E3_MODE                       ; BYPASS                     ; Untyped              ;
; L0_PH                         ; 0                          ; Untyped              ;
; L1_PH                         ; 0                          ; Untyped              ;
; G0_PH                         ; 0                          ; Untyped              ;
; G1_PH                         ; 0                          ; Untyped              ;
; G2_PH                         ; 0                          ; Untyped              ;
; G3_PH                         ; 0                          ; Untyped              ;
; E0_PH                         ; 0                          ; Untyped              ;
; E1_PH                         ; 0                          ; Untyped              ;
; E2_PH                         ; 0                          ; Untyped              ;
; E3_PH                         ; 0                          ; Untyped              ;
; M_PH                          ; 0                          ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped              ;
; CLK0_COUNTER                  ; G0                         ; Untyped              ;
; CLK1_COUNTER                  ; G0                         ; Untyped              ;
; CLK2_COUNTER                  ; G0                         ; Untyped              ;
; CLK3_COUNTER                  ; G0                         ; Untyped              ;
; CLK4_COUNTER                  ; G0                         ; Untyped              ;
; CLK5_COUNTER                  ; G0                         ; Untyped              ;
; CLK6_COUNTER                  ; E0                         ; Untyped              ;
; CLK7_COUNTER                  ; E1                         ; Untyped              ;
; CLK8_COUNTER                  ; E2                         ; Untyped              ;
; CLK9_COUNTER                  ; E3                         ; Untyped              ;
; L0_TIME_DELAY                 ; 0                          ; Untyped              ;
; L1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G0_TIME_DELAY                 ; 0                          ; Untyped              ;
; G1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G2_TIME_DELAY                 ; 0                          ; Untyped              ;
; G3_TIME_DELAY                 ; 0                          ; Untyped              ;
; E0_TIME_DELAY                 ; 0                          ; Untyped              ;
; E1_TIME_DELAY                 ; 0                          ; Untyped              ;
; E2_TIME_DELAY                 ; 0                          ; Untyped              ;
; E3_TIME_DELAY                 ; 0                          ; Untyped              ;
; M_TIME_DELAY                  ; 0                          ; Untyped              ;
; N_TIME_DELAY                  ; 0                          ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped              ;
; ENABLE0_COUNTER               ; L0                         ; Untyped              ;
; ENABLE1_COUNTER               ; L0                         ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped              ;
; LOOP_FILTER_C                 ; 5                          ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped              ;
; VCO_POST_SCALE                ; 0                          ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped              ;
; M_TEST_SOURCE                 ; 5                          ; Untyped              ;
; C0_TEST_SOURCE                ; 5                          ; Untyped              ;
; C1_TEST_SOURCE                ; 5                          ; Untyped              ;
; C2_TEST_SOURCE                ; 5                          ; Untyped              ;
; C3_TEST_SOURCE                ; 5                          ; Untyped              ;
; C4_TEST_SOURCE                ; 5                          ; Untyped              ;
; C5_TEST_SOURCE                ; 5                          ; Untyped              ;
; C6_TEST_SOURCE                ; 5                          ; Untyped              ;
; C7_TEST_SOURCE                ; 5                          ; Untyped              ;
; C8_TEST_SOURCE                ; 5                          ; Untyped              ;
; C9_TEST_SOURCE                ; 5                          ; Untyped              ;
; CBXI_PARAMETER                ; Core2PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped              ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; Core2PLL:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_sdram:sdram|cpu2core_sdram_input_efifo_module:the_cpu2core_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_epcs:epcs" ;
+---------------+--------+----------+--------------------------+
; Port          ; Type   ; Severity ; Details                  ;
+---------------+--------+----------+--------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected   ;
; endofpacket   ; Output ; Info     ; Explicitly unconnected   ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected   ;
; reset_req     ; Input  ; Info     ; Stuck at GND             ;
+---------------+--------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu"                                                                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; A_dc_fill_done ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; A_dc_want_fill ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu0:cpu0" ;
+---------------+--------+----------+--------------------------+
; Port          ; Type   ; Severity ; Details                  ;
+---------------+--------+----------+--------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected   ;
+---------------+--------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 2541                        ;
;     CLR               ; 469                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 11                          ;
;     ENA               ; 397                         ;
;     ENA CLR           ; 1308                        ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 141                         ;
;     ENA SLD           ; 15                          ;
;     SLD               ; 10                          ;
;     plain             ; 135                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3279                        ;
;     arith             ; 240                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 134                         ;
;         3 data inputs ; 105                         ;
;     normal            ; 3039                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 338                         ;
;         3 data inputs ; 856                         ;
;         4 data inputs ; 1778                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 201                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.33                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 140                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 132                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 64                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.91                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:16     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Fri Nov 06 11:14:35 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios2Core2 -c Nios2Core2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "cpu2core.qsys"
Info (12250): 2015.11.06.11:15:04 Progress: Loading qsys/cpu2core.qsys
Info (12250): 2015.11.06.11:15:05 Progress: Reading input file
Info (12250): 2015.11.06.11:15:05 Progress: Adding clk [clock_source 14.1]
Info (12250): 2015.11.06.11:15:07 Progress: Parameterizing module clk
Info (12250): 2015.11.06.11:15:07 Progress: Adding cpu0 [altera_nios2_gen2 14.1]
Info (12250): 2015.11.06.11:15:08 Progress: Parameterizing module cpu0
Info (12250): 2015.11.06.11:15:08 Progress: Adding epcs [altera_avalon_epcs_flash_controller 14.1]
Info (12250): 2015.11.06.11:15:08 Progress: Parameterizing module epcs
Info (12250): 2015.11.06.11:15:08 Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Info (12250): 2015.11.06.11:15:08 Progress: Parameterizing module jtag_uart
Info (12250): 2015.11.06.11:15:08 Progress: Adding pio0 [altera_avalon_pio 14.1]
Info (12250): 2015.11.06.11:15:08 Progress: Parameterizing module pio0
Info (12250): 2015.11.06.11:15:08 Progress: Adding sdram [altera_avalon_new_sdram_controller 14.1]
Info (12250): 2015.11.06.11:15:08 Progress: Parameterizing module sdram
Info (12250): 2015.11.06.11:15:08 Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Info (12250): 2015.11.06.11:15:09 Progress: Parameterizing module sysid
Info (12250): 2015.11.06.11:15:09 Progress: Adding timer0 [altera_avalon_timer 14.1]
Info (12250): 2015.11.06.11:15:09 Progress: Parameterizing module timer0
Info (12250): 2015.11.06.11:15:09 Progress: Building connections
Info (12250): 2015.11.06.11:15:09 Progress: Parameterizing connections
Info (12250): 2015.11.06.11:15:09 Progress: Validating
Info (12250): 2015.11.06.11:15:10 Progress: Done reading input file
Info (12250): Cpu2core.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info (12250): Cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Cpu2core.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Cpu2core: Generating cpu2core "cpu2core" for QUARTUS_SYNTH
Warning (12251): Cpu2core: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning (12251): Cpu2core: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning (12251): Cpu2core: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info (12250): Cpu0: "cpu2core" instantiated altera_nios2_gen2 "cpu0"
Info (12250): Epcs: Starting RTL generation for module 'cpu2core_epcs'
Info (12250): Epcs:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl} --name=cpu2core_epcs --dir=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0001_epcs_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0001_epcs_gen//cpu2core_epcs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Epcs: Done RTL generation for module 'cpu2core_epcs'
Info (12250): Epcs: "cpu2core" instantiated altera_avalon_epcs_flash_controller "epcs"
Info (12250): Jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0002_jtag_uart_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0002_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart'
Info (12250): Jtag_uart: "cpu2core" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Pio0: Starting RTL generation for module 'cpu2core_pio0'
Info (12250): Pio0:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl} --name=cpu2core_pio0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0003_pio0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0003_pio0_gen//cpu2core_pio0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio0: Done RTL generation for module 'cpu2core_pio0'
Info (12250): Pio0: "cpu2core" instantiated altera_avalon_pio "pio0"
Info (12250): Sdram: Starting RTL generation for module 'cpu2core_sdram'
Info (12250): Sdram:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl} --name=cpu2core_sdram --dir=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0004_sdram_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0004_sdram_gen//cpu2core_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'cpu2core_sdram'
Info (12250): Sdram: "cpu2core" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sysid: "cpu2core" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Timer0: Starting RTL generation for module 'cpu2core_timer0'
Info (12250): Timer0:   Generation command is [exec {D:/Program Files/altera/14.1/quartus/bin64//perl/bin/perl.exe} -I {D:/Program Files/altera/14.1/quartus/bin64//perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl} --name=cpu2core_timer0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0006_timer0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0006_timer0_gen//cpu2core_timer0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer0: Done RTL generation for module 'cpu2core_timer0'
Info (12250): Timer0: "cpu2core" instantiated altera_avalon_timer "timer0"
Info (12250): Mm_interconnect_0: "cpu2core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "cpu2core" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "cpu2core" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'cpu2core_cpu0_cpu'
Info (12250): Cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=cpu2core_cpu0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0009_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6745_8920625931843647798.dir/0009_cpu_gen//cpu2core_cpu0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2015.11.06 11:15:30 (*) Starting Nios II generation
Info (12250): Cpu: # 2015.11.06 11:15:30 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2015.11.06 11:15:32 (*)   Plaintext license not found.
Info (12250): Cpu: # 2015.11.06 11:15:32 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)     Testbench
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)     Instruction decoding
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)       Instruction fields
Info (12250): Cpu: # 2015.11.06 11:15:34 (*)       Instruction decodes
Info (12250): Cpu: # 2015.11.06 11:15:35 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2015.11.06 11:15:35 (*)       Instruction controls
Info (12250): Cpu: # 2015.11.06 11:15:35 (*)     Pipeline frontend
Info (12250): Cpu: # 2015.11.06 11:15:35 (*)     Pipeline backend
Info (12250): Cpu: # 2015.11.06 11:15:39 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2015.11.06 11:15:42 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2015.11.06 11:15:43 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'cpu2core_cpu0_cpu'
Info (12250): Cpu: "cpu0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu0_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu0_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Cpu0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu0_instruction_master_limiter"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Cpu2core: Done "cpu2core" with 33 modules, 61 files
Info (12249): Finished elaborating Qsys system entity "cpu2core.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file core2pll.v
    Info (12023): Found entity 1: Core2PLL
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios2core2.bdf
    Info (12023): Found entity 1: Nios2Core2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/cpu2core.v
    Info (12023): Found entity 1: cpu2core
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0.v
    Info (12023): Found entity 1: cpu2core_cpu0
Info (12021): Found 24 design units, including 24 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_ic_data_module
    Info (12023): Found entity 2: cpu2core_cpu0_cpu_ic_tag_module
    Info (12023): Found entity 3: cpu2core_cpu0_cpu_bht_module
    Info (12023): Found entity 4: cpu2core_cpu0_cpu_register_bank_a_module
    Info (12023): Found entity 5: cpu2core_cpu0_cpu_register_bank_b_module
    Info (12023): Found entity 6: cpu2core_cpu0_cpu_nios2_oci_debug
    Info (12023): Found entity 7: cpu2core_cpu0_cpu_nios2_oci_break
    Info (12023): Found entity 8: cpu2core_cpu0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: cpu2core_cpu0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: cpu2core_cpu0_cpu_nios2_oci_itrace
    Info (12023): Found entity 11: cpu2core_cpu0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: cpu2core_cpu0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: cpu2core_cpu0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: cpu2core_cpu0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: cpu2core_cpu0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: cpu2core_cpu0_cpu_nios2_oci_fifo
    Info (12023): Found entity 17: cpu2core_cpu0_cpu_nios2_oci_pib
    Info (12023): Found entity 18: cpu2core_cpu0_cpu_nios2_oci_im
    Info (12023): Found entity 19: cpu2core_cpu0_cpu_nios2_performance_monitors
    Info (12023): Found entity 20: cpu2core_cpu0_cpu_nios2_avalon_reg
    Info (12023): Found entity 21: cpu2core_cpu0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 22: cpu2core_cpu0_cpu_nios2_ocimem
    Info (12023): Found entity 23: cpu2core_cpu0_cpu_nios2_oci
    Info (12023): Found entity 24: cpu2core_cpu0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_mult_cell.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu0_cpu_test_bench.v
    Info (12023): Found entity 1: cpu2core_cpu0_cpu_test_bench
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_epcs.v
    Info (12023): Found entity 1: cpu2core_epcs_sub
    Info (12023): Found entity 2: cpu2core_epcs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv
    Info (12023): Found entity 1: cpu2core_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu2core/submodules/cpu2core_jtag_uart.v
    Info (12023): Found entity 1: cpu2core_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: cpu2core_jtag_uart_scfifo_w
    Info (12023): Found entity 3: cpu2core_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: cpu2core_jtag_uart_scfifo_r
    Info (12023): Found entity 5: cpu2core_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_pio0.v
    Info (12023): Found entity 1: cpu2core_pio0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_sdram.v
    Info (12023): Found entity 1: cpu2core_sdram_input_efifo_module
    Info (12023): Found entity 2: cpu2core_sdram
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_sysid.v
    Info (12023): Found entity 1: cpu2core_sysid
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_timer0.v
    Info (12023): Found entity 1: cpu2core_timer0
Info (12127): Elaborating entity "Nios2Core2" for the top level hierarchy
Info (12128): Elaborating entity "cpu2core" for hierarchy "cpu2core:inst"
Info (12128): Elaborating entity "cpu2core_cpu0" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_test_bench" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_test_bench:the_cpu2core_cpu0_cpu_test_bench"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_ic_data_module" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_data_module:cpu2core_cpu0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_ic_tag_module" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf
    Info (12023): Found entity 1: altsyncram_9ad1
Info (12128): Elaborating entity "altsyncram_9ad1" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_ic_tag_module:cpu2core_cpu0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_bht_module" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_bht_module:cpu2core_cpu0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_register_bank_a_module" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_a_module:cpu2core_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_register_bank_b_module" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_register_bank_b_module:cpu2core_cpu0_cpu_register_bank_b"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_mult_cell" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_debug" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_break" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_break:the_cpu2core_cpu0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_xbrk" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_xbrk:the_cpu2core_cpu0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_dbrk" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dbrk:the_cpu2core_cpu0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_itrace" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_itrace:the_cpu2core_cpu0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_dtrace" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dtrace:the_cpu2core_cpu0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_td_mode" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_dtrace:the_cpu2core_cpu0_cpu_nios2_oci_dtrace|cpu2core_cpu0_cpu_nios2_oci_td_mode:cpu2core_cpu0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_fifo" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_oci_test_bench" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_fifo:the_cpu2core_cpu0_cpu_nios2_oci_fifo|cpu2core_cpu0_cpu_oci_test_bench:the_cpu2core_cpu0_cpu_oci_test_bench"
Warning (12158): Entity "cpu2core_cpu0_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_pib" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_pib:the_cpu2core_cpu0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_oci_im" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_oci_im:the_cpu2core_cpu0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_avalon_reg" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_avalon_reg:the_cpu2core_cpu0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_nios2_ocimem" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_ociram_sp_ram_module" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_nios2_ocimem:the_cpu2core_cpu0_cpu_nios2_ocimem|cpu2core_cpu0_cpu_ociram_sp_ram_module:cpu2core_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_debug_slave_wrapper" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_debug_slave_tck" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_tck:the_cpu2core_cpu0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "cpu2core_cpu0_cpu_debug_slave_sysclk" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|cpu2core_cpu0_cpu_debug_slave_sysclk:the_cpu2core_cpu0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci|cpu2core_cpu0_cpu_debug_slave_wrapper:the_cpu2core_cpu0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "cpu2core_epcs" for hierarchy "cpu2core:inst|cpu2core_epcs:epcs"
Info (12128): Elaborating entity "cpu2core_epcs_sub" for hierarchy "cpu2core:inst|cpu2core_epcs:epcs|cpu2core_epcs_sub:the_cpu2core_epcs_sub"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cpu2core_epcs_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od41.tdf
    Info (12023): Found entity 1: altsyncram_od41
Info (12128): Elaborating entity "altsyncram_od41" for hierarchy "cpu2core:inst|cpu2core_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_od41:auto_generated"
Info (12128): Elaborating entity "cpu2core_jtag_uart" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "cpu2core_jtag_uart_scfifo_w" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337
Info (12128): Elaborating entity "cntr_337" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "cpu2core_jtag_uart_scfifo_r" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "cpu2core_pio0" for hierarchy "cpu2core:inst|cpu2core_pio0:pio0"
Info (12128): Elaborating entity "cpu2core_sdram" for hierarchy "cpu2core:inst|cpu2core_sdram:sdram"
Info (12128): Elaborating entity "cpu2core_sdram_input_efifo_module" for hierarchy "cpu2core:inst|cpu2core_sdram:sdram|cpu2core_sdram_input_efifo_module:the_cpu2core_sdram_input_efifo_module"
Info (12128): Elaborating entity "cpu2core_sysid" for hierarchy "cpu2core:inst|cpu2core_sysid:sysid"
Info (12128): Elaborating entity "cpu2core_timer0" for hierarchy "cpu2core:inst|cpu2core_timer0:timer0"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_001" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_001_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_002" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_004" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_004_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_006" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_006_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu0_instruction_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_demux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_demux_001" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_mux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_mux_002" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_demux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_demux_002" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_mux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_mux_001" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
Info (12128): Elaborating entity "cpu2core_irq_mapper" for hierarchy "cpu2core:inst|cpu2core_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "Core2PLL" for hierarchy "Core2PLL:PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "Core2PLL:PLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Core2PLL:PLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "Core2PLL:PLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1014"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Core2PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/core2pll_altpll.v
    Info (12023): Found entity 1: Core2PLL_altpll
Info (12128): Elaborating entity "Core2PLL_altpll" for hierarchy "Core2PLL:PLL|altpll:altpll_component|Core2PLL_altpll:auto_generated"
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu2core_cpu0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu0:cpu0|cpu2core_cpu0_cpu:cpu|cpu2core_cpu0_cpu_mult_cell:the_cpu2core_cpu0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 307 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4779 logic cells
    Info (21064): Implemented 201 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 809 megabytes
    Info: Processing ended: Fri Nov 06 11:16:38 2015
    Info: Elapsed time: 00:02:03
    Info: Total CPU time (on all processors): 00:03:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg.


