EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 11
Title "W65C816S Computer"
Date "2020-03-01"
Rev "A01"
Comp "Calle Englund"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 950  1800 1000 1150
U 5E5939F1
F0 "Bus clock & reset" 50
F1 "clock.sch" 50
F2 "~WAIT" O R 1950 1950 50 
F3 "QPHI3" O R 1950 2150 50 
F4 "QPHI2" O R 1950 2250 50 
F5 "QPHI1" O R 1950 2350 50 
F6 "QPHI0" O R 1950 2450 50 
F7 "~RESET" O R 1950 2700 50 
F8 "RESET" O R 1950 2800 50 
$EndSheet
$Sheet
S 3600 1800 1000 1150
U 5E70C45A
F0 "CPU" 50
F1 "CPU.sch" 50
F2 "D[0..7]" B R 4600 2800 50 
F3 "~RESET" I L 3600 2700 50 
F4 "~NMI" I L 3600 2400 50 
F5 "~IRQ" I L 3600 2550 50 
F6 "A[0..23]" O R 4600 2650 50 
F7 "R~W" O R 4600 2350 50 
F8 "~BANK0" O R 4600 1950 50 
F9 "QPHI3" I L 3600 2150 50 
F10 "QPHI2" I L 3600 2250 50 
F11 "~WAIT" I L 3600 1950 50 
F12 "BE" I L 3600 2050 50 
F13 "~ML" O R 4600 2250 50 
F14 "VDA" O R 4600 2050 50 
F15 "VPA" O R 4600 2150 50 
F16 "~DBUS" I L 3600 2850 50 
$EndSheet
$Sheet
S 8700 1350 1000 1000
U 5EAD9DB2
F0 "ROM, RAM, and RHUM" 50
F1 "memory.sch" 50
F2 "~RAMCS" I L 8700 1450 50 
F3 "~READ" I L 8700 1750 50 
F4 "~WRITE" I L 8700 1850 50 
F5 "A[0..20]" I L 8700 2150 50 
F6 "~ROMCS" I L 8700 1550 50 
F7 "D[0..7]" B L 8700 2250 50 
$EndSheet
Wire Wire Line
	13200 5050 13400 5050
Text Notes 12250 5800 0    50   ~ 0
$DF80 → R0B\n$DF88 → R1B\n$DF90 → R2B\n     …\n$DFB8 → R7B\n\n$DFC0 → R0A\n     …\n$DDF8 → R7A
Text Notes 10850 2100 0    50   ~ 0
$000000 → $00D7FF RAM (54 KB)\n$00D800 → $00D8FF I/O 0\n$00D900 → $00D9FF I/O 1\n$00DA00 → $00DAFF I/O 2\n$00DB00 → $00DBFF I/O 3\n$00DC00 → $00DCFF I/O 4\n$00DD00 → $00DDFF VIA B (SPI)\n$00DE00 → $00DEFF VIA A\n$00DF00 → $00DFFF UART\n$00E000 → $00FFFF ROM (8 KB)\n$010000 → $1FFFFF RAM\n$200000 → $FFFFFF TBD
Text Notes 8000 7700 0    50   ~ 0
$DD80 → R0\n     …\n$DD8F → R15
Text Label 4250 7050 0    50   ~ 0
SPI3_SCLK
Text Label 4250 7150 0    50   ~ 0
SPI3_MOSI
Text Label 4250 7250 0    50   ~ 0
SPI3_MISO
Text Label 4250 7350 0    50   ~ 0
~SPI3_CS[0..3]
$Sheet
S 7050 7650 650  650 
U 5F54B662
F0 "SD Card" 50
F1 "sdcard.sch" 50
F2 "~CS0" I L 7050 7750 50 
F3 "SCLK" I L 7050 8000 50 
F4 "MOSI" I L 7050 8100 50 
F5 "MISO" O L 7050 8200 50 
F6 "~CS1" I L 7050 7850 50 
$EndSheet
Text Label 6650 7750 0    50   ~ 0
~SPI3_CS0
Entry Wire Line
	6550 7650 6650 7750
Wire Wire Line
	6450 7050 6450 8000
Wire Wire Line
	6350 7150 6350 8100
Wire Wire Line
	6250 7250 6250 8200
Wire Bus Line
	4250 7350 6550 7350
Text Label 4250 6600 0    50   ~ 0
SPI5_SCLK
Text Label 4250 6700 0    50   ~ 0
SPI5_MOSI
Text Label 4250 6800 0    50   ~ 0
SPI5_MISO
Text Label 4250 6500 0    50   ~ 0
~SPI5_CS[1..3]
Text Label 6650 7850 0    50   ~ 0
~SPI3_CS1
Entry Wire Line
	6550 7750 6650 7850
Text Notes 7900 6450 2    50   ~ 0
5V SPI
Text Notes 7900 7000 2    50   ~ 0
3V SPI
$Sheet
S 7050 5650 650  550 
U 5F7E7B72
F0 "RTC" 50
F1 "rtc.sch" 50
F2 "MISO" O L 7050 6100 50 
F3 "MOSI" I L 7050 6000 50 
F4 "SCLK" I L 7050 5900 50 
F5 "~CS" I L 7050 5750 50 
$EndSheet
Wire Wire Line
	7050 6100 6950 6100
Wire Wire Line
	7050 6000 6850 6000
Wire Wire Line
	7050 5900 6750 5900
Entry Wire Line
	6650 5750 6550 5850
Wire Wire Line
	4250 6700 6850 6700
Wire Wire Line
	4250 6600 6750 6600
Wire Wire Line
	4250 6800 6950 6800
Wire Wire Line
	6950 6100 6950 6800
Connection ~ 6950 6800
Wire Wire Line
	6950 6800 7950 6800
Wire Wire Line
	6850 6000 6850 6700
Connection ~ 6850 6700
Wire Wire Line
	6850 6700 7950 6700
Wire Wire Line
	6750 5900 6750 6600
Wire Bus Line
	4250 6500 6550 6500
Connection ~ 6750 6600
Wire Wire Line
	6750 6600 7950 6600
Text Label 6650 5750 0    50   ~ 0
~SPI5_CS1
Wire Wire Line
	7050 5750 6650 5750
Wire Bus Line
	6550 5850 6550 6500
Connection ~ 6550 6500
Wire Bus Line
	6550 6500 7950 6500
Connection ~ 6250 7250
Wire Wire Line
	6250 7250 4250 7250
Connection ~ 6350 7150
Wire Wire Line
	6350 7150 4250 7150
Connection ~ 6450 7050
Wire Wire Line
	6450 7050 4250 7050
Connection ~ 6550 7350
Wire Wire Line
	6450 7050 7950 7050
Wire Wire Line
	6350 7150 7950 7150
Wire Wire Line
	6250 7250 7950 7250
Wire Bus Line
	6550 7350 7950 7350
Wire Wire Line
	6650 7750 7050 7750
Wire Wire Line
	6650 7850 7050 7850
Wire Wire Line
	6450 8000 7050 8000
Wire Wire Line
	6350 8100 7050 8100
Wire Wire Line
	6250 8200 7050 8200
$Sheet
S 12200 4850 1000 1150
U 5F37FD04
F0 "UART to FTDI" 50
F1 "uart.sch" 50
F2 "~WRITE" I R 13200 5050 50 
F3 "~READ" I R 13200 5150 50 
F4 "~CS" I L 12200 4950 50 
F5 "~IRQ" O L 12200 5900 50 
F6 "RESET" I R 13200 5450 50 
F7 "A[0..6]" I R 13200 5650 50 
F8 "D[0..7]" B R 13200 5750 50 
$EndSheet
$Comp
L Device:CP C?
U 1 1 5EBA7E7B
P 2400 9850
AR Path="/5F45A9DB/5EBA7E7B" Ref="C?"  Part="1" 
AR Path="/5EBA7E7B" Ref="C101"  Part="1" 
F 0 "C101" H 2518 9896 50  0000 L CNN
F 1 "10uF" H 2518 9805 50  0000 L CNN
F 2 "Capacitor_Tantalum_SMD:CP_EIA-7360-38_Kemet-E_Pad2.25x4.25mm_HandSolder" H 2438 9700 50  0001 C CNN
F 3 "~" H 2400 9850 50  0001 C CNN
	1    2400 9850
	1    0    0    -1  
$EndComp
Wire Wire Line
	2400 9250 2400 9700
Wire Wire Line
	2400 10000 2400 10500
$Comp
L Connector:USB_B_Micro J?
U 1 1 5EBA7E83
P 1150 9850
AR Path="/5F45A9DB/5EBA7E83" Ref="J?"  Part="1" 
AR Path="/5EBA7E83" Ref="J101"  Part="1" 
F 0 "J101" H 1207 10317 50  0000 C CNN
F 1 "USB_B_Micro" H 1207 10226 50  0000 C CNN
F 2 "Connector_USB:USB_Micro-B_Molex-105017-0001" H 1300 9800 50  0001 C CNN
F 3 "~" H 1300 9800 50  0001 C CNN
	1    1150 9850
	1    0    0    -1  
$EndComp
Wire Wire Line
	1450 9650 1600 9650
Wire Wire Line
	1600 9650 1600 9250
Wire Wire Line
	1600 9250 2400 9250
Wire Wire Line
	1150 10250 1150 10500
Wire Wire Line
	1150 10500 2400 10500
$Comp
L Device:R R?
U 1 1 5EBA7E8E
P 1850 9900
AR Path="/5F45A9DB/5EBA7E8E" Ref="R?"  Part="1" 
AR Path="/5EBA7E8E" Ref="R101"  Part="1" 
F 0 "R101" H 1920 9946 50  0000 L CNN
F 1 "180R" H 1920 9855 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 1780 9900 50  0001 C CNN
F 3 "~" H 1850 9900 50  0001 C CNN
	1    1850 9900
	1    0    0    -1  
$EndComp
Wire Wire Line
	1450 9850 1700 9850
Wire Wire Line
	1700 9850 1700 9700
Wire Wire Line
	1700 9700 1850 9700
Wire Wire Line
	1850 9700 1850 9750
Wire Wire Line
	1850 10050 1850 10100
Wire Wire Line
	1850 10100 1650 10100
Wire Wire Line
	1650 10100 1650 9950
Wire Wire Line
	1650 9950 1450 9950
NoConn ~ 1450 10050
NoConn ~ 1050 10250
$Comp
L power:+5V #PWR?
U 1 1 5EBA7E9E
P 2400 9150
AR Path="/5F45A9DB/5EBA7E9E" Ref="#PWR?"  Part="1" 
AR Path="/5EBA7E9E" Ref="#PWR0101"  Part="1" 
F 0 "#PWR0101" H 2400 9000 50  0001 C CNN
F 1 "+5V" H 2415 9323 50  0000 C CNN
F 2 "" H 2400 9150 50  0001 C CNN
F 3 "" H 2400 9150 50  0001 C CNN
	1    2400 9150
	1    0    0    -1  
$EndComp
Wire Wire Line
	2400 9150 2400 9250
Connection ~ 2400 9250
$Comp
L power:GNDD #PWR?
U 1 1 5EBA7EA6
P 2400 10600
AR Path="/5F45A9DB/5EBA7EA6" Ref="#PWR?"  Part="1" 
AR Path="/5EBA7EA6" Ref="#PWR0102"  Part="1" 
F 0 "#PWR0102" H 2400 10350 50  0001 C CNN
F 1 "GNDD" H 2404 10445 50  0000 C CNN
F 2 "" H 2400 10600 50  0001 C CNN
F 3 "" H 2400 10600 50  0001 C CNN
	1    2400 10600
	1    0    0    -1  
$EndComp
Wire Wire Line
	2400 10600 2400 10500
Connection ~ 2400 10500
Wire Wire Line
	3600 1950 2550 1950
Wire Wire Line
	3600 2150 2650 2150
Wire Wire Line
	1950 2250 2200 2250
Wire Wire Line
	3600 2700 2500 2700
Connection ~ 2550 1950
Wire Wire Line
	2550 1950 1950 1950
Connection ~ 2650 2150
Wire Wire Line
	2650 2150 1950 2150
$Sheet
S 5550 1250 1000 1500
U 5E9CF223
F0 "Address decode" 50
F1 "decode.sch" 50
F2 "~RAMCS" O R 6550 1450 50 
F3 "~ROMCS" O R 6550 1550 50 
F4 "A[0..15]" I L 5550 2550 50 
F5 "~WAIT" I L 5550 1350 50 
F6 "R~W" I L 5550 2350 50 
F7 "~ML" I L 5550 2250 50 
F8 "VDA" I L 5550 2050 50 
F9 "VPA" I L 5550 2150 50 
F10 "~WRITE" O R 6550 1850 50 
F11 "~READ" O R 6550 1750 50 
F12 "~DBUS" O R 6550 2000 50 
F13 "~IOCS[0..7]" O R 6550 2650 50 
F14 "~BUSRQ" O R 6550 2150 50 
F15 "BE" I L 5550 1550 50 
F16 "QPHI3" I L 5550 1450 50 
F17 "~BANK0" I L 5550 1950 50 
$EndSheet
Wire Wire Line
	5550 2050 4600 2050
Wire Wire Line
	4600 2150 5550 2150
Wire Wire Line
	5550 2250 4600 2250
Wire Wire Line
	4600 2350 5400 2350
Wire Bus Line
	4600 2650 4900 2650
Wire Bus Line
	4600 2800 4750 2800
Wire Wire Line
	8700 1450 6550 1450
Wire Wire Line
	6550 1550 8700 1550
Wire Bus Line
	8700 2250 8550 2250
Wire Bus Line
	8700 2150 7500 2150
Wire Wire Line
	6550 1750 8100 1750
Wire Wire Line
	8700 1850 8250 1850
Wire Bus Line
	4750 3800 8550 3800
Wire Bus Line
	4750 2800 4750 3800
Wire Bus Line
	4900 2650 4900 3550
Wire Bus Line
	8550 2250 8550 3800
Connection ~ 8550 3800
Wire Bus Line
	8550 3800 9550 3800
Wire Wire Line
	8250 1850 8250 2900
Connection ~ 8250 1850
Wire Wire Line
	8250 1850 6550 1850
Wire Wire Line
	8250 2900 13400 2900
Wire Wire Line
	8100 1750 8100 3050
Wire Wire Line
	8100 3050 13550 3050
Connection ~ 8100 1750
Wire Wire Line
	8100 1750 8700 1750
Text Label 15650 2900 2    50   ~ 0
~WRITE
Text Label 15650 3050 2    50   ~ 0
~READ
Text Label 15650 3200 2    50   ~ 0
R~W
Text Label 15650 3650 2    50   ~ 0
A[0..6]
Text Label 15650 3800 2    50   ~ 0
D[0..7]
Wire Wire Line
	1950 2800 2350 2800
Connection ~ 2500 2700
Wire Wire Line
	2500 2700 1950 2700
Wire Wire Line
	13400 5050 13400 2900
Connection ~ 13400 2900
Wire Wire Line
	13400 2900 15650 2900
Wire Wire Line
	13550 5150 13550 3050
Wire Wire Line
	13200 5150 13550 5150
Connection ~ 13550 3050
Wire Wire Line
	13550 3050 15650 3050
Wire Wire Line
	2650 2150 2650 3950
Wire Wire Line
	2500 2700 2500 4250
Wire Wire Line
	2350 4400 13850 4400
Wire Wire Line
	2350 2800 2350 4400
Text Label 15650 3950 2    50   ~ 0
QPHI3
Text Label 15650 4100 2    50   ~ 0
~IRQ
Text Label 15650 4250 2    50   ~ 0
~RESET
Text Label 15650 4400 2    50   ~ 0
RESET
Wire Wire Line
	13200 5450 13850 5450
Wire Wire Line
	13850 5450 13850 4400
Connection ~ 13850 4400
Wire Wire Line
	13850 4400 15650 4400
Wire Bus Line
	13200 5650 14000 5650
Wire Bus Line
	14150 5750 14150 3800
Wire Bus Line
	13200 5750 14150 5750
Connection ~ 14150 3800
Wire Bus Line
	14150 3800 15650 3800
Connection ~ 14150 5750
Connection ~ 14300 3200
Wire Wire Line
	14300 3200 15650 3200
Connection ~ 14450 4250
Wire Wire Line
	14450 4250 15650 4250
Wire Bus Line
	8950 6650 9400 6650
Wire Bus Line
	8950 6800 9550 6800
Wire Bus Line
	9550 3800 9550 6800
Wire Wire Line
	8950 6950 9700 6950
Wire Wire Line
	9700 3200 9700 6950
Wire Wire Line
	8950 7100 9850 7100
Wire Wire Line
	9850 4100 9850 7100
Wire Wire Line
	8950 7250 10000 7250
Wire Wire Line
	10000 4250 10000 7250
Wire Wire Line
	10150 7400 8950 7400
Wire Wire Line
	10150 3950 10150 7400
Text Notes 12250 1750 0    50   ~ 0
I/O pages are split RAM & I/O to make efficient \nuse of Direct Page in device driver code.\n\n$00 → $7F RAM\n$80 → $FF I/O Device
$Comp
L power:+5V #PWR0103
U 1 1 5EF75D42
P 3400 2400
F 0 "#PWR0103" H 3400 2250 50  0001 C CNN
F 1 "+5V" V 3415 2528 50  0000 L CNN
F 2 "" H 3400 2400 50  0001 C CNN
F 3 "" H 3400 2400 50  0001 C CNN
	1    3400 2400
	0    -1   -1   0   
$EndComp
Wire Wire Line
	3600 2050 3400 2050
$Comp
L power:+5V #PWR0104
U 1 1 5EF7BC0A
P 3400 2050
F 0 "#PWR0104" H 3400 1900 50  0001 C CNN
F 1 "+5V" V 3415 2178 50  0000 L CNN
F 2 "" H 3400 2050 50  0001 C CNN
F 3 "" H 3400 2050 50  0001 C CNN
	1    3400 2050
	0    -1   -1   0   
$EndComp
NoConn ~ 1950 2450
Wire Wire Line
	8950 7550 10300 7550
Wire Wire Line
	10300 7550 10300 4550
Text Label 15650 2650 2    50   ~ 0
~IOCS[0..7]
Text Label 11550 6500 2    50   ~ 0
~IOCS5
Entry Wire Line
	11550 6500 11650 6400
Wire Wire Line
	12200 4950 11750 4950
Text Label 11750 4950 0    50   ~ 0
~IOCS7
Entry Wire Line
	11650 4850 11750 4950
$Sheet
S 9850 8800 1000 1000
U 5F1280A1
F0 "I/O Expansion" 50
F1 "expansion.sch" 50
F2 "D[0..7]" I R 10850 9450 50 
F3 "A[0..6]" I R 10850 9300 50 
F4 "~IOCS[0..4]" I L 9850 9300 50 
F5 "~READ" I R 10850 9100 50 
F6 "~WRITE" I R 10850 8950 50 
F7 "~RESET" I R 10850 9650 50 
F8 "~WAIT" O L 9850 9650 50 
F9 "~XIRQ[0..4]" O L 9850 9100 50 
F10 "~XCD[0..4]" O L 9850 9450 50 
$EndSheet
Entry Bus Bus
	11650 7200 11750 7300
Wire Bus Line
	12200 7300 11750 7300
Text Label 11750 7300 0    50   ~ 0
~IOCS[0..4]
Wire Wire Line
	13400 5050 13400 7250
Wire Wire Line
	13400 7250 13200 7250
Connection ~ 13400 5050
Wire Wire Line
	13550 5150 13550 7400
Wire Wire Line
	13550 7400 13200 7400
Connection ~ 13550 5150
Wire Wire Line
	14450 8000 13200 8000
Wire Bus Line
	13200 7550 14000 7550
Wire Bus Line
	14150 7700 13200 7700
Connection ~ 14000 5650
Connection ~ 9550 3800
Wire Bus Line
	9550 3800 14150 3800
Connection ~ 9700 3200
Wire Wire Line
	9700 3200 14300 3200
Connection ~ 9850 4100
Connection ~ 10000 4250
Wire Wire Line
	10000 4250 14450 4250
Connection ~ 10150 3950
Wire Wire Line
	2650 3950 10150 3950
Wire Wire Line
	3250 4100 9850 4100
Wire Wire Line
	2500 4250 10000 4250
Wire Wire Line
	2200 4550 10300 4550
Wire Bus Line
	4900 3550 7400 3550
Entry Bus Bus
	7400 3550 7500 3650
Wire Bus Line
	7500 3650 9400 3650
Text Label 7500 3650 0    50   ~ 0
A[0..6]
Wire Wire Line
	5400 3200 9700 3200
Wire Bus Line
	9400 3650 9400 6650
Connection ~ 9400 3650
Wire Bus Line
	9400 3650 14000 3650
Wire Bus Line
	14000 3650 14000 5650
Connection ~ 14000 3650
Wire Bus Line
	14000 3650 15650 3650
Text Label 5100 3550 0    50   ~ 0
A[0..23]
Entry Bus Bus
	7400 3550 7500 3450
Wire Bus Line
	7500 3450 7500 2150
Text Label 7500 3150 1    50   ~ 0
A[0..20]
Wire Wire Line
	5400 2350 5400 3200
Connection ~ 5400 2350
Wire Wire Line
	5400 2350 5550 2350
Entry Bus Bus
	4900 2650 5000 2550
Wire Bus Line
	5000 2550 5550 2550
Text Label 5000 2550 0    50   ~ 0
A[0..15]
Wire Wire Line
	3600 2850 3400 2850
Wire Wire Line
	3400 2850 3400 3350
Wire Wire Line
	3400 3350 6850 3350
Wire Wire Line
	6850 3350 6850 2000
Wire Wire Line
	6850 2000 6550 2000
Wire Wire Line
	3600 2550 3250 2550
Wire Wire Line
	3250 2550 3250 4100
Wire Wire Line
	3600 2400 3400 2400
Wire Wire Line
	2200 2250 2200 4550
Connection ~ 2200 2250
NoConn ~ 1950 2350
$Sheet
S 12200 7150 1000 950 
U 60CDEF2B
F0 "XIO Control" 50
F1 "XIO.sch" 50
F2 "A[0..6]" I R 13200 7550 50 
F3 "~IOCS[0..4]" I L 12200 7300 50 
F4 "R~W" I R 13200 7850 50 
F5 "~DBUS" I L 12200 7450 50 
F6 "D[0..7]" I R 13200 7700 50 
F7 "~READ" I R 13200 7400 50 
F8 "~WRITE" I R 13200 7250 50 
F9 "~XIRQ[0..4]" O L 12200 8000 50 
F10 "~ABORT" O L 12200 7600 50 
F11 "~XIRQ" O L 12200 7850 50 
F12 "~RESET" I R 13200 8000 50 
$EndSheet
Wire Wire Line
	14300 7850 13200 7850
NoConn ~ 12200 7600
Wire Wire Line
	11200 4700 6850 4700
Wire Wire Line
	6850 4700 6850 3350
Connection ~ 6850 3350
NoConn ~ 6550 2150
Wire Wire Line
	5550 1350 2550 1350
Wire Wire Line
	2550 1350 2550 1950
Wire Wire Line
	5550 1450 2650 1450
Wire Wire Line
	2650 1450 2650 2150
Connection ~ 3400 2050
Wire Wire Line
	4600 1950 5550 1950
Wire Wire Line
	2200 2250 3600 2250
Wire Wire Line
	3400 1550 5550 1550
Wire Wire Line
	3400 1550 3400 2050
NoConn ~ 9850 9100
NoConn ~ 9850 9300
NoConn ~ 9850 9450
NoConn ~ 9850 9650
Wire Wire Line
	10450 5900 10450 7700
Wire Wire Line
	10450 7700 8950 7700
Wire Wire Line
	10450 5900 12200 5900
Wire Wire Line
	12200 7450 11200 7450
Connection ~ 11650 2650
Wire Bus Line
	11650 2650 15650 2650
Wire Bus Line
	14000 5650 14000 7550
Wire Bus Line
	14150 5750 14150 7700
Wire Wire Line
	14300 3200 14300 7850
Wire Wire Line
	14450 4250 14450 8000
Wire Bus Line
	6550 2650 11650 2650
Wire Wire Line
	9850 4100 15650 4100
Wire Wire Line
	10150 3950 15650 3950
Wire Wire Line
	12200 7850 8950 7850
Wire Bus Line
	8950 8000 12200 8000
Wire Wire Line
	8950 6500 11550 6500
Wire Wire Line
	11200 4700 11200 7450
Wire Bus Line
	6550 7350 6550 7750
Wire Bus Line
	11650 2650 11650 7200
$Sheet
S 7950 6400 1000 1700
U 5E744ED7
F0 "VIA 65C22" 50
F1 "65c22.sch" 50
F2 "SPI3_MISO" I L 7950 7250 50 
F3 "SPI3_SCLK" O L 7950 7050 50 
F4 "SPI3_MOSI" O L 7950 7150 50 
F5 "QPHI3" I R 8950 7400 50 
F6 "~RES" I R 8950 7250 50 
F7 "~IRQ" O R 8950 7100 50 
F8 "R~W" I R 8950 6950 50 
F9 "~CS" I R 8950 6500 50 
F10 "A[0..6]" I R 8950 6650 50 
F11 "D[0..7]" B R 8950 6800 50 
F12 "SPI5_SCLK" O L 7950 6600 50 
F13 "SPI5_MOSI" O L 7950 6700 50 
F14 "SPI5_MISO" I L 7950 6800 50 
F15 "~SPI5_CS[1..3]" I L 7950 6500 50 
F16 "~SPI3_CS[0..3]" O L 7950 7350 50 
F17 "QPHI2" I R 8950 7550 50 
F18 "~UARTIRQ" I R 8950 7700 50 
F19 "~XIRQ" I R 8950 7850 50 
F20 "~XIRQ[0..4]" I R 8950 8000 50 
$EndSheet
$EndSCHEMATC
