Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 18:44:43 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  5           
LUTAR-1    Warning           LUT drives async reset alert             4           
TIMING-16  Warning           Large setup violation                    1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.060  -156976.047                  17860                38679        0.015        0.000                      0                38663        1.616        0.000                       0                 12499  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        {0.000 6.849}        13.699          72.998          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_15                                                              {0.000 6.927}        13.854          72.179          
  clk_out2_design_1_clk_wiz_15                                                              {0.000 105.872}      211.744         4.723           
  clk_out3_design_1_clk_wiz_15                                                              {0.000 4.963}        9.926           100.750         
  clkfbout_design_1_clk_wiz_15                                                              {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.826        0.000                      0                  928        0.097        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clock                                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_15                                                                   -5.214    -1811.146                   1063                30158        0.015        0.000                      0                30158        5.677        0.000                       0                 11314  
  clk_out2_design_1_clk_wiz_15                                                                  205.593        0.000                      0                  156        0.122        0.000                      0                  156        1.616        0.000                       0                    77  
  clk_out3_design_1_clk_wiz_15                                                                    0.972        0.000                      0                 1191        0.053        0.000                      0                 1191        3.983        0.000                       0                   621  
  clkfbout_design_1_clk_wiz_15                                                                                                                                                                                                               16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_design_1_clk_wiz_15                                                                VIRTUAL_clk_out1_design_1_clk_wiz_15                                                            -13.060      -86.791                      9                    9        0.312        0.000                      0                    9  
clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.468        0.000                      0                    8                                                                        
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                    -11.508  -147923.266                  16104                16104        1.728        0.000                      0                16104  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                     31.509        0.000                      0                    8                                                                        
clk_out2_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                     -5.140     -245.754                     56                   56        0.083        0.000                      0                   56  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                    -11.659     -598.128                     71                   71        1.472        0.000                      0                   71  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out3_design_1_clk_wiz_15                                                                    -10.632    -6512.260                    730                  730        1.705        0.000                      0                  730  
clk_out1_design_1_clk_wiz_15                                                                clk_out3_design_1_clk_wiz_15                                                                     -5.751     -704.796                    145                  145        0.117        0.000                      0                  145  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                     10.619        0.000                      0                  105        0.380        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.737        0.000                      0                  100        0.310        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out3_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_design_1_clk_wiz_15                                                                                                                                                            
(none)                                                                                                                                                                                  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out3_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 1.815ns (25.405%)  route 5.329ns (74.595%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.490     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.808    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X19Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X19Y98         FDRE (Setup_fdre_C_D)        0.031    36.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.340    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 25.826    

Slack (MET) :             25.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 2.049ns (29.108%)  route 4.990ns (70.892%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.885    10.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y98         LUT3 (Prop_lut3_I1_O)        0.332    10.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.323    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)        0.032    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 25.919    

Slack (MET) :             25.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.049ns (29.114%)  route 4.989ns (70.886%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.884    10.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y98         LUT3 (Prop_lut3_I1_O)        0.332    10.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.323    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)        0.031    36.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 25.920    

Slack (MET) :             25.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.049ns (29.171%)  route 4.975ns (70.829%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.870    10.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y98         LUT3 (Prop_lut3_I1_O)        0.332    10.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.323    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)        0.029    36.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.325    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                 25.931    

Slack (MET) :             26.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 2.049ns (29.842%)  route 4.817ns (70.158%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.712     9.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y98         LUT3 (Prop_lut3_I1_O)        0.332    10.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.323    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)        0.031    36.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                 26.091    

Slack (MET) :             26.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.207ns (32.864%)  route 4.509ns (67.136%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.419     3.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.874     5.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y95         LUT4 (Prop_lut4_I1_O)        0.329     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.984     6.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.327     7.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.578     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I2_O)        0.332    10.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X19Y97         FDRE (Setup_fdre_C_D)        0.029    36.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.338    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                 26.253    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.049ns (31.497%)  route 4.456ns (68.503%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.352     9.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y97         LUT3 (Prop_lut3_I1_O)        0.332     9.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X20Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.323    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X20Y97         FDRE (Setup_fdre_C_D)        0.029    36.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.325    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.049ns (31.511%)  route 4.453ns (68.489%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.073     9.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I1_O)        0.150     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.349     9.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y97         LUT3 (Prop_lut3_I1_O)        0.332     9.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X20Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.323    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X20Y97         FDRE (Setup_fdre_C_D)        0.031    36.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                 26.455    

Slack (MET) :             26.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.691ns (26.616%)  route 4.662ns (73.384%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.456     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.032     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.999     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.332     7.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.631     9.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X19Y98         FDRE (Setup_fdre_C_D)        0.029    36.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.338    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 26.615    

Slack (MET) :             27.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.964ns (16.900%)  route 4.740ns (83.100%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 36.006 - 33.000 ) 
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547     3.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X20Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_fdre_C_Q)         0.419     3.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/Q
                         net (fo=2, routed)           0.688     4.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][3]
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.297     4.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.800     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_i_3_n_0
    SLICE_X22Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.007     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.245     9.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X27Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.323    36.329    
                         clock uncertainty           -0.035    36.293    
    SLICE_X27Y87         FDRE (Setup_fdre_C_CE)      -0.205    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 27.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.828%)  route 0.258ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X30Y89         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.364     1.290    
    SLICE_X30Y89         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.056     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X23Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.381     1.272    
    SLICE_X23Y90         FDRE (Hold_fdre_C_D)         0.076     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X23Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.381     1.271    
    SLICE_X23Y89         FDRE (Hold_fdre_C_D)         0.075     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X18Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :         1063  Failing Endpoints,  Worst Slack       -5.214ns,  Total Violation    -1811.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.214ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        18.542ns  (logic 5.925ns (31.954%)  route 12.617ns (68.046%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.531 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.665 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.665    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.779 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.779    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.014 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][24]_i_2/O[0]
                         net (fo=2, routed)           0.818    17.832    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[24]
    SLICE_X6Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.510    12.531    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X6Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][24]/C
                         clock pessimism              0.573    13.104    
                         clock uncertainty           -0.297    12.807    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)       -0.188    12.619    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][24]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -17.832    
  -------------------------------------------------------------------
                         slack                                 -5.214    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 5.924ns (32.165%)  route 12.493ns (67.835%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.525 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.665 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.665    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.013 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[1]
                         net (fo=2, routed)           0.694    17.708    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[21]
    SLICE_X3Y33          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.504    12.525    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y33          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/C
                         clock pessimism              0.587    13.112    
                         clock uncertainty           -0.297    12.815    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)       -0.241    12.574    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][21]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        18.322ns  (logic 5.811ns (31.716%)  route 12.511ns (68.284%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.521 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.665 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.665    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.900 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[0]
                         net (fo=2, routed)           0.712    17.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[20]
    SLICE_X4Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.500    12.521    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X4Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][20]/C
                         clock pessimism              0.573    13.094    
                         clock uncertainty           -0.297    12.797    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)       -0.215    12.582    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][20]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -17.612    
  -------------------------------------------------------------------
                         slack                                 -5.030    

Slack (VIOLATED) :        -4.891ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        18.197ns  (logic 5.905ns (32.450%)  route 12.292ns (67.550%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 12.529 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.665 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.665    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.994 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[3]
                         net (fo=2, routed)           0.493    17.487    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[23]
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.508    12.529    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][23]/C
                         clock pessimism              0.587    13.116    
                         clock uncertainty           -0.297    12.819    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.222    12.597    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                 -4.891    

Slack (VIOLATED) :        -4.814ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        18.122ns  (logic 5.832ns (32.182%)  route 12.290ns (67.818%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 12.529 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.665 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.665    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.921 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[2]
                         net (fo=2, routed)           0.490    17.412    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[22]
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.508    12.529    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][22]/C
                         clock pessimism              0.587    13.116    
                         clock uncertainty           -0.297    12.819    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.221    12.598    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][22]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 -4.814    

Slack (VIOLATED) :        -4.539ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.824ns  (logic 5.530ns (31.026%)  route 12.294ns (68.974%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 12.529 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.619 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/O[3]
                         net (fo=2, routed)           0.495    17.114    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[19]
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.508    12.529    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][19]/C
                         clock pessimism              0.587    13.116    
                         clock uncertainty           -0.297    12.819    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.244    12.575    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][19]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -17.114    
  -------------------------------------------------------------------
                         slack                                 -4.539    

Slack (VIOLATED) :        -4.408ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 5.426ns (30.635%)  route 12.286ns (69.365%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 12.529 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.640 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.640    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.757 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.757    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.874 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.874    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[1]
                         net (fo=3, routed)           0.825    10.036    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[14]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.342 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_31_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.892    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.131 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_25/O[2]
                         net (fo=1, routed)           0.961    12.091    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[18]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.393 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20/O
                         net (fo=1, routed)           2.773    15.166    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_20_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.290 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][19]_i_13/O
                         net (fo=1, routed)           0.854    16.143    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[19]_1
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6/O
                         net (fo=1, routed)           0.000    16.267    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_6_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.515 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/O[2]
                         net (fo=2, routed)           0.487    17.002    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[18]
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.508    12.529    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][18]/C
                         clock pessimism              0.587    13.116    
                         clock uncertainty           -0.297    12.819    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.225    12.594    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][18]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                 -4.408    

Slack (VIOLATED) :        -4.377ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.680ns  (logic 5.882ns (33.270%)  route 11.798ns (66.730%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.522 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.860 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/O[1]
                         net (fo=3, routed)           0.732     9.592    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[2]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.306     9.898 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][3]_i_37/O
                         net (fo=1, routed)           0.000     9.898    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][3]_i_37_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.448    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][3]_i_28_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][7]_i_27_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.676    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_27_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.989 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/O[3]
                         net (fo=1, routed)           0.448    11.438    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[15]
    SLICE_X10Y94         LUT6 (Prop_lut6_I4_O)        0.306    11.744 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][15]_i_19/O
                         net (fo=1, routed)           0.657    12.401    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][15]_i_19_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.124    12.525 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][15]_i_14/O
                         net (fo=1, routed)           3.033    15.558    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[15]_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124    15.682 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][15]_i_6/O
                         net (fo=1, routed)           0.000    15.682    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][15]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.083 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.431 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/O[1]
                         net (fo=2, routed)           0.539    16.970    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[17]
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.501    12.522    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][17]/C
                         clock pessimism              0.587    13.109    
                         clock uncertainty           -0.297    12.812    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.219    12.593    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][17]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                 -4.377    

Slack (VIOLATED) :        -4.348ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.598ns  (logic 5.801ns (32.964%)  route 11.797ns (67.036%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.522 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.860 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/O[1]
                         net (fo=3, routed)           0.732     9.592    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[2]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.306     9.898 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][3]_i_37/O
                         net (fo=1, routed)           0.000     9.898    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][3]_i_37_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.448    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][3]_i_28_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][7]_i_27_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.784 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_27/O[0]
                         net (fo=1, routed)           0.831    11.615    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[8]
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.299    11.914 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][11]_i_24/O
                         net (fo=1, routed)           0.701    12.616    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][11]_i_24_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.124    12.740 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][11]_i_17/O
                         net (fo=1, routed)           2.524    15.264    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[11]
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.124    15.388 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][11]_i_9/O
                         net (fo=1, routed)           0.000    15.388    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][11]_i_9_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.920 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.920    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][11]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.268 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1/O[1]
                         net (fo=2, routed)           0.621    16.888    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[13]
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.501    12.522    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][13]/C
                         clock pessimism              0.587    13.109    
                         clock uncertainty           -0.297    12.812    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.271    12.541    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                 -4.348    

Slack (VIOLATED) :        -4.343ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.633ns  (logic 5.769ns (32.718%)  route 11.864ns (67.282%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.526 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.631    -0.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.291 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][2]/Q
                         net (fo=2, routed)           2.439     2.148    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]__0[2]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.296     2.444 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0/O
                         net (fo=2, routed)           1.570     4.014    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_1__0_n_0
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     4.138 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.138    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_4__0_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.514 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.063 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/O[3]
                         net (fo=3, routed)           1.548     6.612    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_4
    SLICE_X15Y85         LUT5 (Prop_lut5_I4_O)        0.307     6.919 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3/O
                         net (fo=2, routed)           0.830     7.749    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_i_7_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.406    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__4_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.860 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__5/O[1]
                         net (fo=3, routed)           0.732     9.592    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[2]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.306     9.898 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][3]_i_37/O
                         net (fo=1, routed)           0.000     9.898    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][3]_i_37_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.448 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.448    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][3]_i_28_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.562 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.562    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][7]_i_27_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.676 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.676    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][11]_i_27_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.989 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_27/O[3]
                         net (fo=1, routed)           0.448    11.438    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/matrixAOutSignal_0[15]
    SLICE_X10Y94         LUT6 (Prop_lut6_I4_O)        0.306    11.744 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][15]_i_19/O
                         net (fo=1, routed)           0.657    12.401    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][15]_i_19_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.124    12.525 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/tapped_delay_reg[5][15]_i_14/O
                         net (fo=1, routed)           3.033    15.558    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/delayInSignal_reg[15]_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.124    15.682 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][15]_i_6/O
                         net (fo=1, routed)           0.000    15.682    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][15]_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.083 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.083    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][15]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.318 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/O[0]
                         net (fo=2, routed)           0.605    16.923    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_next[5]_250[16]
    SLICE_X5Y35          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.505    12.526    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X5Y35          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][16]/C
                         clock pessimism              0.573    13.099    
                         clock uncertainty           -0.297    12.802    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)       -0.222    12.580    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_reg[5][16]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                 -4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.200%)  route 0.156ns (38.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.566    -0.524    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  <hidden>
                         net (fo=1, routed)           0.156    -0.220    <hidden>
    SLICE_X32Y50         LUT4 (Prop_lut4_I1_O)        0.098    -0.122 r  <hidden>
                         net (fo=1, routed)           0.000    -0.122    <hidden>
    SLICE_X32Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.832    -0.761    <hidden>
    SLICE_X32Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.258    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.137    <hidden>
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.084%)  route 0.229ns (61.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.589    -0.501    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X7Y50          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_1_reg[15]/Q
                         net (fo=1, routed)           0.229    -0.130    design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_2[6]
    SLICE_X7Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.861    -0.732    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X7Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_3_reg[6]/C
                         clock pessimism              0.503    -0.229    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.070    -0.159    design_1_i/PFC3PH_0/inst/u_real2uint8/Gain3_out1_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[10][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[9][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.990%)  route 0.230ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.560    -0.530    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X15Y57         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[10][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[10][27]/Q
                         net (fo=2, routed)           0.230    -0.158    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[10][42]_0[8]
    SLICE_X17Y58         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[9][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.826    -0.767    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X17Y58         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[9][27]/C
                         clock pessimism              0.498    -0.269    
    SLICE_X17Y58         FDRE (Hold_fdre_C_D)         0.076    -0.193    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[9][27]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.074%)  route 0.209ns (52.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.558    -0.532    design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/slowest_sync_clk
    SLICE_X16Y93         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.209    -0.181    design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/p_0_in
    SLICE_X15Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.136 r  design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.136    design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/Core_i_1_n_0
    SLICE_X15Y93         FDSE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.829    -0.763    design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/slowest_sync_clk
    SLICE_X15Y93         FDSE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/Core_reg/C
                         clock pessimism              0.498    -0.265    
    SLICE_X15Y93         FDSE (Hold_fdse_C_D)         0.091    -0.174    design_1_i/rst_clk_wiz_1_6M1/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.274ns (61.503%)  route 0.172ns (38.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X30Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][14]/Q
                         net (fo=1, routed)           0.172    -0.192    design_1_i/PFC3PH_0/u_real2uint8/Delay3_out1_2_reg[0]_59[14]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  design_1_i/PFC3PH_0/u_real2uint8/Add2_out1_1_reg[0][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][15]_0[6]
    SLICE_X30Y48         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.836    -0.757    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X30Y48         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][14]/C
                         clock pessimism              0.503    -0.254    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.134    -0.120    design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.521%)  route 0.235ns (62.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X15Y56         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][2]/Q
                         net (fo=1, routed)           0.235    -0.153    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0]_191[2]
    SLICE_X17Y55         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.826    -0.766    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X17Y55         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][2]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X17Y55         FDRE (Hold_fdre_C_D)         0.075    -0.193    design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[14][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[13][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.726%)  route 0.211ns (56.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.551    -0.539    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X12Y71         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[14][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[14][22]/Q
                         net (fo=2, routed)           0.211    -0.164    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[14][42]_0[3]
    SLICE_X17Y73         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[13][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.811    -0.781    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X17Y73         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[13][22]/C
                         clock pessimism              0.498    -0.283    
    SLICE_X17Y73         FDRE (Hold_fdre_C_D)         0.071    -0.212    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[13][22]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[3][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.887%)  route 0.210ns (56.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.556    -0.534    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X12Y83         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[3][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[3][17]/Q
                         net (fo=5, routed)           0.210    -0.160    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg_n_0_[3][17]
    SLICE_X18Y82         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.818    -0.774    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y82         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[2][17]/C
                         clock pessimism              0.498    -0.276    
    SLICE_X18Y82         FDRE (Hold_fdre_C_D)         0.063    -0.213    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg[2][17]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[4][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.800%)  route 0.253ns (64.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.557    -0.533    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X17Y59         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][42]/Q
                         net (fo=2, routed)           0.253    -0.139    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][42]_0[23]
    SLICE_X13Y62         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[4][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.825    -0.767    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X13Y62         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[4][42]/C
                         clock pessimism              0.498    -0.269    
    SLICE_X13Y62         FDRE (Hold_fdre_C_D)         0.071    -0.198    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[4][42]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[12][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[11][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.438%)  route 0.226ns (61.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.549    -0.541    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X15Y73         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[12][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[12][21]/Q
                         net (fo=2, routed)           0.226    -0.174    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[12][42]_0[2]
    SLICE_X16Y72         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[11][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.813    -0.779    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X16Y72         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[11][21]/C
                         clock pessimism              0.498    -0.281    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.047    -0.234    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[11][21]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_15
Waveform(ns):       { 0.000 6.927 }
Period(ns):         13.854
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y34      design_1_i/PFC3PH_0/inst/u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y28      design_1_i/PFC3PH_0/inst/u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y9       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y1       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y1       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y3       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y3       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y5       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y7       design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y31      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.854      199.506    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X28Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack      205.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             205.593ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.580ns (11.363%)  route 4.525ns (88.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 210.412 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.633     4.381    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.501   210.412    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/C
                         clock pessimism              0.493   210.905    
                         clock uncertainty           -0.501   210.403    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429   209.974    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]
  -------------------------------------------------------------------
                         required time                        209.974    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                205.593    

Slack (MET) :             205.593ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.580ns (11.363%)  route 4.525ns (88.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 210.412 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.633     4.381    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.501   210.412    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                         clock pessimism              0.493   210.905    
                         clock uncertainty           -0.501   210.403    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429   209.974    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]
  -------------------------------------------------------------------
                         required time                        209.974    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                205.593    

Slack (MET) :             205.593ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.580ns (11.363%)  route 4.525ns (88.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 210.412 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.633     4.381    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.501   210.412    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/C
                         clock pessimism              0.493   210.905    
                         clock uncertainty           -0.501   210.403    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429   209.974    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]
  -------------------------------------------------------------------
                         required time                        209.974    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                205.593    

Slack (MET) :             205.593ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.580ns (11.363%)  route 4.525ns (88.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 210.412 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.633     4.381    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.501   210.412    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/C
                         clock pessimism              0.493   210.905    
                         clock uncertainty           -0.501   210.403    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429   209.974    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]
  -------------------------------------------------------------------
                         required time                        209.974    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                205.593    

Slack (MET) :             205.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.492     4.240    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/C
                         clock pessimism              0.493   210.907    
                         clock uncertainty           -0.501   210.405    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429   209.976    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]
  -------------------------------------------------------------------
                         required time                        209.976    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                205.737    

Slack (MET) :             205.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.492     4.240    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/C
                         clock pessimism              0.493   210.907    
                         clock uncertainty           -0.501   210.405    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429   209.976    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]
  -------------------------------------------------------------------
                         required time                        209.976    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                205.737    

Slack (MET) :             205.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.492     4.240    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.493   210.907    
                         clock uncertainty           -0.501   210.405    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429   209.976    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                        209.976    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                205.737    

Slack (MET) :             205.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.492     4.240    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/C
                         clock pessimism              0.493   210.907    
                         clock uncertainty           -0.501   210.405    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429   209.976    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]
  -------------------------------------------------------------------
                         required time                        209.976    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                205.737    

Slack (MET) :             205.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          3.891     3.624    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.124     3.748 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.492     4.240    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/C
                         clock pessimism              0.493   210.907    
                         clock uncertainty           -0.501   210.405    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429   209.976    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]
  -------------------------------------------------------------------
                         required time                        209.976    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                205.737    

Slack (MET) :             205.883ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay_out1_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.456ns (9.380%)  route 4.406ns (90.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 210.388 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.618    -0.723    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.406     4.138    design_1_i/sine_3ph_0/inst/reset
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.478   210.388    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                         clock pessimism              0.493   210.881    
                         clock uncertainty           -0.501   210.380    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359   210.021    design_1_i/sine_3ph_0/inst/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                        210.021    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                205.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.562    -0.528    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.331    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.830    -0.762    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.528    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.075    -0.453    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.562    -0.528    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.320    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_1_in
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.830    -0.762    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.078    -0.450    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.558    -0.532    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.325    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.826    -0.766    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.532    
    SLICE_X16Y96         FDRE (Hold_fdre_C_D)         0.075    -0.457    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.558    -0.532    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.318    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_1_in4_in
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.826    -0.766    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.235    -0.532    
    SLICE_X16Y96         FDRE (Hold_fdre_C_D)         0.078    -0.454    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.590    -0.500    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y99          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.090    -0.268    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/seq_cnt[0]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec0__0
    SLICE_X2Y99          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.860    -0.732    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X2Y99          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.246    -0.487    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.367    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.878%)  route 0.147ns (44.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.590    -0.500    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y99          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.147    -0.212    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/seq_cnt[3]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.045    -0.167 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/p_3_out[0]
    SLICE_X6Y99          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.859    -0.734    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X6Y99          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.270    -0.465    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.121    -0.344    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.562    -0.528    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.121    -0.266    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_3_in1_in
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.830    -0.762    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.076    -0.452    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.562    -0.528    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.347    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X15Y99         LUT5 (Prop_lut5_I4_O)        0.098    -0.249 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.249    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.830    -0.762    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.235    -0.528    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.092    -0.436    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.562    -0.528    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y99         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.116    -0.270    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr
    SLICE_X15Y98         LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.830    -0.762    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.251    -0.512    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.091    -0.421    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.226ns (77.929%)  route 0.064ns (22.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.558    -0.532    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.064    -0.340    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X16Y96         LUT5 (Prop_lut5_I4_O)        0.098    -0.242 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.826    -0.766    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.235    -0.532    
    SLICE_X16Y96         FDRE (Hold_fdre_C_D)         0.092    -0.440    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_15
Waveform(ns):       { 0.000 105.872 }
Period(ns):         211.744
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         211.744     209.168    RAMB18_X0Y16     design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         211.744     209.168    RAMB18_X0Y17     design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         211.744     209.168    RAMB18_X0Y12     design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         211.744     209.589    BUFGCTRL_X0Y3    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.744     210.495    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X40Y14     <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X41Y5      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X0Y28      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X0Y27      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X0Y29      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.744     1.616      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X14Y98     design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X14Y98     design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X14Y98     design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X14Y98     design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_379_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 1.635ns (19.041%)  route 6.952ns (80.959%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.532 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.945     2.790    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.914 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2/O
                         net (fo=2, routed)           0.806     3.720    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_1/O
                         net (fo=32, routed)          2.374     6.218    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.152     6.370 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_540[0]_i_2/O
                         net (fo=11, routed)          1.177     7.547    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_540[0]_i_2_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.332     7.879 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_379[0]_i_1/O
                         net (fo=1, routed)           0.000     7.879    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_379[0]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_379_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.440     8.532    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_379_reg[0]/C
                         clock pessimism              0.573     9.105    
                         clock uncertainty           -0.284     8.820    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.031     8.851    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_379_reg[0]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_402_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 1.661ns (19.285%)  route 6.952ns (80.715%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.532 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.945     2.790    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.914 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2/O
                         net (fo=2, routed)           0.806     3.720    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_1/O
                         net (fo=32, routed)          2.374     6.218    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.152     6.370 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_540[0]_i_2/O
                         net (fo=11, routed)          1.177     7.547    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_540[0]_i_2_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.358     7.905 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_402[0]_i_1/O
                         net (fo=1, routed)           0.000     7.905    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_402[0]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_402_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.440     8.532    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_402_reg[0]/C
                         clock pessimism              0.573     9.105    
                         clock uncertainty           -0.284     8.820    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.075     8.895    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_402_reg[0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_376_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 1.399ns (16.373%)  route 7.145ns (83.627%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.532 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.945     2.790    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.914 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2/O
                         net (fo=2, routed)           0.806     3.720    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.844 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_1/O
                         net (fo=32, routed)          2.374     6.218    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.342 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_537[0]_i_2/O
                         net (fo=11, routed)          1.371     7.713    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_537[0]_i_2_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.837 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_376[0]_i_1/O
                         net (fo=1, routed)           0.000     7.837    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_376[0]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_376_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.440     8.532    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_376_reg[0]/C
                         clock pessimism              0.573     9.105    
                         clock uncertainty           -0.284     8.820    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.029     8.849    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_376_reg[0]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_399_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 1.427ns (16.646%)  route 7.145ns (83.354%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.532 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.945     2.790    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.914 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2/O
                         net (fo=2, routed)           0.806     3.720    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.844 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_1/O
                         net (fo=32, routed)          2.374     6.218    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.342 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_537[0]_i_2/O
                         net (fo=11, routed)          1.371     7.713    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_537[0]_i_2_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.152     7.865 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_399[0]_i_1/O
                         net (fo=1, routed)           0.000     7.865    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_399[0]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_399_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.440     8.532    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_399_reg[0]/C
                         clock pessimism              0.573     9.105    
                         clock uncertainty           -0.284     8.820    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.075     8.895    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_399_reg[0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_506_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.635ns (19.286%)  route 6.843ns (80.714%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.536 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.945     2.790    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.914 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2/O
                         net (fo=2, routed)           0.806     3.720    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_1/O
                         net (fo=32, routed)          1.874     5.718    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[2]
    SLICE_X37Y36         LUT5 (Prop_lut5_I1_O)        0.152     5.870 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_552[0]_i_2/O
                         net (fo=11, routed)          1.567     7.438    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_552[0]_i_2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I1_O)        0.332     7.770 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_506[0]_i_1/O
                         net (fo=1, routed)           0.000     7.770    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_506[0]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_506_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.444     8.536    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y37         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_506_reg[0]/C
                         clock pessimism              0.573     9.109    
                         clock uncertainty           -0.284     8.824    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)        0.031     8.855    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_506_reg[0]
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_529_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 1.663ns (19.552%)  route 6.843ns (80.448%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.536 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.945     2.790    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.914 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2/O
                         net (fo=2, routed)           0.806     3.720    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_2_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_55[2]_i_1/O
                         net (fo=32, routed)          1.874     5.718    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[2]
    SLICE_X37Y36         LUT5 (Prop_lut5_I1_O)        0.152     5.870 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_552[0]_i_2/O
                         net (fo=11, routed)          1.567     7.438    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_552[0]_i_2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I1_O)        0.360     7.798 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_529[0]_i_1/O
                         net (fo=1, routed)           0.000     7.798    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_529[0]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_529_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.444     8.536    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y37         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_529_reg[0]/C
                         clock pessimism              0.573     9.109    
                         clock uncertainty           -0.284     8.824    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)        0.075     8.899    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_529_reg[0]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_316_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 1.399ns (16.707%)  route 6.975ns (83.293%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.534 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.963     2.808    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.932 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4/O
                         net (fo=4, routed)           0.966     3.899    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.023 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[1]_i_2/O
                         net (fo=21, routed)          1.709     5.732    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[3]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.124     5.856 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_289_i_1/O
                         net (fo=12, routed)          1.686     7.542    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_8
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_316[0]_i_1/O
                         net (fo=1, routed)           0.000     7.666    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_316[0]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_316_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.442     8.534    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_316_reg[0]/C
                         clock pessimism              0.573     9.107    
                         clock uncertainty           -0.284     8.822    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.029     8.851    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_316_reg[0]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_339_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 1.399ns (16.707%)  route 6.975ns (83.293%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.534 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.963     2.808    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.932 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4/O
                         net (fo=4, routed)           0.966     3.899    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.023 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[1]_i_2/O
                         net (fo=21, routed)          1.709     5.732    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[3]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.124     5.856 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_289_i_1/O
                         net (fo=12, routed)          1.686     7.542    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_8
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_339[0]_i_1/O
                         net (fo=1, routed)           0.000     7.666    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_339[0]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_339_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.442     8.534    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_339_reg[0]/C
                         clock pessimism              0.573     9.107    
                         clock uncertainty           -0.284     8.822    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031     8.853    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_339_reg[0]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_362_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 1.429ns (17.005%)  route 6.975ns (82.995%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.534 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.963     2.808    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.932 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4/O
                         net (fo=4, routed)           0.966     3.899    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.023 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[1]_i_2/O
                         net (fo=21, routed)          1.709     5.732    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[3]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.124     5.856 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_289_i_1/O
                         net (fo=12, routed)          1.686     7.542    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_8
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.154     7.696 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_362[0]_i_1/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_362[0]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_362_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.442     8.534    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_362_reg[0]/C
                         clock pessimism              0.573     9.107    
                         clock uncertainty           -0.284     8.822    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.075     8.897    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_362_reg[0]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.926ns  (clk_out3_design_1_clk_wiz_15 rise@9.926ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 1.427ns (16.985%)  route 6.975ns (83.015%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.534 - 9.926 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.230 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg[9]/Q
                         net (fo=3, routed)           1.012     0.782    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_74_reg_n_0_[9]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.301     1.083 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9/O
                         net (fo=1, routed)           0.638     1.721    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_9_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7/O
                         net (fo=5, routed)           0.963     2.808    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_7_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.932 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4/O
                         net (fo=4, routed)           0.966     3.899    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[3]_i_4_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.023 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_78[1]_i_2/O
                         net (fo=21, routed)          1.709     5.732    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p1829_tmp[3]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.124     5.856 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_289_i_1/O
                         net (fo=12, routed)          1.686     7.542    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_8
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.152     7.694 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_546[0]_i_1/O
                         net (fo=1, routed)           0.000     7.694    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/functionOutput_22
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      9.926     9.926 r  
    M9                                                0.000     9.926 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.926    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.320 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.482    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.420 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.001    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.092 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.442     8.534    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_546_reg[0]/C
                         clock pessimism              0.573     9.107    
                         clock uncertainty           -0.284     8.822    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.075     8.897    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_546_reg[0]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  1.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.887%)  route 0.131ns (48.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.593    -0.497    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.225    design_1_i/MCP_DRIVER_0/inst/Delay7_reg[0]
    SLICE_X36Y45         SRL16E                                       r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.863    -0.730    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X36Y45         SRL16E                                       r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
                         clock pessimism              0.269    -0.461    
    SLICE_X36Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.278    design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.562    -0.528    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.331    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X29Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.832    -0.761    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.528    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.075    -0.453    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.561    -0.529    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.309    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.831    -0.762    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.060    -0.469    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.562    -0.528    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.302    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045    -0.257 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X29Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.832    -0.761    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.247    -0.515    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.092    -0.423    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.537%)  route 0.183ns (56.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.593    -0.497    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/Q
                         net (fo=2, routed)           0.183    -0.173    design_1_i/MCP_DRIVER_0/inst/Delay10_reg[0]
    SLICE_X36Y45         SRL16E                                       r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.863    -0.730    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X36Y45         SRL16E                                       r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
                         clock pessimism              0.269    -0.461    
    SLICE_X36Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.344    design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.592    -0.498    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X39Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.191    design_1_i/MCP_DRIVER_0/inst/Delay8_reg[0]
    SLICE_X40Y41         SRL16E                                       r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.863    -0.730    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y41         SRL16E                                       r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
                         clock pessimism              0.248    -0.482    
    SLICE_X40Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.365    design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.824%)  route 0.074ns (26.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.561    -0.529    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y54         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.074    -0.290    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/seq_cnt[3]
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.245 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/p_3_out[0]
    SLICE_X31Y54         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.831    -0.762    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/slowest_sync_clk
    SLICE_X31Y54         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.092    -0.424    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.710%)  route 0.125ns (43.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.561    -0.529    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.125    -0.239    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/p_3_in6_in
    SLICE_X31Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.831    -0.762    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.270    -0.493    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.075    -0.418    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.105%)  route 0.125ns (46.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.588    -0.502    design_1_i/amc_simulator_0/inst/clk
    SLICE_X39Y16         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]/Q
                         net (fo=4, routed)           0.125    -0.236    design_1_i/amc_simulator_0/inst/Delay_reg[0]
    SLICE_X41Y15         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.858    -0.735    design_1_i/amc_simulator_0/inst/clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.070    -0.417    design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.589    -0.501    design_1_i/amc_simulator_2/inst/clk
    SLICE_X39Y13         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.239    design_1_i/amc_simulator_2/inst/Delay_reg[10]
    SLICE_X39Y14         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.859    -0.734    design_1_i/amc_simulator_2/inst/clk
    SLICE_X39Y14         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[10]/C
                         clock pessimism              0.248    -0.486    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.066    -0.420    design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_15
Waveform(ns):       { 0.000 4.963 }
Period(ns):         9.926
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.926       7.770      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         9.926       8.677      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X38Y44     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[3]_inst_Delay6_reg_reg_r_1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X40Y47     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X40Y43     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[3]_inst_Delay6_reg_reg_r_1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X40Y47     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X20Y32     design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.926       8.926      SLICE_X6Y28      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.926       203.434    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X40Y41     design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X40Y41     design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X36Y45     design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X40Y41     design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.963       3.983      SLICE_X40Y41     design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[2]_srl2___inst_Delay6_reg_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  clkfbout_design_1_clk_wiz_15

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_15
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15

Setup :            9  Failing Endpoints,  Worst Slack      -13.060ns,  Total Violation      -86.791ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        10.961ns  (logic 6.220ns (56.751%)  route 4.740ns (43.249%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 9259.734 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.563  9259.733    design_1_i/amc_simulator_1/inst/u_cnter/clk
    SLICE_X33Y14         FDRE                                         r  design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.456  9260.189 f  design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/Q
                         net (fo=3, routed)           0.463  9260.653    design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124  9260.777 r  design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
                         net (fo=1, routed)           0.307  9261.085    design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124  9261.209 f  design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
                         net (fo=1, routed)           0.151  9261.360    design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124  9261.484 r  design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_2/O
                         net (fo=19, routed)          0.214  9261.698    design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124  9261.822 r  design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_1/O
                         net (fo=1, routed)           0.621  9262.443    design_1_i/amc_simulator_1/inst/delay_out[0]
    SLICE_X33Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580  9263.023 r  design_1_i/amc_simulator_1/inst/dc_vb_carry/CO[3]
                         net (fo=1, routed)           0.000  9263.023    design_1_i/amc_simulator_1/inst/dc_vb_carry_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  9263.138 r  design_1_i/amc_simulator_1/inst/dc_vb_carry__0/CO[3]
                         net (fo=1, routed)           0.000  9263.138    design_1_i/amc_simulator_1/inst/dc_vb_carry__0_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  9263.252 r  design_1_i/amc_simulator_1/inst/dc_vb_carry__1/CO[3]
                         net (fo=1, routed)           0.000  9263.252    design_1_i/amc_simulator_1/inst/dc_vb_carry__1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  9263.491 r  design_1_i/amc_simulator_1/inst/dc_vb_carry__2/O[2]
                         net (fo=2, routed)           0.858  9264.350    design_1_i/amc_simulator_1/inst/u_cnter/dc_vb[14]
    SLICE_X35Y12         LUT4 (Prop_lut4_I2_O)        0.302  9264.651 r  design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_5/O
                         net (fo=1, routed)           0.000  9264.651    design_1_i/amc_simulator_1/inst/u_cnter_n_17
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  9265.053 r  design_1_i/amc_simulator_1/inst/pwm_carry__0/CO[3]
                         net (fo=1, routed)           2.126  9267.179    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.518  9270.697 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000  9270.697    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9270.694    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -12.866ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        10.702ns  (logic 6.142ns (57.394%)  route 4.560ns (42.606%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 9259.799 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.628  9259.798    design_1_i/amc_simulator_2/inst/u_cnter/clk
    SLICE_X35Y12         FDRE                                         r  design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456  9260.254 r  design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica/Q
                         net (fo=3, routed)           0.654  9260.908    design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN
    SLICE_X39Y12         LUT3 (Prop_lut3_I1_O)        0.124  9261.032 r  design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
                         net (fo=1, routed)           0.151  9261.184    design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124  9261.308 f  design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
                         net (fo=1, routed)           0.302  9261.610    design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.124  9261.734 r  design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_2/O
                         net (fo=19, routed)          0.674  9262.408    design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14
    SLICE_X38Y11         LUT3 (Prop_lut3_I2_O)        0.124  9262.532 r  design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_5/O
                         net (fo=1, routed)           0.000  9262.532    design_1_i/amc_simulator_2/inst/delay_out[1]
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  9263.064 r  design_1_i/amc_simulator_2/inst/dc_vb_carry/CO[3]
                         net (fo=1, routed)           0.000  9263.064    design_1_i/amc_simulator_2/inst/dc_vb_carry_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  9263.179 r  design_1_i/amc_simulator_2/inst/dc_vb_carry__0/CO[3]
                         net (fo=1, routed)           0.000  9263.179    design_1_i/amc_simulator_2/inst/dc_vb_carry__0_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  9263.293 r  design_1_i/amc_simulator_2/inst/dc_vb_carry__1/CO[3]
                         net (fo=1, routed)           0.000  9263.293    design_1_i/amc_simulator_2/inst/dc_vb_carry__1_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  9263.532 r  design_1_i/amc_simulator_2/inst/dc_vb_carry__2/O[2]
                         net (fo=2, routed)           0.807  9264.340    design_1_i/amc_simulator_2/inst/u_cnter/dc_vb[14]
    SLICE_X40Y12         LUT4 (Prop_lut4_I2_O)        0.302  9264.642 r  design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_5/O
                         net (fo=1, routed)           0.000  9264.642    design_1_i/amc_simulator_2/inst/u_cnter_n_17
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  9265.018 r  design_1_i/amc_simulator_2/inst/pwm_carry__0/CO[3]
                         net (fo=1, routed)           1.970  9266.988    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.513  9270.502 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000  9270.502    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9270.500    
  -------------------------------------------------------------------
                         slack                                -12.866    

Slack (VIOLATED) :        -12.866ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        10.705ns  (logic 6.193ns (57.848%)  route 4.512ns (42.152%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 9259.796 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.625  9259.795    design_1_i/amc_simulator_0/inst/u_cnter/clk
    SLICE_X41Y17         FDRE                                         r  design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456  9260.251 f  design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/Q
                         net (fo=3, routed)           0.510  9260.761    design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124  9260.885 r  design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5/O
                         net (fo=1, routed)           0.284  9261.169    design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124  9261.293 f  design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4/O
                         net (fo=1, routed)           0.149  9261.441    design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124  9261.565 r  design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_2/O
                         net (fo=19, routed)          0.398  9261.964    design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.124  9262.088 r  design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_1/O
                         net (fo=1, routed)           0.189  9262.277    design_1_i/amc_simulator_0/inst/delay_out[0]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  9262.872 r  design_1_i/amc_simulator_0/inst/dc_vb_carry/CO[3]
                         net (fo=1, routed)           0.000  9262.872    design_1_i/amc_simulator_0/inst/dc_vb_carry_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9262.989 r  design_1_i/amc_simulator_0/inst/dc_vb_carry__0/CO[3]
                         net (fo=1, routed)           0.000  9262.989    design_1_i/amc_simulator_0/inst/dc_vb_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  9263.305 r  design_1_i/amc_simulator_0/inst/dc_vb_carry__1/O[3]
                         net (fo=2, routed)           0.813  9264.118    design_1_i/amc_simulator_0/inst/u_cnter/dc_vb[11]
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.307  9264.425 r  design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_6/O
                         net (fo=1, routed)           0.000  9264.425    design_1_i/amc_simulator_0/inst/u_cnter_n_18
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  9264.823 r  design_1_i/amc_simulator_0/inst/pwm_carry__0/CO[3]
                         net (fo=1, routed)           2.168  9266.992    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.509  9270.501 r  va_OBUF_inst/O
                         net (fo=0)                   0.000  9270.501    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9270.500    
  -------------------------------------------------------------------
                         slack                                -12.866    

Slack (VIOLATED) :        -8.214ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        6.044ns  (logic 4.185ns (69.240%)  route 1.859ns (30.760%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 9259.805 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.634  9259.805    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.478  9260.282 r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[4]/Q
                         net (fo=1, routed)           1.859  9262.142    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.707  9265.849 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000  9265.849    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9265.849    
  -------------------------------------------------------------------
                         slack                                 -8.214    

Slack (VIOLATED) :        -8.106ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        5.936ns  (logic 4.129ns (69.558%)  route 1.807ns (30.442%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 9259.804 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633  9259.804    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419  9260.223 r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[4]/Q
                         net (fo=1, routed)           1.807  9262.029    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.710  9265.739 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000  9265.739    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9265.740    
  -------------------------------------------------------------------
                         slack                                 -8.106    

Slack (VIOLATED) :        -8.027ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        5.855ns  (logic 4.182ns (71.415%)  route 1.674ns (28.585%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.706ns = ( 9259.806 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.635  9259.806    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.478  9260.283 r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/Q
                         net (fo=1, routed)           1.674  9261.957    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.704  9265.660 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000  9265.660    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9265.661    
  -------------------------------------------------------------------
                         slack                                 -8.027    

Slack (VIOLATED) :        -7.937ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        5.766ns  (logic 4.054ns (70.308%)  route 1.712ns (29.692%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 9259.805 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.634  9259.805    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.518  9260.322 r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[4]/Q
                         net (fo=1, routed)           1.712  9262.034    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.536  9265.570 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000  9265.570    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9265.571    
  -------------------------------------------------------------------
                         slack                                 -7.937    

Slack (VIOLATED) :        -7.886ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        5.715ns  (logic 4.050ns (70.861%)  route 1.665ns (29.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.706ns = ( 9259.806 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.635  9259.806    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.518  9260.323 r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/Q
                         net (fo=1, routed)           1.665  9261.988    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.532  9265.520 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000  9265.520    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9265.521    
  -------------------------------------------------------------------
                         slack                                 -7.886    

Slack (VIOLATED) :        -7.828ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.013ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9260.524ns - clk_out3_design_1_clk_wiz_15 rise@9260.512ns)
  Data Path Delay:        5.658ns  (logic 3.985ns (70.433%)  route 1.673ns (29.567%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9260.524 - 9260.524 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 9259.804 - 9260.512 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   9260.512  9260.512 r  
    M9                                                0.000  9260.512 r  sys_clock (IN)
                         net (fo=0)                   0.000  9260.512    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  9261.977 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9263.210    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796  9256.414 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660  9258.074    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  9258.170 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.633  9259.804    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456  9260.260 r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[4]/Q
                         net (fo=1, routed)           1.673  9261.933    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.529  9265.462 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000  9265.462    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9260.524  9260.524 r  
                         ideal clock network latency
                                                      0.000  9260.524    
                         clock pessimism              0.000  9260.524    
                         clock uncertainty           -0.890  9259.635    
                         output delay                -2.000  9257.635    
  -------------------------------------------------------------------
                         required time                       9257.634    
                         arrival time                       -9265.462    
  -------------------------------------------------------------------
                         slack                                 -7.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 1.371ns (80.696%)  route 0.328ns (19.304%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.592    -0.498    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[4]/Q
                         net (fo=1, routed)           0.328    -0.029    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         1.230     1.202 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000     1.202    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 1.397ns (80.779%)  route 0.332ns (19.221%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.594    -0.496    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[4]/Q
                         net (fo=1, routed)           0.332     0.001    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         1.233     1.233 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000     1.233    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.401ns (79.822%)  route 0.354ns (20.178%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.593    -0.497    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[4]/Q
                         net (fo=1, routed)           0.354     0.021    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.237     1.259 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000     1.259    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.434ns (81.403%)  route 0.328ns (18.597%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.594    -0.496    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.348 r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[4]/Q
                         net (fo=1, routed)           0.328    -0.020    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.286     1.266 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000     1.266    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.418ns (78.207%)  route 0.395ns (21.793%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.592    -0.498    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[4]/Q
                         net (fo=1, routed)           0.395     0.025    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.290     1.315 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000     1.315    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 1.438ns (77.637%)  route 0.414ns (22.363%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.593    -0.497    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[4]/Q
                         net (fo=1, routed)           0.414     0.065    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.290     1.355 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     1.355    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 1.513ns (72.309%)  route 0.580ns (27.691%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.590    -0.500    design_1_i/amc_simulator_2/inst/u_cnter/clk
    SLICE_X40Y12         FDRE                                         r  design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]_replica/Q
                         net (fo=2, routed)           0.137    -0.199    design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]_repN
    SLICE_X40Y12         LUT4 (Prop_lut4_I2_O)        0.044    -0.155 r  design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.155    design_1_i/amc_simulator_2/inst/u_cnter_n_21
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.064 r  design_1_i/amc_simulator_2/inst/pwm_carry__0/CO[3]
                         net (fo=1, routed)           0.442     0.379    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.214     1.593 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000     1.593    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.534ns (70.534%)  route 0.641ns (29.466%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.589    -0.501    design_1_i/amc_simulator_1/inst/u_cnter/clk
    SLICE_X35Y12         FDRE                                         r  design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica_1/Q
                         net (fo=2, routed)           0.156    -0.204    design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN_1
    SLICE_X35Y12         LUT4 (Prop_lut4_I2_O)        0.042    -0.162 r  design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.162    design_1_i/amc_simulator_1/inst/u_cnter_n_24
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.030 r  design_1_i/amc_simulator_1/inst/pwm_carry__0/CO[3]
                         net (fo=1, routed)           0.485     0.455    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.219     1.674 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000     1.674    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.490ns (67.918%)  route 0.704ns (32.082%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.585    -0.505    design_1_i/amc_simulator_0/inst/u_cnter/clk
    SLICE_X35Y18         FDRE                                         r  design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]_replica/Q
                         net (fo=2, routed)           0.181    -0.183    design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]_repN
    SLICE_X37Y18         LUT4 (Prop_lut4_I1_O)        0.045    -0.138 r  design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.138    design_1_i/amc_simulator_0/inst/u_cnter_n_22
    SLICE_X37Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.044 r  design_1_i/amc_simulator_0/inst/pwm_carry__0/CO[3]
                         net (fo=1, routed)           0.522     0.479    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.210     1.689 r  va_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.890     0.890    
                         output delay                -0.000     0.890    
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.799    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.330ns  (logic 0.518ns (38.962%)  route 0.812ns (61.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.812     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X28Y91         FDCE (Setup_fdce_C_D)       -0.056    13.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 12.468    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.195ns  (logic 0.518ns (43.351%)  route 0.677ns (56.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.677     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)       -0.095    13.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                 12.564    

Slack (MET) :             12.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.610%)  route 0.725ns (61.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X25Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.725     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X25Y90         FDCE (Setup_fdce_C_D)       -0.095    13.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 12.578    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.128ns  (logic 0.456ns (40.434%)  route 0.672ns (59.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X25Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.672     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X25Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X25Y90         FDCE (Setup_fdce_C_D)       -0.093    13.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 12.633    

Slack (MET) :             12.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        0.950ns  (logic 0.419ns (44.083%)  route 0.531ns (55.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X25Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.531     0.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X20Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X20Y91         FDCE (Setup_fdce_C_D)       -0.270    13.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 12.634    

Slack (MET) :             12.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.419%)  route 0.524ns (55.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X25Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.524     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X21Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X21Y91         FDCE (Setup_fdce_C_D)       -0.268    13.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 12.643    

Slack (MET) :             12.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.115ns  (logic 0.518ns (46.453%)  route 0.597ns (53.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.597     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)       -0.093    13.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 12.646    

Slack (MET) :             12.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.514%)  route 0.592ns (56.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.592     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X32Y91         FDCE (Setup_fdce_C_D)       -0.047    13.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 12.759    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :        16104  Failing Endpoints,  Worst Slack      -11.508ns,  Total Violation  -147923.260ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.508ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.191ns  (logic 2.209ns (30.727%)  route 4.981ns (69.273%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 13437.332 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        0.717 13444.273    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.124 13444.397 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0/O
                         net (fo=15, routed)          0.907 13445.305    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I0_O)        0.124 13445.429 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0/O
                         net (fo=1, routed)           0.718 13446.146    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.124 13446.271 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_comp/O
                         net (fo=2, routed)           0.655 13446.925    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.124 13447.049 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1/O
                         net (fo=5, routed)           0.548 13447.597    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[0]
    SLICE_X11Y26         LUT5 (Prop_lut5_I4_O)        0.124 13447.721 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0/O
                         net (fo=2, routed)           0.190 13447.910    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[5]
    SLICE_X10Y26         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.428 13437.332    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X10Y26         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1/C
                         clock pessimism              0.000 13437.332    
                         clock uncertainty           -0.903 13436.430    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)       -0.028 13436.401    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.401    
                         arrival time                       -13447.909    
  -------------------------------------------------------------------
                         slack                                -11.508    

Slack (VIOLATED) :        -11.392ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.064ns  (logic 2.085ns (29.524%)  route 4.978ns (70.476%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.540 13445.097    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124 13445.221 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_109/O
                         net (fo=1, routed)           0.525 13445.745    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_109_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124 13445.869 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_53/O
                         net (fo=2, routed)           0.627 13446.496    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_53_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124 13446.620 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_22__0/O
                         net (fo=4, routed)           0.696 13447.316    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[20]
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.124 13447.440 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22/O
                         net (fo=2, routed)           0.343 13447.783    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[20]
    SLICE_X11Y55         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X11Y55         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.043 13436.391    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp
  -------------------------------------------------------------------
                         required time                      13436.391    
                         arrival time                       -13447.783    
  -------------------------------------------------------------------
                         slack                                -11.392    

Slack (VIOLATED) :        -11.392ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.064ns  (logic 2.085ns (29.524%)  route 4.978ns (70.476%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.540 13445.097    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.124 13445.221 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_109/O
                         net (fo=1, routed)           0.525 13445.745    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_109_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.124 13445.869 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_53/O
                         net (fo=2, routed)           0.627 13446.496    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_53_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124 13446.620 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_22__0/O
                         net (fo=4, routed)           0.696 13447.316    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[20]
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.124 13447.440 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22/O
                         net (fo=2, routed)           0.343 13447.783    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[20]
    SLICE_X11Y53         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp_1/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)       -0.043 13436.391    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_22_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.391    
                         arrival time                       -13447.783    
  -------------------------------------------------------------------
                         slack                                -11.392    

Slack (VIOLATED) :        -11.384ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_42_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.006ns  (logic 2.085ns (29.765%)  route 4.921ns (70.235%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.476 13445.033    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.124 13445.157 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_170/O
                         net (fo=1, routed)           0.689 13445.847    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_170_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.124 13445.971 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_93/O
                         net (fo=2, routed)           0.601 13446.572    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_93_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124 13446.696 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_42__0/O
                         net (fo=4, routed)           0.599 13447.296    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.124 13447.420 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_42/O
                         net (fo=2, routed)           0.307 13447.727    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[0]
    SLICE_X13Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_42_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X13Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_42_psdsp_1/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.092 13436.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_42_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.342    
                         arrival time                       -13447.726    
  -------------------------------------------------------------------
                         slack                                -11.384    

Slack (VIOLATED) :        -11.376ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.074ns  (logic 2.085ns (29.480%)  route 4.989ns (70.520%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.652 13445.208    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I5_O)        0.124 13445.332 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_128/O
                         net (fo=1, routed)           0.596 13445.928    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_128_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.124 13446.052 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_65/O
                         net (fo=2, routed)           0.444 13446.496    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_65_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124 13446.620 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_28__0/O
                         net (fo=4, routed)           0.704 13447.324    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[14]
    SLICE_X12Y51         LUT5 (Prop_lut5_I0_O)        0.124 13447.448 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28/O
                         net (fo=2, routed)           0.345 13447.793    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[14]
    SLICE_X12Y52         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X12Y52         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp_1/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)       -0.016 13436.418    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.418    
                         arrival time                       -13447.793    
  -------------------------------------------------------------------
                         slack                                -11.376    

Slack (VIOLATED) :        -11.366ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_39_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.037ns  (logic 2.085ns (29.634%)  route 4.952ns (70.366%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.196 13444.753    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124 13444.877 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_161/O
                         net (fo=1, routed)           0.792 13445.669    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_161_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.124 13445.793 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_87/O
                         net (fo=2, routed)           0.751 13446.544    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_87_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124 13446.668 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_39__0/O
                         net (fo=4, routed)           0.479 13447.147    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[3]
    SLICE_X14Y50         LUT5 (Prop_lut5_I0_O)        0.124 13447.271 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_39/O
                         net (fo=2, routed)           0.486 13447.758    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[3]
    SLICE_X15Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_39_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X15Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_39_psdsp_1/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X15Y51         FDRE (Setup_fdre_C_D)       -0.043 13436.391    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_39_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.391    
                         arrival time                       -13447.757    
  -------------------------------------------------------------------
                         slack                                -11.366    

Slack (VIOLATED) :        -11.364ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.065ns  (logic 2.085ns (29.517%)  route 4.980ns (70.483%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.652 13445.208    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I5_O)        0.124 13445.332 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_128/O
                         net (fo=1, routed)           0.596 13445.928    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_128_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.124 13446.052 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_65/O
                         net (fo=2, routed)           0.444 13446.496    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_65_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124 13446.620 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_28__0/O
                         net (fo=4, routed)           0.704 13447.324    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[14]
    SLICE_X12Y51         LUT5 (Prop_lut5_I0_O)        0.124 13447.448 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28/O
                         net (fo=2, routed)           0.336 13447.784    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[14]
    SLICE_X14Y50         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X14Y50         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.013 13436.421    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28_psdsp
  -------------------------------------------------------------------
                         required time                      13436.421    
                         arrival time                       -13447.784    
  -------------------------------------------------------------------
                         slack                                -11.364    

Slack (VIOLATED) :        -11.347ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.966ns  (logic 1.961ns (28.157%)  route 5.005ns (71.843%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 13437.330 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 f  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 f  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 f  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.586 13445.143    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124 13445.267 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][15]_i_3/O
                         net (fo=2, routed)           0.419 13445.686    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][15]_i_3_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124 13445.810 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0/O
                         net (fo=2, routed)           1.232 13447.042    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_40__0_n_0_alias
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124 13447.166 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_comp/O
                         net (fo=2, routed)           0.519 13447.686    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20]
    SLICE_X11Y25         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.426 13437.330    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X11Y25         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp/C
                         clock pessimism              0.000 13437.330    
                         clock uncertainty           -0.903 13436.428    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.089 13436.339    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp
  -------------------------------------------------------------------
                         required time                      13436.338    
                         arrival time                       -13447.685    
  -------------------------------------------------------------------
                         slack                                -11.347    

Slack (VIOLATED) :        -11.342ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.009ns  (logic 2.085ns (29.752%)  route 4.924ns (70.248%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 13437.336 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.026 13445.583    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/E[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I5_O)        0.124 13445.707 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_164/O
                         net (fo=1, routed)           0.294 13446.001    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_164_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124 13446.125 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_89/O
                         net (fo=2, routed)           0.312 13446.438    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_89_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.124 13446.562 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_40__0/O
                         net (fo=4, routed)           0.512 13447.073    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/D[2]
    SLICE_X12Y51         LUT5 (Prop_lut5_I0_O)        0.124 13447.197 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40/O
                         net (fo=2, routed)           0.532 13447.729    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[2]
    SLICE_X13Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433 13437.336    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X13Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40_psdsp_1/C
                         clock pessimism              0.000 13437.336    
                         clock uncertainty           -0.903 13436.434    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.047 13436.387    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.387    
                         arrival time                       -13447.729    
  -------------------------------------------------------------------
                         slack                                -11.342    

Slack (VIOLATED) :        -11.335ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.966ns  (logic 1.961ns (28.157%)  route 5.005ns (71.843%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 13437.330 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 f  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 f  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248 13443.433    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124 13443.557 f  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.586 13445.143    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124 13445.267 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][15]_i_3/O
                         net (fo=2, routed)           0.419 13445.686    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][15]_i_3_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124 13445.810 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0/O
                         net (fo=2, routed)           1.232 13447.042    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_40__0_n_0_alias
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124 13447.166 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_comp/O
                         net (fo=2, routed)           0.519 13447.686    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20]
    SLICE_X11Y25         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.426 13437.330    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X11Y25         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1/C
                         clock pessimism              0.000 13437.330    
                         clock uncertainty           -0.903 13436.428    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.077 13436.351    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.351    
                         arrival time                       -13447.685    
  -------------------------------------------------------------------
                         slack                                -11.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.278ns (26.842%)  route 0.759ns (73.158%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.646     1.879    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X3Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.924 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11_i_2__3/O
                         net (fo=1, routed)           0.113     2.037    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11/DIA0
    SLICE_X2Y31          RAMD32                                       r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.853    -0.740    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11/WCLK
    SLICE_X2Y31          RAMD32                                       r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11/RAMA/CLK
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.903     0.162    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.309    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.741ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.233ns (27.007%)  route 0.631ns (72.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.631     1.864    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/clk_enable
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.853    -0.740    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[23]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.903     0.162    
    SLICE_X3Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.123    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.233ns (27.007%)  route 0.631ns (72.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.631     1.864    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/clk_enable
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.853    -0.740    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[6]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.903     0.162    
    SLICE_X3Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.123    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/wr_din_last_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mergedDelay_regin_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.233ns (27.007%)  route 0.631ns (72.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.631     1.864    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk_enable
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mergedDelay_regin_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.853    -0.740    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mergedDelay_regin_1_reg[2]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.903     0.162    
    SLICE_X3Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.123    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mergedDelay_regin_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.233ns (27.007%)  route 0.631ns (72.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.631     1.864    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/clk_enable
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.853    -0.740    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[2]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.903     0.162    
    SLICE_X3Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.123    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.233ns (26.725%)  route 0.640ns (73.275%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.640     1.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.854    -0.739    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.903     0.163    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.124    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.233ns (26.725%)  route 0.640ns (73.275%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.640     1.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.854    -0.739    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.903     0.163    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.124    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.233ns (26.725%)  route 0.640ns (73.275%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.640     1.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.854    -0.739    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0][11]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.903     0.163    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.124    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.233ns (26.725%)  route 0.640ns (73.275%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.640     1.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.854    -0.739    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][11]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.903     0.163    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.124    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.233ns (26.725%)  route 0.640ns (73.275%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.640     1.873    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.854    -0.739    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][11]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.903     0.163    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.124    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  1.749    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       31.509ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.509ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.223ns  (logic 0.419ns (34.259%)  route 0.804ns (65.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.804     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X25Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y93         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 31.509    

Slack (MET) :             31.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.198ns  (logic 0.419ns (34.986%)  route 0.779ns (65.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.779     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y91         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 31.532    

Slack (MET) :             31.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.541%)  route 0.595ns (55.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.595     1.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y91         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 31.707    

Slack (MET) :             31.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.190ns  (logic 0.518ns (43.525%)  route 0.672ns (56.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X18Y92         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.672     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y93         FDCE (Setup_fdce_C_D)       -0.071    32.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                 31.739    

Slack (MET) :             31.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.730%)  route 0.611ns (57.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.611     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y91         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 31.886    

Slack (MET) :             31.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.065%)  route 0.513ns (52.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X21Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.513     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y91         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                 31.938    

Slack (MET) :             31.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.436     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y91         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 31.953    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.481%)  route 0.447ns (49.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X25Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y91         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 32.002    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :           56  Failing Endpoints,  Worst Slack       -5.140ns,  Total Violation     -245.754ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.140ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        4.487ns  (logic 0.828ns (18.454%)  route 3.659ns (81.546%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 1481.017 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1481.486 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.616  1481.486    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456  1481.942 r  <hidden>
                         net (fo=1, routed)           0.851  1482.793    design_1_i/PFC3PH_0/inst/u_FET_CTRL/UP_L2
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124  1482.917 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_3/O
                         net (fo=1, routed)           1.825  1484.742    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_3_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I5_O)        0.124  1484.866 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_2/O
                         net (fo=1, routed)           0.983  1485.849    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_2_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124  1485.973 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_1/O
                         net (fo=1, routed)           0.000  1485.973    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_1_n_0
    SLICE_X23Y20         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433  1481.017    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X23Y20         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]/C
                         clock pessimism              0.408  1481.425    
                         clock uncertainty           -0.621  1480.804    
    SLICE_X23Y20         FDRE (Setup_fdre_C_D)        0.029  1480.833    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]
  -------------------------------------------------------------------
                         required time                       1480.833    
                         arrival time                       -1485.973    
  -------------------------------------------------------------------
                         slack                                 -5.140    

Slack (VIOLATED) :        -4.626ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.966ns  (logic 2.454ns (61.869%)  route 1.512ns (38.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 1481.094 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[4]
                         net (fo=1, routed)           1.512  1485.432    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[58]
    SLICE_X5Y46          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.510  1481.094    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X5Y46          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[58]/C
                         clock pessimism              0.408  1481.502    
                         clock uncertainty           -0.621  1480.881    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)       -0.075  1480.806    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[58]
  -------------------------------------------------------------------
                         required time                       1480.806    
                         arrival time                       -1485.432    
  -------------------------------------------------------------------
                         slack                                 -4.626    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.914ns  (logic 2.454ns (62.705%)  route 1.460ns (37.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 1481.473 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604  1481.473    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1483.927 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[1]
                         net (fo=1, routed)           1.460  1485.387    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[19]
    SLICE_X3Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[19]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)       -0.108  1480.774    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[19]
  -------------------------------------------------------------------
                         required time                       1480.774    
                         arrival time                       -1485.387    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.922ns  (logic 2.454ns (62.575%)  route 1.468ns (37.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 1481.094 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 1481.473 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604  1481.473    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454  1483.927 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOPADOP[0]
                         net (fo=1, routed)           1.468  1485.395    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[34]
    SLICE_X3Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.510  1481.094    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[34]/C
                         clock pessimism              0.408  1481.502    
                         clock uncertainty           -0.621  1480.881    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.047  1480.834    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[34]
  -------------------------------------------------------------------
                         required time                       1480.834    
                         arrival time                       -1485.395    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.559ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.904ns  (logic 2.454ns (62.859%)  route 1.450ns (37.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[3]
                         net (fo=1, routed)           1.450  1485.369    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[57]
    SLICE_X3Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[57]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)       -0.072  1480.810    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[57]
  -------------------------------------------------------------------
                         required time                       1480.810    
                         arrival time                       -1485.369    
  -------------------------------------------------------------------
                         slack                                 -4.559    

Slack (VIOLATED) :        -4.517ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.838ns  (logic 2.454ns (63.931%)  route 1.384ns (36.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[13]
                         net (fo=1, routed)           1.384  1485.304    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[67]
    SLICE_X1Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[67]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X1Y43          FDRE (Setup_fdre_C_D)       -0.095  1480.787    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[67]
  -------------------------------------------------------------------
                         required time                       1480.787    
                         arrival time                       -1485.304    
  -------------------------------------------------------------------
                         slack                                 -4.517    

Slack (VIOLATED) :        -4.510ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.856ns  (logic 2.454ns (63.646%)  route 1.402ns (36.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[2]
                         net (fo=1, routed)           1.402  1485.321    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[56]
    SLICE_X3Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[56]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)       -0.071  1480.811    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[56]
  -------------------------------------------------------------------
                         required time                       1480.811    
                         arrival time                       -1485.321    
  -------------------------------------------------------------------
                         slack                                 -4.510    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.850ns  (logic 2.454ns (63.735%)  route 1.396ns (36.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 1481.089 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 1481.473 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604  1481.473    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454  1483.927 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[10]
                         net (fo=1, routed)           1.396  1485.324    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[46]
    SLICE_X3Y34          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.505  1481.089    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y34          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]/C
                         clock pessimism              0.408  1481.497    
                         clock uncertainty           -0.621  1480.876    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.061  1480.815    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]
  -------------------------------------------------------------------
                         required time                       1480.815    
                         arrival time                       -1485.324    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.846ns  (logic 2.454ns (63.813%)  route 1.392ns (36.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[15]
                         net (fo=1, routed)           1.392  1485.311    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[69]
    SLICE_X3Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)       -0.075  1480.807    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]
  -------------------------------------------------------------------
                         required time                       1480.807    
                         arrival time                       -1485.311    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.491ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.864ns  (logic 2.454ns (63.512%)  route 1.410ns (36.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 1481.093 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 1481.473 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604  1481.473    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454  1483.927 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[12]
                         net (fo=1, routed)           1.410  1485.337    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[30]
    SLICE_X6Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.509  1481.093    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X6Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]/C
                         clock pessimism              0.408  1481.501    
                         clock uncertainty           -0.621  1480.880    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)       -0.034  1480.846    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]
  -------------------------------------------------------------------
                         required time                       1480.846    
                         arrival time                       -1485.337    
  -------------------------------------------------------------------
                         slack                                 -4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.585ns (56.872%)  route 0.444ns (43.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[9]
                         net (fo=1, routed)           0.444     0.544    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[45]
    SLICE_X8Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.831    -0.762    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[45]/C
                         clock pessimism              0.550    -0.212    
                         clock uncertainty            0.621     0.409    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.052     0.461    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.585ns (54.136%)  route 0.496ns (45.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[0]
                         net (fo=1, routed)           0.496     0.596    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[18]
    SLICE_X4Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.859    -0.734    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X4Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[18]/C
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.621     0.437    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.072     0.509    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.585ns (55.742%)  route 0.464ns (44.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.600    -0.489    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.096 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[8]
                         net (fo=1, routed)           0.464     0.560    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[62]
    SLICE_X8Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.831    -0.762    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X8Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[62]/C
                         clock pessimism              0.550    -0.212    
                         clock uncertainty            0.621     0.409    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.063     0.472    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.585ns (54.438%)  route 0.490ns (45.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[10]
                         net (fo=1, routed)           0.490     0.590    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[28]
    SLICE_X2Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.862    -0.731    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X2Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]/C
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.621     0.440    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.060     0.500    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.585ns (54.445%)  route 0.489ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[12]
                         net (fo=1, routed)           0.489     0.590    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[48]
    SLICE_X2Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.861    -0.732    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X2Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]/C
                         clock pessimism              0.550    -0.182    
                         clock uncertainty            0.621     0.439    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.059     0.498    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.585ns (53.699%)  route 0.504ns (46.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[4]
                         net (fo=1, routed)           0.504     0.605    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[40]
    SLICE_X3Y37          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.858    -0.735    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y37          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[40]/C
                         clock pessimism              0.550    -0.185    
                         clock uncertainty            0.621     0.436    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.076     0.512    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.585ns (55.555%)  route 0.468ns (44.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[14]
                         net (fo=1, routed)           0.468     0.569    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[50]
    SLICE_X9Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.831    -0.762    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]/C
                         clock pessimism              0.550    -0.212    
                         clock uncertainty            0.621     0.409    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.066     0.475    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.585ns (54.421%)  route 0.490ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[4]
                         net (fo=1, routed)           0.490     0.591    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[22]
    SLICE_X5Y44          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X5Y44          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.621     0.438    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.058     0.496    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.585ns (53.697%)  route 0.504ns (46.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y16         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[15]
                         net (fo=1, routed)           0.504     0.605    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[51]
    SLICE_X7Y44          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X7Y44          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.621     0.438    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.072     0.510    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.585ns (54.092%)  route 0.496ns (45.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y17         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[14]
                         net (fo=1, routed)           0.496     0.597    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[32]
    SLICE_X3Y34          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.856    -0.737    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y34          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]/C
                         clock pessimism              0.550    -0.187    
                         clock uncertainty            0.621     0.434    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.066     0.500    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :           71  Failing Endpoints,  Worst Slack      -11.659ns,  Total Violation     -598.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.659ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.549ns  (logic 1.837ns (40.385%)  route 2.712ns (59.615%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 9738.924 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           2.712  9749.167    <hidden>
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.124  9749.291 r  <hidden>
                         net (fo=1, routed)           0.000  9749.291    <hidden>
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9749.538 r  <hidden>
                         net (fo=1, routed)           0.000  9749.538    <hidden>
    SLICE_X41Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.516  9738.924    <hidden>
    SLICE_X41Y5          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.924    
                         clock uncertainty           -1.107  9737.816    
    SLICE_X41Y5          FDRE (Setup_fdre_C_D)        0.062  9737.878    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.879    
                         arrival time                       -9749.538    
  -------------------------------------------------------------------
                         slack                                -11.659    

Slack (VIOLATED) :        -11.506ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.438ns  (logic 1.842ns (41.501%)  route 2.596ns (58.499%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 9738.919 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           2.596  9749.052    <hidden>
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124  9749.176 r  <hidden>
                         net (fo=1, routed)           0.000  9749.176    <hidden>
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252  9749.428 r  <hidden>
                         net (fo=1, routed)           0.000  9749.428    <hidden>
    SLICE_X40Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511  9738.919    <hidden>
    SLICE_X40Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.919    
                         clock uncertainty           -1.107  9737.812    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.109  9737.921    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.921    
                         arrival time                       -9749.428    
  -------------------------------------------------------------------
                         slack                                -11.506    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.852ns  (logic 1.837ns (47.690%)  route 2.015ns (52.310%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 9738.908 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           2.015  9748.470    <hidden>
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124  9748.594 r  <hidden>
                         net (fo=1, routed)           0.000  9748.594    <hidden>
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.841 r  <hidden>
                         net (fo=1, routed)           0.000  9748.841    <hidden>
    SLICE_X0Y29          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.500  9738.907    <hidden>
    SLICE_X0Y29          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.907    
                         clock uncertainty           -1.107  9737.800    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062  9737.861    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.863    
                         arrival time                       -9748.841    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.744ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.615ns  (logic 1.837ns (50.818%)  route 1.778ns (49.182%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 9738.905 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.778  9748.233    <hidden>
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124  9748.357 r  <hidden>
                         net (fo=1, routed)           0.000  9748.357    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.604 r  <hidden>
                         net (fo=1, routed)           0.000  9748.604    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.497  9738.904    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.904    
                         clock uncertainty           -1.107  9737.797    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062  9737.858    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.859    
                         arrival time                       -9748.604    
  -------------------------------------------------------------------
                         slack                                -10.744    

Slack (VIOLATED) :        -10.653ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.527ns  (logic 1.837ns (52.087%)  route 1.690ns (47.913%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 9738.908 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.690  9748.145    <hidden>
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124  9748.269 r  <hidden>
                         net (fo=1, routed)           0.000  9748.269    <hidden>
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.516 r  <hidden>
                         net (fo=1, routed)           0.000  9748.516    <hidden>
    SLICE_X0Y30          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.500  9738.907    <hidden>
    SLICE_X0Y30          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.907    
                         clock uncertainty           -1.107  9737.800    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062  9737.861    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.863    
                         arrival time                       -9748.516    
  -------------------------------------------------------------------
                         slack                                -10.653    

Slack (VIOLATED) :        -10.602ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.475ns  (logic 1.837ns (52.866%)  route 1.638ns (47.134%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 9738.907 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.638  9748.093    <hidden>
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124  9748.217 r  <hidden>
                         net (fo=1, routed)           0.000  9748.217    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.464 r  <hidden>
                         net (fo=1, routed)           0.000  9748.464    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.499  9738.906    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.906    
                         clock uncertainty           -1.107  9737.799    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062  9737.860    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.862    
                         arrival time                       -9748.464    
  -------------------------------------------------------------------
                         slack                                -10.602    

Slack (VIOLATED) :        -8.958ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.349ns  (logic 1.713ns (39.403%)  route 2.635ns (60.597%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 9738.915 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.432  9744.887    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.011 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.657  9745.668    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124  9745.792 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.546  9746.338    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X0Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507  9738.915    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X0Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/C
                         clock pessimism              0.000  9738.915    
                         clock uncertainty           -1.107  9737.808    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429  9737.379    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                       9737.380    
                         arrival time                       -9746.337    
  -------------------------------------------------------------------
                         slack                                 -8.958    

Slack (VIOLATED) :        -8.958ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.349ns  (logic 1.713ns (39.403%)  route 2.635ns (60.597%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 9738.915 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.432  9744.887    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.011 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.657  9745.668    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124  9745.792 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.546  9746.338    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X0Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507  9738.915    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X0Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/C
                         clock pessimism              0.000  9738.915    
                         clock uncertainty           -1.107  9737.808    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429  9737.379    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                       9737.380    
                         arrival time                       -9746.337    
  -------------------------------------------------------------------
                         slack                                 -8.958    

Slack (VIOLATED) :        -8.909ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.303ns  (logic 1.713ns (39.824%)  route 2.589ns (60.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 9738.918 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.432  9744.887    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.011 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.657  9745.668    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124  9745.792 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.500  9746.292    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X0Y42          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510  9738.918    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X0Y42          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/C
                         clock pessimism              0.000  9738.918    
                         clock uncertainty           -1.107  9737.811    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429  9737.382    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                       9737.382    
                         arrival time                       -9746.292    
  -------------------------------------------------------------------
                         slack                                 -8.909    

Slack (VIOLATED) :        -8.909ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.303ns  (logic 1.713ns (39.824%)  route 2.589ns (60.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 9738.918 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.432  9744.887    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.011 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.657  9745.668    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124  9745.792 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.500  9746.292    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X0Y42          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510  9738.918    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X0Y42          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/C
                         clock pessimism              0.000  9738.918    
                         clock uncertainty           -1.107  9737.811    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429  9737.382    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                       9737.382    
                         arrival time                       -9746.292    
  -------------------------------------------------------------------
                         slack                                 -8.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.233ns (29.169%)  route 0.567ns (70.831%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.567     1.800    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.853    -0.740    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            1.107     0.367    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.328    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.233ns (29.169%)  route 0.567ns (70.831%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.567     1.800    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.853    -0.740    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            1.107     0.367    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.328    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.233ns (29.169%)  route 0.567ns (70.831%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.567     1.800    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.853    -0.740    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            1.107     0.367    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.328    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.233ns (29.169%)  route 0.567ns (70.831%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.567     1.800    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.853    -0.740    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            1.107     0.367    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.328    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.233ns (28.294%)  route 0.592ns (71.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.592     1.825    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.233ns (28.294%)  route 0.592ns (71.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.592     1.825    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.233ns (28.294%)  route 0.592ns (71.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.592     1.825    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.233ns (28.294%)  route 0.592ns (71.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.592     1.825    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.233ns (28.294%)  route 0.592ns (71.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.592     1.825    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.278ns (27.696%)  route 0.727ns (72.304%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.727     1.960    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y30          LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[0]_i_1/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[0]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.852    -0.741    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y30          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[0]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            1.107     0.366    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.091     0.457    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  1.548    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :          730  Failing Endpoints,  Worst Slack      -10.632ns,  Total Violation    -6512.260ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.632ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.363ns  (logic 1.713ns (26.928%)  route 4.650ns (73.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 7601.633 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.394  7610.176    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124  7610.300 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[3]_INST_0/O
                         net (fo=2, routed)           1.008  7611.308    design_1_i/MCP_DRIVER_0/inst/v1_1[3]
    SLICE_X41Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.517  7601.633    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]/C
                         clock pessimism              0.000  7601.633    
                         clock uncertainty           -0.890  7600.743    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.067  7600.676    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]
  -------------------------------------------------------------------
                         required time                       7600.676    
                         arrival time                       -7611.308    
  -------------------------------------------------------------------
                         slack                                -10.632    

Slack (VIOLATED) :        -10.615ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.372ns  (logic 1.713ns (26.891%)  route 4.658ns (73.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 7601.632 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.492  7610.274    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124  7610.398 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[7]_INST_0/O
                         net (fo=2, routed)           0.919  7611.316    design_1_i/MCP_DRIVER_0/inst/v1_1[7]
    SLICE_X39Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.516  7601.632    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X39Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/C
                         clock pessimism              0.000  7601.632    
                         clock uncertainty           -0.890  7600.742    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.040  7600.702    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]
  -------------------------------------------------------------------
                         required time                       7600.702    
                         arrival time                       -7611.317    
  -------------------------------------------------------------------
                         slack                                -10.615    

Slack (VIOLATED) :        -10.557ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.224ns  (logic 1.713ns (27.529%)  route 4.511ns (72.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 7601.564 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.333  7610.115    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.124  7610.239 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[6]_INST_0/O
                         net (fo=2, routed)           0.930  7611.169    design_1_i/MCP_DRIVER_0/inst/v1_1[6]
    SLICE_X31Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.448  7601.564    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X31Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/C
                         clock pessimism              0.000  7601.564    
                         clock uncertainty           -0.890  7600.674    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)       -0.062  7600.612    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]
  -------------------------------------------------------------------
                         required time                       7600.612    
                         arrival time                       -7611.169    
  -------------------------------------------------------------------
                         slack                                -10.557    

Slack (VIOLATED) :        -10.535ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.192ns  (logic 1.713ns (27.673%)  route 4.478ns (72.327%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 7601.559 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.033  7609.816    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.124  7609.940 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[13]_INST_0/O
                         net (fo=3, routed)           1.197  7611.137    design_1_i/amc_simulator_1/inst/v[13]
    SLICE_X33Y15         FDRE                                         r  design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.443  7601.559    design_1_i/amc_simulator_1/inst/clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]/C
                         clock pessimism              0.000  7601.559    
                         clock uncertainty           -0.890  7600.669    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)       -0.067  7600.602    design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]
  -------------------------------------------------------------------
                         required time                       7600.602    
                         arrival time                       -7611.137    
  -------------------------------------------------------------------
                         slack                                -10.535    

Slack (VIOLATED) :        -10.519ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.243ns  (logic 1.713ns (27.445%)  route 4.530ns (72.555%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7601.630 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.137  7609.919    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.124  7610.043 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]_INST_0/O
                         net (fo=2, routed)           1.145  7611.188    design_1_i/MCP_DRIVER_0/inst/v1_1[4]
    SLICE_X37Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.514  7601.630    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]/C
                         clock pessimism              0.000  7601.630    
                         clock uncertainty           -0.890  7600.740    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.071  7600.669    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]
  -------------------------------------------------------------------
                         required time                       7600.669    
                         arrival time                       -7611.188    
  -------------------------------------------------------------------
                         slack                                -10.519    

Slack (VIOLATED) :        -10.499ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.219ns  (logic 1.713ns (27.550%)  route 4.506ns (72.450%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 7601.622 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.808  7609.590    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124  7609.714 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[8]_INST_0/O
                         net (fo=2, routed)           1.450  7611.164    design_1_i/amc_simulator_0/inst/v[8]
    SLICE_X39Y18         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.506  7601.622    design_1_i/amc_simulator_0/inst/clk
    SLICE_X39Y18         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]/C
                         clock pessimism              0.000  7601.622    
                         clock uncertainty           -0.890  7600.732    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.067  7600.665    design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]
  -------------------------------------------------------------------
                         required time                       7600.666    
                         arrival time                       -7611.164    
  -------------------------------------------------------------------
                         slack                                -10.499    

Slack (VIOLATED) :        -10.483ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.208ns  (logic 1.713ns (27.603%)  route 4.494ns (72.397%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 7601.626 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.537  7610.320    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124  7610.444 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[12]_INST_0/O
                         net (fo=1, routed)           0.709  7611.152    design_1_i/amc_simulator_2/inst/v[12]
    SLICE_X39Y15         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.510  7601.626    design_1_i/amc_simulator_2/inst/clk
    SLICE_X39Y15         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]/C
                         clock pessimism              0.000  7601.626    
                         clock uncertainty           -0.890  7600.736    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)       -0.067  7600.669    design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]
  -------------------------------------------------------------------
                         required time                       7600.669    
                         arrival time                       -7611.152    
  -------------------------------------------------------------------
                         slack                                -10.483    

Slack (VIOLATED) :        -10.460ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.184ns  (logic 1.713ns (27.708%)  route 4.471ns (72.292%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 7601.626 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.107  7608.889    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X8Y30          LUT3 (Prop_lut3_I2_O)        0.124  7609.013 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[1]_INST_0/O
                         net (fo=2, routed)           2.116  7611.129    design_1_i/amc_simulator_0/inst/v[1]
    SLICE_X41Y15         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.510  7601.626    design_1_i/amc_simulator_0/inst/clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]/C
                         clock pessimism              0.000  7601.626    
                         clock uncertainty           -0.890  7600.736    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)       -0.067  7600.669    design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       7600.669    
                         arrival time                       -7611.129    
  -------------------------------------------------------------------
                         slack                                -10.460    

Slack (VIOLATED) :        -10.459ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.160ns  (logic 1.713ns (27.816%)  route 4.447ns (72.184%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 7601.629 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.271  7609.053    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.124  7609.177 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[5]_INST_0/O
                         net (fo=2, routed)           1.928  7611.105    design_1_i/amc_simulator_2/inst/v[5]
    SLICE_X39Y11         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.513  7601.629    design_1_i/amc_simulator_2/inst/clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]/C
                         clock pessimism              0.000  7601.629    
                         clock uncertainty           -0.890  7600.739    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)       -0.093  7600.646    design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]
  -------------------------------------------------------------------
                         required time                       7600.646    
                         arrival time                       -7611.105    
  -------------------------------------------------------------------
                         slack                                -10.459    

Slack (VIOLATED) :        -10.403ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out3_design_1_clk_wiz_15 rise@7602.950ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7602.945ns)
  Data Path Delay:        6.080ns  (logic 1.713ns (28.183%)  route 4.366ns (71.817%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 7601.559 - 7602.950 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7602.945 - 7602.945 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7602.945  7602.945 r  
                         ideal clock network latency
                                                      0.000  7602.945    
                         input delay                  2.000  7604.945    
    M14                                               0.000  7604.945 r  en (IN)
                         net (fo=0)                   0.000  7604.945    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  7606.410 r  en_IBUF_inst/O
                         net (fo=6371, routed)        1.248  7607.658    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.124  7607.782 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.939  7609.721    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X27Y36         LUT3 (Prop_lut3_I2_O)        0.124  7609.845 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[4]_INST_0/O
                         net (fo=2, routed)           1.180  7611.024    design_1_i/MCP_DRIVER_0/inst/v3_1[4]
    SLICE_X31Y35         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   7602.950  7602.950 r  
    M9                                                0.000  7602.950 r  sys_clock (IN)
                         net (fo=0)                   0.000  7602.950    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7604.344 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7605.506    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  7598.444 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  7600.025    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7600.116 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.443  7601.559    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X31Y35         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[4]/C
                         clock pessimism              0.000  7601.559    
                         clock uncertainty           -0.890  7600.669    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)       -0.047  7600.622    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[4]
  -------------------------------------------------------------------
                         required time                       7600.622    
                         arrival time                       -7611.025    
  -------------------------------------------------------------------
                         slack                                -10.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[1]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[3]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[5]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[2]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[5]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.233ns (28.530%)  route 0.585ns (71.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.585     1.818    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[9]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.890     0.152    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.113    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.233ns (26.860%)  route 0.636ns (73.140%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.636     1.869    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X7Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.852    -0.741    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X7Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            0.890     0.149    
    SLICE_X7Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.110    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.233ns (26.860%)  route 0.636ns (73.140%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.636     1.869    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X7Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.852    -0.741    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X7Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            0.890     0.149    
    SLICE_X7Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.110    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.233ns (26.860%)  route 0.636ns (73.140%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6371, routed)        0.636     1.869    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X7Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.852    -0.741    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X7Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[6]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            0.890     0.149    
    SLICE_X7Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.110    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  1.759    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :          145  Failing Endpoints,  Worst Slack       -5.751ns,  Total Violation     -704.796ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.751ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.286ns  (logic 0.704ns (13.318%)  route 4.582ns (86.682%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.162 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.394    72.707    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124    72.831 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[3]_INST_0/O
                         net (fo=2, routed)           1.008    73.838    design_1_i/MCP_DRIVER_0/inst/v1_1[3]
    SLICE_X41Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.517    68.162    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]/C
                         clock pessimism              0.408    68.571    
                         clock uncertainty           -0.417    68.154    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.067    68.087    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         68.087    
                         arrival time                         -73.838    
  -------------------------------------------------------------------
                         slack                                 -5.751    

Slack (VIOLATED) :        -5.734ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.295ns  (logic 0.704ns (13.296%)  route 4.591ns (86.704%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 68.161 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.492    72.804    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    72.928 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[7]_INST_0/O
                         net (fo=2, routed)           0.919    73.847    design_1_i/MCP_DRIVER_0/inst/v1_1[7]
    SLICE_X39Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.516    68.161    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X39Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/C
                         clock pessimism              0.408    68.570    
                         clock uncertainty           -0.417    68.153    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.040    68.113    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         68.113    
                         arrival time                         -73.847    
  -------------------------------------------------------------------
                         slack                                 -5.734    

Slack (VIOLATED) :        -5.677ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.147ns  (logic 0.704ns (13.677%)  route 4.443ns (86.323%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 68.093 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.333    72.645    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.124    72.769 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[6]_INST_0/O
                         net (fo=2, routed)           0.930    73.699    design_1_i/MCP_DRIVER_0/inst/v1_1[6]
    SLICE_X31Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.448    68.093    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X31Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/C
                         clock pessimism              0.408    68.502    
                         clock uncertainty           -0.417    68.085    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)       -0.062    68.023    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         68.023    
                         arrival time                         -73.699    
  -------------------------------------------------------------------
                         slack                                 -5.677    

Slack (VIOLATED) :        -5.654ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.115ns  (logic 0.704ns (13.764%)  route 4.411ns (86.236%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 68.088 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.033    72.346    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.124    72.470 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[13]_INST_0/O
                         net (fo=3, routed)           1.197    73.667    design_1_i/amc_simulator_1/inst/v[13]
    SLICE_X33Y15         FDRE                                         r  design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.443    68.088    design_1_i/amc_simulator_1/inst/clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]/C
                         clock pessimism              0.408    68.497    
                         clock uncertainty           -0.417    68.080    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)       -0.067    68.013    design_1_i/amc_simulator_1/inst/Delay_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         68.013    
                         arrival time                         -73.667    
  -------------------------------------------------------------------
                         slack                                 -5.654    

Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.166ns  (logic 0.704ns (13.627%)  route 4.462ns (86.373%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.159 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.137    72.449    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.124    72.573 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]_INST_0/O
                         net (fo=2, routed)           1.145    73.718    design_1_i/MCP_DRIVER_0/inst/v1_1[4]
    SLICE_X37Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.514    68.159    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]/C
                         clock pessimism              0.408    68.568    
                         clock uncertainty           -0.417    68.151    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.071    68.080    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         68.080    
                         arrival time                         -73.718    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.619ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.142ns  (logic 0.704ns (13.690%)  route 4.438ns (86.310%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 68.151 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.808    72.120    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124    72.244 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[8]_INST_0/O
                         net (fo=2, routed)           1.450    73.694    design_1_i/amc_simulator_0/inst/v[8]
    SLICE_X39Y18         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.506    68.151    design_1_i/amc_simulator_0/inst/clk
    SLICE_X39Y18         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]/C
                         clock pessimism              0.408    68.560    
                         clock uncertainty           -0.417    68.143    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.067    68.076    design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         68.076    
                         arrival time                         -73.694    
  -------------------------------------------------------------------
                         slack                                 -5.619    

Slack (VIOLATED) :        -5.603ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.130ns  (logic 0.704ns (13.722%)  route 4.426ns (86.278%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 68.155 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        2.537    72.850    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124    72.974 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[12]_INST_0/O
                         net (fo=1, routed)           0.709    73.683    design_1_i/amc_simulator_2/inst/v[12]
    SLICE_X39Y15         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.510    68.155    design_1_i/amc_simulator_2/inst/clk
    SLICE_X39Y15         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]/C
                         clock pessimism              0.408    68.564    
                         clock uncertainty           -0.417    68.147    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)       -0.067    68.080    design_1_i/amc_simulator_2/inst/Delay_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         68.080    
                         arrival time                         -73.683    
  -------------------------------------------------------------------
                         slack                                 -5.603    

Slack (VIOLATED) :        -5.579ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.107ns  (logic 0.704ns (13.785%)  route 4.403ns (86.215%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 68.155 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.107    71.419    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X8Y30          LUT3 (Prop_lut3_I2_O)        0.124    71.543 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[1]_INST_0/O
                         net (fo=2, routed)           2.116    73.659    design_1_i/amc_simulator_0/inst/v[1]
    SLICE_X41Y15         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.510    68.155    design_1_i/amc_simulator_0/inst/clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]/C
                         clock pessimism              0.408    68.564    
                         clock uncertainty           -0.417    68.147    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)       -0.067    68.080    design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         68.080    
                         arrival time                         -73.659    
  -------------------------------------------------------------------
                         slack                                 -5.579    

Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.083ns  (logic 0.704ns (13.850%)  route 4.379ns (86.150%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 68.158 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 68.552 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.621    68.552    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X5Y33          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456    69.008 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, routed)           1.180    70.188    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124    70.312 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1/O
                         net (fo=1497, routed)        1.271    71.583    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.124    71.707 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[5]_INST_0/O
                         net (fo=2, routed)           1.928    73.635    design_1_i/amc_simulator_2/inst/v[5]
    SLICE_X39Y11         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.513    68.158    design_1_i/amc_simulator_2/inst/clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]/C
                         clock pessimism              0.408    68.567    
                         clock uncertainty           -0.417    68.150    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)       -0.093    68.057    design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         68.057    
                         arrival time                         -73.635    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.533ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@69.479ns - clk_out1_design_1_clk_wiz_15 rise@69.272ns)
  Data Path Delay:        5.114ns  (logic 0.642ns (12.555%)  route 4.472ns (87.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.159 - 69.479 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 68.499 - 69.272 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     69.272    69.272 r  
    M9                                                0.000    69.272 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.272    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    70.737 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    71.970    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    65.174 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    66.835    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    66.931 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.568    68.499    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X32Y46         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.518    69.017 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][10]/Q
                         net (fo=2, routed)           2.521    71.538    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1]_187[10]
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    71.662 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[10]_INST_0/O
                         net (fo=2, routed)           1.951    73.613    design_1_i/MCP_DRIVER_0/inst/v1_1[10]
    SLICE_X38Y39         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     69.479    69.479 r  
    M9                                                0.000    69.479 r  sys_clock (IN)
                         net (fo=0)                   0.000    69.479    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    70.873 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.035    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    64.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    66.554    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.645 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.514    68.159    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X38Y39         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[10]/C
                         clock pessimism              0.408    68.568    
                         clock uncertainty           -0.417    68.151    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.071    68.080    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         68.080    
                         arrival time                         -73.613    
  -------------------------------------------------------------------
                         slack                                 -5.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.162%)  route 0.785ns (80.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.564    -0.526    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X31Y41         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.785     0.400    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0]_200[1]
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.045     0.445 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.445    design_1_i/MCP_DRIVER_0/inst/v1_2[1]
    SLICE_X30Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.834    -0.759    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/C
                         clock pessimism              0.550    -0.209    
                         clock uncertainty            0.417     0.208    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.120     0.328    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.183ns (19.064%)  route 0.777ns (80.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.592    -0.498    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][9]/Q
                         net (fo=1, routed)           0.777     0.420    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0]_200[9]
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.042     0.462 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.462    design_1_i/MCP_DRIVER_0/inst/v1_2[9]
    SLICE_X37Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.862    -0.731    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X37Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/C
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.417     0.236    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107     0.343    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.485%)  route 0.769ns (80.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.564    -0.526    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X33Y41         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][7]/Q
                         net (fo=1, routed)           0.769     0.384    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0]_200[7]
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.429    design_1_i/MCP_DRIVER_0/inst/v1_2[7]
    SLICE_X33Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.834    -0.759    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[7]/C
                         clock pessimism              0.550    -0.209    
                         clock uncertainty            0.417     0.208    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.091     0.299    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.185ns (18.552%)  route 0.812ns (81.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.564    -0.526    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X31Y41         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.812     0.427    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0]_200[2]
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.044     0.471 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.471    design_1_i/MCP_DRIVER_0/inst/v1_2[2]
    SLICE_X30Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.834    -0.759    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/C
                         clock pessimism              0.550    -0.209    
                         clock uncertainty            0.417     0.208    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.131     0.339    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.388%)  route 0.773ns (80.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X25Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2][7]/Q
                         net (fo=2, routed)           0.773     0.387    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2]_211[7]
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.432 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.432    design_1_i/MCP_DRIVER_0/inst/v2_1[7]
    SLICE_X27Y38         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.832    -0.761    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y38         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[7]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.417     0.206    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.092     0.298    design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.207ns (21.219%)  route 0.769ns (78.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X28Y39         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1_reg[3]/Q
                         net (fo=2, routed)           0.769     0.405    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1[3]
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.043     0.448 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_I_load[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.448    design_1_i/MCP_DRIVER_0/inst/v3_2[3]
    SLICE_X31Y38         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.833    -0.760    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X31Y38         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[3]/C
                         clock pessimism              0.550    -0.210    
                         clock uncertainty            0.417     0.207    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.107     0.314    design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.942%)  route 0.747ns (80.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.565    -0.525    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X31Y43         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.358    -0.026    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1]_188[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.019 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[1]_INST_0/O
                         net (fo=2, routed)           0.389     0.408    design_1_i/MCP_DRIVER_0/inst/v1_1[1]
    SLICE_X33Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.834    -0.759    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/C
                         clock pessimism              0.550    -0.209    
                         clock uncertainty            0.417     0.208    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.066     0.274    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.207ns (21.316%)  route 0.764ns (78.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.563    -0.527    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X28Y41         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1_reg[11]/Q
                         net (fo=2, routed)           0.764     0.401    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion20_out1_1[11]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.043     0.444 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_I_load[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.444    design_1_i/MCP_DRIVER_0/inst/v3_2[11]
    SLICE_X29Y36         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.829    -0.764    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X29Y36         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[11]/C
                         clock pessimism              0.550    -0.214    
                         clock uncertainty            0.417     0.203    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.107     0.310    design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.209ns (21.084%)  route 0.782ns (78.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.564    -0.526    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X30Y40         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][5]/Q
                         net (fo=2, routed)           0.782     0.421    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0]_199[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.045     0.466 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.466    design_1_i/MCP_DRIVER_0/inst/v1_2[5]
    SLICE_X39Y40         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.863    -0.730    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X39Y40         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[5]/C
                         clock pessimism              0.550    -0.180    
                         clock uncertainty            0.417     0.237    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     0.329    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.208ns (20.237%)  route 0.820ns (79.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.564    -0.526    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X30Y40         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][4]/Q
                         net (fo=2, routed)           0.820     0.458    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0]_199[4]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.044     0.502 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.502    design_1_i/MCP_DRIVER_0/inst/v1_2[4]
    SLICE_X36Y37         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.859    -0.734    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X36Y37         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/C
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.417     0.233    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.131     0.364    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       10.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.268%)  route 2.040ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 12.454 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.040     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    12.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.571    13.025    
                         clock uncertainty           -0.297    12.728    
    SLICE_X33Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.103%)  route 1.494ns (65.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 12.454 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X32Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.295     0.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.640     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X31Y93         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    12.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.571    13.025    
                         clock uncertainty           -0.297    12.728    
    SLICE_X31Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.103%)  route 1.494ns (65.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 12.454 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X32Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.295     0.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.640     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X31Y93         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    12.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.571    13.025    
                         clock uncertainty           -0.297    12.728    
    SLICE_X31Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.103%)  route 1.494ns (65.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 12.454 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X32Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.295     0.837 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.640     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X31Y93         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    12.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.571    13.025    
                         clock uncertainty           -0.297    12.728    
    SLICE_X31Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.967%)  route 1.719ns (79.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.719     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.571    13.024    
                         clock uncertainty           -0.297    12.727    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.967%)  route 1.719ns (79.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.719     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.571    13.024    
                         clock uncertainty           -0.297    12.727    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.967%)  route 1.719ns (79.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.719     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X30Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.571    13.024    
                         clock uncertainty           -0.297    12.727    
    SLICE_X30Y92         FDCE (Recov_fdce_C_CLR)     -0.361    12.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 10.984    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.716ns (33.137%)  route 1.445ns (66.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 12.451 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.550    -0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X25Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.808     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X24Y95         LUT2 (Prop_lut2_I1_O)        0.297     0.733 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.637     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X21Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    12.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.571    13.022    
                         clock uncertainty           -0.297    12.725    
    SLICE_X21Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.716ns (33.137%)  route 1.445ns (66.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 12.451 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.550    -0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X25Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.808     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X24Y95         LUT2 (Prop_lut2_I1_O)        0.297     0.733 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.637     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X21Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    12.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.571    13.022    
                         clock uncertainty           -0.297    12.725    
    SLICE_X21Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.716ns (33.137%)  route 1.445ns (66.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 12.451 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.550    -0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X25Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.808     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X24Y95         LUT2 (Prop_lut2_I1_O)        0.297     0.733 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.637     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X21Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    12.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.571    13.022    
                         clock uncertainty           -0.297    12.725    
    SLICE_X21Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                 10.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.265%)  route 0.185ns (56.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.185    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X28Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X28Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.247    -0.516    
    SLICE_X28Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.406    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.163ns (30.628%)  route 2.634ns (69.372%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 28.737    

Slack (MET) :             28.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.163ns (30.628%)  route 2.634ns (69.372%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 28.737    

Slack (MET) :             28.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.163ns (30.628%)  route 2.634ns (69.372%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 28.737    

Slack (MET) :             28.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.163ns (30.628%)  route 2.634ns (69.372%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 28.737    

Slack (MET) :             28.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.163ns (30.628%)  route 2.634ns (69.372%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 28.737    

Slack (MET) :             28.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.163ns (30.663%)  route 2.630ns (69.336%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X21Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X21Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X21Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 28.741    

Slack (MET) :             28.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.163ns (30.663%)  route 2.630ns (69.336%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X21Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X21Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X21Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 28.741    

Slack (MET) :             28.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.163ns (30.663%)  route 2.630ns (69.336%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X21Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X21Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X21Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 28.741    

Slack (MET) :             28.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.163ns (30.663%)  route 2.630ns (69.336%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X21Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X21Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X21Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 28.741    

Slack (MET) :             28.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.163ns (30.663%)  route 2.630ns (69.336%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 36.008 - 33.000 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     3.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X21Y98         LUT6 (Prop_lut6_I5_O)        0.297     4.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X19Y98         LUT4 (Prop_lut4_I3_O)        0.120     5.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y96         LUT1 (Prop_lut1_I0_O)        0.327     6.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X21Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X21Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.337    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X21Y96         FDCE (Recov_fdce_C_CLR)     -0.405    35.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.904    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 28.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.494%)  route 0.118ns (45.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X18Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X18Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X18Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.029%)  route 0.194ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X21Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X21Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X21Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.029%)  route 0.194ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X21Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X21Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X21Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.029%)  route 0.194ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X21Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X21Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X21Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.029%)  route 0.194ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X21Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X21Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X21Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.490%)  route 0.199ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X20Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X20Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.490%)  route 0.199ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X20Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X20Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.490%)  route 0.199ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.490%)  route 0.199ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.490%)  route 0.199ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X20Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X20Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.344     1.309    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.395    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.464ns (28.440%)  route 3.683ns (71.560%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           3.683     9.146    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.432    -1.402    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.232ns (12.055%)  route 1.690ns (87.945%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.690     3.921    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.827    -0.765    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X18Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 0.642ns (12.791%)  route 4.377ns (87.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    <hidden>
    SLICE_X32Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  <hidden>
                         net (fo=1, routed)           0.521     0.250    <hidden>
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  <hidden>
                         net (fo=35, routed)          3.856     4.230    <hidden>
    SLICE_X6Y53          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.500    -1.334    <hidden>
    SLICE_X6Y53          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 0.642ns (12.791%)  route 4.377ns (87.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    <hidden>
    SLICE_X32Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  <hidden>
                         net (fo=1, routed)           0.521     0.250    <hidden>
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  <hidden>
                         net (fo=35, routed)          3.856     4.230    <hidden>
    SLICE_X6Y53          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.500    -1.334    <hidden>
    SLICE_X6Y53          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 0.642ns (12.836%)  route 4.359ns (87.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    <hidden>
    SLICE_X32Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  <hidden>
                         net (fo=1, routed)           0.521     0.250    <hidden>
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  <hidden>
                         net (fo=35, routed)          3.838     4.212    <hidden>
    SLICE_X1Y25          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.494    -1.339    <hidden>
    SLICE_X1Y25          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 0.642ns (14.905%)  route 3.665ns (85.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    <hidden>
    SLICE_X32Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  <hidden>
                         net (fo=1, routed)           0.521     0.250    <hidden>
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  <hidden>
                         net (fo=35, routed)          3.144     3.518    <hidden>
    SLICE_X0Y41          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.510    -1.323    <hidden>
    SLICE_X0Y41          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 0.642ns (16.149%)  route 3.333ns (83.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    <hidden>
    SLICE_X32Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  <hidden>
                         net (fo=1, routed)           0.521     0.250    <hidden>
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  <hidden>
                         net (fo=35, routed)          2.812     3.186    <hidden>
    SLICE_X40Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.513    -1.320    <hidden>
    SLICE_X40Y11         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.642ns (17.552%)  route 3.016ns (82.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.552    -0.789    <hidden>
    SLICE_X32Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  <hidden>
                         net (fo=1, routed)           0.521     0.250    <hidden>
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  <hidden>
                         net (fo=35, routed)          2.495     2.869    <hidden>
    SLICE_X13Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.438    -1.395    <hidden>
    SLICE_X13Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 0.518ns (15.366%)  route 2.853ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.535    -0.806    <hidden>
    SLICE_X32Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.288 r  <hidden>
                         net (fo=67, routed)          2.853     2.565    <hidden>
    SLICE_X32Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.432    -1.402    <hidden>
    SLICE_X32Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 0.518ns (15.366%)  route 2.853ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.535    -0.806    <hidden>
    SLICE_X32Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.288 r  <hidden>
                         net (fo=67, routed)          2.853     2.565    <hidden>
    SLICE_X32Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.432    -1.402    <hidden>
    SLICE_X32Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.518ns (15.798%)  route 2.761ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.535    -0.806    <hidden>
    SLICE_X32Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.288 r  <hidden>
                         net (fo=67, routed)          2.761     2.473    <hidden>
    SLICE_X27Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433    -1.401    <hidden>
    SLICE_X27Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 0.518ns (16.062%)  route 2.707ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.535    -0.806    <hidden>
    SLICE_X32Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.288 r  <hidden>
                         net (fo=67, routed)          2.707     2.419    <hidden>
    SLICE_X31Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    -1.400    <hidden>
    SLICE_X31Y56         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.367ns (58.142%)  route 0.264ns (41.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    -1.403    <hidden>
    SLICE_X31Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.036 r  <hidden>
                         net (fo=2, routed)           0.264    -0.772    <hidden>
    SLICE_X30Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.550    -0.791    <hidden>
    SLICE_X30Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.367ns (58.520%)  route 0.260ns (41.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.449    -1.384    <hidden>
    SLICE_X31Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.017 r  <hidden>
                         net (fo=1, routed)           0.260    -0.757    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.569    -0.772    <hidden>
    SLICE_X32Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.942%)  route 0.278ns (43.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.447    -1.386    <hidden>
    SLICE_X25Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.019 r  <hidden>
                         net (fo=1, routed)           0.278    -0.742    <hidden>
    SLICE_X26Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.568    -0.773    <hidden>
    SLICE_X26Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.676ns  (logic 0.385ns (56.924%)  route 0.291ns (43.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.429    -1.405    <hidden>
    SLICE_X32Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.385    -1.020 r  <hidden>
                         net (fo=3, routed)           0.291    -0.729    <hidden>
    SLICE_X32Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.545    -0.796    <hidden>
    SLICE_X32Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.385ns (55.440%)  route 0.309ns (44.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.429    -1.405    <hidden>
    SLICE_X32Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.385    -1.020 r  <hidden>
                         net (fo=3, routed)           0.309    -0.711    <hidden>
    SLICE_X32Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.545    -0.796    <hidden>
    SLICE_X32Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.367ns (59.027%)  route 0.255ns (40.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.516    -1.317    <hidden>
    SLICE_X38Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.367    -0.950 r  <hidden>
                         net (fo=1, routed)           0.255    -0.696    <hidden>
    SLICE_X40Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.634    -0.707    <hidden>
    SLICE_X40Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.367ns (47.191%)  route 0.411ns (52.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.447    -1.386    <hidden>
    SLICE_X31Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.367    -1.019 r  <hidden>
                         net (fo=1, routed)           0.411    -0.609    <hidden>
    SLICE_X30Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.567    -0.774    <hidden>
    SLICE_X30Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.418ns (52.480%)  route 0.378ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.432    -1.402    <hidden>
    SLICE_X32Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.418    -0.984 r  <hidden>
                         net (fo=3, routed)           0.378    -0.606    <hidden>
    SLICE_X30Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    <hidden>
    SLICE_X30Y61         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.367ns (45.886%)  route 0.433ns (54.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.447    -1.386    <hidden>
    SLICE_X25Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.019 r  <hidden>
                         net (fo=1, routed)           0.433    -0.587    <hidden>
    SLICE_X26Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.568    -0.773    <hidden>
    SLICE_X26Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.418ns (50.399%)  route 0.411ns (49.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.429    -1.405    <hidden>
    SLICE_X30Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.418    -0.987 r  <hidden>
                         net (fo=3, routed)           0.411    -0.576    <hidden>
    SLICE_X32Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.545    -0.796    <hidden>
    SLICE_X32Y84         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.295ns  (logic 1.344ns (58.569%)  route 0.951ns (41.431%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.951     5.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.178ns  (logic 0.478ns (21.949%)  route 1.700ns (78.051%))
  Logic Levels:           0  
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X22Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95         FDRE (Prop_fdre_C_Q)         0.478     3.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.700     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X31Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X31Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 1.344ns (63.591%)  route 0.770ns (36.409%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.770     5.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.102ns  (logic 1.314ns (62.506%)  route 0.788ns (37.494%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.788     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 1.344ns (64.439%)  route 0.742ns (35.561%))
  Logic Levels:           0  
  Clock Path Skew:        -4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.742     5.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X31Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    -1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 1.343ns (66.808%)  route 0.667ns (33.192%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.667     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 1.309ns (67.155%)  route 0.640ns (32.845%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.640     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 1.336ns (68.754%)  route 0.607ns (31.246%))
  Logic Levels:           0  
  Clock Path Skew:        -4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.607     5.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X31Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    -1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 1.317ns (67.937%)  route 0.622ns (32.063%))
  Logic Levels:           0  
  Clock Path Skew:        -4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.622     5.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X31Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.431    -1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 1.309ns (67.663%)  route 0.626ns (32.337%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.626     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_fdre_C_Q)         0.128     1.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.116     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X22Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.827    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X22Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X22Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.826    -0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X22Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.435%)  route 0.131ns (50.565%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X19Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95         FDRE (Prop_fdre_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.131     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.828    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.121     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X22Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.827    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X22Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.124     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X22Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.826    -0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X22Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.127     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X22Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.827    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X22Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.536%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X28Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.148     1.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.123     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X28Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.643%)  route 0.128ns (46.357%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.128     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X32Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X32Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.974%)  route 0.124ns (43.026%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.124     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X32Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X32Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.974%)  route 0.124ns (43.026%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.124     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X33Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.464ns (27.743%)  route 3.812ns (72.257%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           3.812     9.275    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.431    -1.403    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.232ns (11.771%)  route 1.736ns (88.229%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.736     3.967    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.826    -0.766    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X16Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.185ns  (logic 1.464ns (45.948%)  route 1.722ns (54.052%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.722     7.185    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.434    -1.400    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.232ns (23.083%)  route 0.772ns (76.916%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.772     3.003    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.831    -0.762    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.722%)  route 3.128ns (87.278%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.128     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.722%)  route 3.128ns (87.278%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.128     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.722%)  route 3.128ns (87.278%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.128     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.722%)  route 3.128ns (87.278%))
  Logic Levels:           0  
  Clock Path Skew:        3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.128     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 0.456ns (15.221%)  route 2.540ns (84.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.540     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 0.456ns (15.221%)  route 2.540ns (84.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.540     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 0.456ns (15.221%)  route 2.540ns (84.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.540     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 0.456ns (15.221%)  route 2.540ns (84.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.540     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 0.456ns (15.221%)  route 2.540ns (84.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.540     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 0.456ns (15.221%)  route 2.540ns (84.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.540     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    -1.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433    -1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X24Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.337    -1.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X24Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X24Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X27Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.320    -0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        4.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.320    -0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X29Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.385    -1.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.279    -0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X26Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.385    -1.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X26Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X26Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.385    -1.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X28Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    -1.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.433    -1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X25Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X25Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X25Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X25Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y98         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.438    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X25Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X25Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X27Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.337    -1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X27Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X27Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.337    -1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.833ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    39.325 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.833ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 0.124ns (2.586%)  route 4.671ns (97.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.671     4.671    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X17Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.795 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.795    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X17Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       1.432    -1.402    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.045ns (2.028%)  route 2.174ns (97.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.174     2.174    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X17Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.219 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.219    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X17Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11331, routed)       0.827    -0.765    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.262ns  (logic 0.124ns (2.356%)  route 5.138ns (97.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.138     5.138    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X15Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.262 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.262    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.433    -1.401    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.402ns  (logic 0.045ns (1.873%)  route 2.357ns (98.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.357     2.357    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X15Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.402 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.402    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.830    -0.762    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y98         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 0.124ns (3.070%)  route 3.916ns (96.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.916     3.916    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/dcm_locked
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.040 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.040    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0__0
    SLICE_X29Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         1.434    -1.400    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@4.963ns period=9.926ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.045ns (2.432%)  route 1.806ns (97.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.890ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.564ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.806     1.806    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/dcm_locked
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.851    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0__0
    SLICE_X29Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=619, routed)         0.831    -0.762    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y53         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.108ns  (logic 0.400ns (4.392%)  route 8.708ns (95.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.805     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.625     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.108ns  (logic 0.400ns (4.392%)  route 8.708ns (95.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.805     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.625     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.108ns  (logic 0.400ns (4.392%)  route 8.708ns (95.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.805     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.625     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.108ns  (logic 0.400ns (4.392%)  route 8.708ns (95.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.805     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.625     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.108ns  (logic 0.400ns (4.392%)  route 8.708ns (95.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.805     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.625     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.108ns  (logic 0.400ns (4.392%)  route 8.708ns (95.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.805     8.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.625     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X21Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.039ns  (logic 0.276ns (3.433%)  route 7.763ns (96.567%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I0_O)        0.152     7.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.039ns  (logic 0.276ns (3.433%)  route 7.763ns (96.567%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I0_O)        0.152     7.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.039ns  (logic 0.276ns (3.433%)  route 7.763ns (96.567%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I0_O)        0.152     7.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.039ns  (logic 0.276ns (3.433%)  route 7.763ns (96.567%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          6.280     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.998     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X20Y96         LUT4 (Prop_lut4_I0_O)        0.152     7.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X21Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.000ns (0.000%)  route 1.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.019     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X21Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X21Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.000ns (0.000%)  route 1.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.019     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X21Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X21Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.000ns (0.000%)  route 1.023ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X20Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.000ns (0.000%)  route 1.023ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X20Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.000ns (0.000%)  route 1.023ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X20Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.000ns (0.000%)  route 1.023ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X20Y93         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y93         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.000ns (0.000%)  route 1.024ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.024     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.000ns (0.000%)  route 1.024ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.024     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.000ns (0.000%)  route 1.024ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.024     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.000ns (0.000%)  route 1.024ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.024     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X18Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/C





