<profile>

<section name = "Vivado HLS Report for 'int_57_div9'" level="0">
<item name = "Date">Fri Aug 31 15:34:34 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_double_div</item>
<item name = "Solution">div9</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50, 3.531, 0.31</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">86, 86, 86, 86, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_lut_div9_chunk_fu_142">lut_div9_chunk, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 14, 39</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 414</column>
<column name="Register">-, -, 232, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_lut_div9_chunk_fu_142">lut_div9_chunk, 0, 0, 14, 39</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">253, 59, 1, 59</column>
<column name="ap_return">9, 2, 57, 114</column>
<column name="grp_lut_div9_chunk_fu_142_d_V">137, 30, 2, 60</column>
<column name="grp_lut_div9_chunk_fu_142_r_in_V">15, 3, 4, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">58, 0, 58, 0</column>
<column name="ap_return_preg">57, 0, 57, 0</column>
<column name="d_chunk_V_10_reg_549">2, 0, 2, 0</column>
<column name="d_chunk_V_11_reg_554">2, 0, 2, 0</column>
<column name="d_chunk_V_12_reg_559">2, 0, 2, 0</column>
<column name="d_chunk_V_13_reg_564">2, 0, 2, 0</column>
<column name="d_chunk_V_14_reg_569">2, 0, 2, 0</column>
<column name="d_chunk_V_15_reg_574">2, 0, 2, 0</column>
<column name="d_chunk_V_16_reg_579">2, 0, 2, 0</column>
<column name="d_chunk_V_17_reg_584">2, 0, 2, 0</column>
<column name="d_chunk_V_18_reg_589">2, 0, 2, 0</column>
<column name="d_chunk_V_19_reg_594">2, 0, 2, 0</column>
<column name="d_chunk_V_1_reg_504">2, 0, 2, 0</column>
<column name="d_chunk_V_20_reg_599">2, 0, 2, 0</column>
<column name="d_chunk_V_21_reg_604">2, 0, 2, 0</column>
<column name="d_chunk_V_22_reg_609">2, 0, 2, 0</column>
<column name="d_chunk_V_23_reg_614">2, 0, 2, 0</column>
<column name="d_chunk_V_24_reg_619">2, 0, 2, 0</column>
<column name="d_chunk_V_25_reg_624">2, 0, 2, 0</column>
<column name="d_chunk_V_26_reg_629">2, 0, 2, 0</column>
<column name="d_chunk_V_27_reg_634">2, 0, 2, 0</column>
<column name="d_chunk_V_28_reg_639">2, 0, 2, 0</column>
<column name="d_chunk_V_2_reg_509">2, 0, 2, 0</column>
<column name="d_chunk_V_3_reg_514">2, 0, 2, 0</column>
<column name="d_chunk_V_4_reg_519">2, 0, 2, 0</column>
<column name="d_chunk_V_5_reg_524">2, 0, 2, 0</column>
<column name="d_chunk_V_6_reg_529">2, 0, 2, 0</column>
<column name="d_chunk_V_7_reg_534">2, 0, 2, 0</column>
<column name="d_chunk_V_8_reg_539">2, 0, 2, 0</column>
<column name="d_chunk_V_9_reg_544">2, 0, 2, 0</column>
<column name="d_chunk_V_reg_499">1, 0, 2, 1</column>
<column name="grp_lut_div9_chunk_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="q_chunk_V_11_reg_699">2, 0, 2, 0</column>
<column name="q_chunk_V_12_reg_704">2, 0, 2, 0</column>
<column name="q_chunk_V_13_reg_709">2, 0, 2, 0</column>
<column name="q_chunk_V_14_reg_714">2, 0, 2, 0</column>
<column name="q_chunk_V_15_reg_719">2, 0, 2, 0</column>
<column name="q_chunk_V_16_reg_724">2, 0, 2, 0</column>
<column name="q_chunk_V_17_reg_729">2, 0, 2, 0</column>
<column name="q_chunk_V_18_reg_734">2, 0, 2, 0</column>
<column name="q_chunk_V_19_reg_739">2, 0, 2, 0</column>
<column name="q_chunk_V_1_reg_654">2, 0, 2, 0</column>
<column name="q_chunk_V_20_reg_744">2, 0, 2, 0</column>
<column name="q_chunk_V_21_reg_749">2, 0, 2, 0</column>
<column name="q_chunk_V_22_reg_754">2, 0, 2, 0</column>
<column name="q_chunk_V_23_reg_759">2, 0, 2, 0</column>
<column name="q_chunk_V_24_reg_764">2, 0, 2, 0</column>
<column name="q_chunk_V_25_reg_769">2, 0, 2, 0</column>
<column name="q_chunk_V_26_reg_774">2, 0, 2, 0</column>
<column name="q_chunk_V_27_reg_779">2, 0, 2, 0</column>
<column name="q_chunk_V_2_reg_659">2, 0, 2, 0</column>
<column name="q_chunk_V_3_reg_664">2, 0, 2, 0</column>
<column name="q_chunk_V_4_reg_669">2, 0, 2, 0</column>
<column name="q_chunk_V_5_reg_674">2, 0, 2, 0</column>
<column name="q_chunk_V_6_reg_679">2, 0, 2, 0</column>
<column name="q_chunk_V_7_reg_684">2, 0, 2, 0</column>
<column name="q_chunk_V_8_reg_689">2, 0, 2, 0</column>
<column name="q_chunk_V_9_reg_694">2, 0, 2, 0</column>
<column name="q_chunk_V_reg_649">2, 0, 2, 0</column>
<column name="reg_169">4, 0, 4, 0</column>
<column name="tmp_11_reg_644">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, int_57_div9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, int_57_div9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, int_57_div9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, int_57_div9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, int_57_div9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, int_57_div9, return value</column>
<column name="ap_return">out, 57, ap_ctrl_hs, int_57_div9, return value</column>
<column name="in_V">in, 57, ap_none, in_V, scalar</column>
</table>
</item>
</section>
</profile>
