hisi_clock_data	,	V_3
np	,	V_2
hisi_clk_register_fixed_rate	,	F_3
hi6220_separated_gate_clks_ao	,	V_8
hi6220_separated_gate_clks_sys	,	V_11
hisi_clk_register_fixed_factor	,	F_5
hi6220_mux_clks_sys	,	V_12
hisi_clk_register_gate	,	F_12
hi6220_div_clks_media	,	V_17
device_node	,	V_1
hi6220_fixed_rate_clks	,	V_6
clk_data	,	V_9
HI6220_SYS_NR_CLKS	,	V_10
clk_data_ao	,	V_4
hi6220_clk_sys_init	,	F_7
hi6220_div_clks_power	,	V_20
hi6220_fixed_factor_clks	,	V_7
hi6220_clk_power_init	,	F_11
ARRAY_SIZE	,	F_4
HI6220_AO_NR_CLKS	,	V_5
HI6220_POWER_NR_CLKS	,	V_18
hi6220_gate_clks_power	,	V_19
hisi_clk_init	,	F_2
hi6220_clk_ao_init	,	F_1
hi6220_clk_media_init	,	F_10
hisi_clk_register_mux	,	F_8
hi6220_separated_gate_clks_media	,	V_15
hisi_clk_register_gate_sep	,	F_6
hi6220_clk_register_divider	,	F_9
__init	,	T_1
HI6220_MEDIA_NR_CLKS	,	V_14
hi6220_mux_clks_media	,	V_16
hi6220_div_clks_sys	,	V_13
