$date
2025-08-29T08:35+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module SimpleDelay $end
 $var wire 32 ! io_dataOut $end
 $var wire 32 " io_dataIn $end
 $var wire 1 # clock $end
 $var wire 1 $ reset $end
 $var wire 32 % delayReg $end
$upscope $end
$enddefinitions $end
$dumpvars
0#
b00000000000000000000000000000000 !
0$
b00000000000000000000000000000000 "
b00000000000000000000000000000000 %
$end
#0
1$
#1
1#
#6
0#
#11
1#
#16
0#
#21
1#
#26
0#
#31
1#
#36
0#
#41
1#
#46
b00000000000000000000000000000001 "
0#
0$
#51
b00000000000000000000000000000001 !
1#
b00000000000000000000000000000001 %
#56
0#
b00000000000000000000000000001001 "
#61
b00000000000000000000000000001001 %
b00000000000000000000000000001001 !
1#
#66
b00000000000000000000000000000001 "
0#
#71
b00000000000000000000000000000001 !
1#
b00000000000000000000000000000001 %
#76
0#
b00000000000000000000000000000010 "
#81
b00000000000000000000000000000010 !
1#
b00000000000000000000000000000010 %
#86
b00000000000000000000000000000001 "
0#
#91
b00000000000000000000000000000001 !
1#
b00000000000000000000000000000001 %
#96
0#
#101
1#
#106
b00000000000000000000000000000100 "
0#
#111
b00000000000000000000000000000100 !
b00000000000000000000000000000100 %
1#
#116
0#
b00000000000000000000000000000110 "
#121
b00000000000000000000000000000110 !
b00000000000000000000000000000110 %
1#
#126
b00000000000000000000000000000000 "
0#
#131
b00000000000000000000000000000000 !
b00000000000000000000000000000000 %
1#
#136
0#
b00000000000000000000000000001000 "
#141
b00000000000000000000000000001000 %
b00000000000000000000000000001000 !
1#
#146
0#
