## Work Plan

**Total : 7 Hr. 20 min.**

* **ALU Implementation: 3 Hr. 20 min.**   _By Oct. 4th_
	
  -High-Level Design : 1 Hr. <br />
  &nbsp;&nbsp;Figure out how the modules connect, emit flags, etc. and draw the high-level block diagram.
  
  -Gate Delay : 20 min. <br />
   &nbsp;&nbsp;Decide how long each of the gates will take to execute.
	
  -Modules : 2 Hr. <br />
   &nbsp;&nbsp; Complete all the 8 modules in 80 min. with 10 min. for each module <br />
   &nbsp;&nbsp; Debug Buffer : 40 min.

* **Test Benches : 3 Hr.**                _By Oct. 4th_
  
  -Implementation : 1 Hr.
   
  -Test Cases : 126 min. <br />
   &nbsp;&nbsp;For each module, come up with 4 test cases. 3 min for each test case. 3 x 4 x 8 = 96 min. <br />
   &nbsp;&nbsp;Debug Buffer : 30 min.

* **Analysis : 1 Hr.**                    _By Oct. 5th_
  
  -Worst Propagation Delay Calculation : 30 min.
		
  -Worst Propagation Delay Simulation and Identification : 30 min.
  
* **Report : 1 Hr.**                      _By Oct. 5th_

  -Wrap up and finish lab report : 1 Hr.
