ArchLab
=======

Lab1: assembler for LC3b assembly language
Lab2: an ISA level simulator for LC3b based on state machine
Lab3: a multi-cycle level simulator based on data path
Lab4: a multi-cylce level simulator with interrupt/exception handling
Lab5: a multi-cylce level simulator with functionality of virtual memory translation
Lab6: a five stage pipelined in-order architecture dealing with dependency check and pipeline stalls
