

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Thu Mar 28 14:07:55 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.33|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  897|  897|  898|  898|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  381|  381|         3|          -|          -|   127|    no    |
        |- Loop 2  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|      55|      58|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|    2080|     673|
|Memory           |        1|      -|       2|       2|
|Multiplexer      |        -|      -|       -|     269|
|Register         |        -|      -|     283|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|    2420|    1002|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |       1|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------------+----------------------+---------+-------+------+-----+
    |matchFilter_mux_1dEe_U0  |matchFilter_mux_1dEe  |        0|      0|  2080|  673|
    +-------------------------+----------------------+---------+-------+------+-----+
    |Total                    |                      |        0|      0|  2080|  673|
    +-------------------------+----------------------+---------+-------+------+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matchFilter_mac_meOg_U1  |matchFilter_mac_meOg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffIn_data_V_U  |matchFilter_buffIbkb  |        1|  0|   0|   128|   32|     1|         4096|
    |buffIn_last_V_U  |matchFilter_buffIcud  |        0|  2|   2|   128|    1|     1|          128|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        1|  2|   2|   256|   33|     2|         4224|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |a_1_fu_194_p2                  |     +    |      0|  26|  12|           7|           2|
    |b_fu_217_p2                    |     +    |      0|  29|  13|           8|           1|
    |ap_block_state6_io             |    and   |      0|   0|   2|           1|           1|
    |in_V_data_V_0_load_A           |    and   |      0|   0|   2|           1|           1|
    |in_V_data_V_0_load_B           |    and   |      0|   0|   2|           1|           1|
    |in_V_last_V_0_load_A           |    and   |      0|   0|   2|           1|           1|
    |in_V_last_V_0_load_B           |    and   |      0|   0|   2|           1|           1|
    |out_V_data_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_V_data_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |out_V_last_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_V_last_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |exitcond_i_fu_211_p2           |   icmp   |      0|   0|   5|           8|           9|
    |in_V_data_V_0_state_cmp_full   |   icmp   |      0|   0|   1|           2|           1|
    |in_V_last_V_0_state_cmp_full   |   icmp   |      0|   0|   1|           2|           1|
    |out_V_data_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |out_V_last_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |tmp_fu_188_p2                  |   icmp   |      0|   0|   4|           7|           1|
    |ap_block_state10               |    or    |      0|   0|   2|           1|           1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0|  55|  58|          48|          27|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_reg_142                |   9|          2|    7|         14|
    |ap_NS_fsm                |  50|         11|    1|         11|
    |b_i_reg_165              |   9|          2|    8|         16|
    |buffIn_data_V_address0   |  27|          5|    7|         35|
    |buffIn_data_V_d0         |  15|          3|   32|         96|
    |buffIn_last_V_address0   |  21|          4|    7|         28|
    |buffIn_last_V_d0         |  15|          3|    1|          3|
    |in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |p_1_i_reg_153            |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 269|         56|  155|        395|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |a_1_reg_529                 |   7|   0|    7|          0|
    |a_cast2_reg_520             |   7|   0|   32|         25|
    |a_reg_142                   |   7|   0|    7|          0|
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |b_i_reg_165                 |   8|   0|    8|          0|
    |b_reg_552                   |   8|   0|    8|          0|
    |buffIn_data_V_load_reg_544  |  32|   0|   32|          0|
    |in_V_data_V_0_payload_A     |  32|   0|   32|          0|
    |in_V_data_V_0_payload_B     |  32|   0|   32|          0|
    |in_V_data_V_0_sel_rd        |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr        |   1|   0|    1|          0|
    |in_V_data_V_0_state         |   2|   0|    2|          0|
    |in_V_last_V_0_payload_A     |   1|   0|    1|          0|
    |in_V_last_V_0_payload_B     |   1|   0|    1|          0|
    |in_V_last_V_0_sel_rd        |   1|   0|    1|          0|
    |in_V_last_V_0_sel_wr        |   1|   0|    1|          0|
    |in_V_last_V_0_state         |   2|   0|    2|          0|
    |out_V_data_V_1_payload_A    |  32|   0|   32|          0|
    |out_V_data_V_1_payload_B    |  32|   0|   32|          0|
    |out_V_data_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr       |   1|   0|    1|          0|
    |out_V_data_V_1_state        |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A    |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B    |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr       |   1|   0|    1|          0|
    |out_V_last_V_1_state        |   2|   0|    2|          0|
    |p_1_i_reg_153               |  16|   0|   16|          0|
    |tmp_3_reg_562               |   7|   0|    7|          0|
    |tmp_data_V_reg_509          |  32|   0|   32|          0|
    |tmp_last_V_reg_514          |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 283|   0|  308|         25|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |  matchFilter | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |  matchFilter | return value |
|in_r_TDATA    |  in |   32|     axis     |  in_V_data_V |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TREADY   | out |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |  in_V_last_V |    pointer   |
|out_r_TDATA   | out |   32|     axis     | out_V_data_V |    pointer   |
|out_r_TVALID  | out |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TREADY  |  in |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TLAST   | out |    1|     axis     | out_V_last_V |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	6  / (tmp)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond_i)
	10  / (exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.66ns
ST_1: buffIn_data_V (10)  [1/1] 2.66ns  loc: matchedRee/matchFilter.cpp:16
:5  %buffIn_data_V = alloca [128 x i32], align 4

ST_1: buffIn_last_V (11)  [1/1] 1.48ns  loc: matchedRee/matchFilter.cpp:16
:6  %buffIn_last_V = alloca [128 x i1], align 1

ST_1: empty (15)  [2/2] 0.00ns  loc: matchedRee/matchFilter.cpp:18
:10  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_V_data_V, i1* %in_V_last_V)


 <State 2>: 1.03ns
ST_2: StgValue_14 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_V_data_V), !map !489

ST_2: StgValue_15 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !495

ST_2: StgValue_16 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V_data_V), !map !499

ST_2: StgValue_17 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !503

ST_2: StgValue_18 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind

ST_2: StgValue_19 (12)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:5
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_data_V, i1* %in_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: StgValue_20 (13)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:6
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_data_V, i1* %out_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: StgValue_21 (14)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:7
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: empty (15)  [1/2] 0.00ns  loc: matchedRee/matchFilter.cpp:18
:10  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_V_data_V, i1* %in_V_last_V)

ST_2: tmp_data_V (16)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:18
:11  %tmp_data_V = extractvalue { i32, i1 } %empty, 0

ST_2: tmp_last_V (17)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:18
:12  %tmp_last_V = extractvalue { i32, i1 } %empty, 1

ST_2: StgValue_25 (18)  [1/1] 1.03ns  loc: matchedRee/matchFilter.cpp:19
:13  br label %1


 <State 3>: 4.33ns
ST_3: a (20)  [1/1] 0.00ns
:0  %a = phi i7 [ -1, %0 ], [ %a_1, %2 ]

ST_3: a_cast2 (21)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:19
:1  %a_cast2 = zext i7 %a to i32

ST_3: tmp (22)  [1/1] 1.90ns  loc: matchedRee/matchFilter.cpp:19
:2  %tmp = icmp eq i7 %a, 0

ST_3: empty_3 (23)  [1/1] 0.00ns
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)

ST_3: StgValue_30 (24)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:19
:4  br i1 %tmp, label %3, label %2

ST_3: a_1 (26)  [1/1] 1.66ns  loc: matchedRee/matchFilter.cpp:20
:0  %a_1 = add i7 %a, -1

ST_3: a_1_cast (27)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:20
:1  %a_1_cast = zext i7 %a_1 to i32

ST_3: buffIn_data_V_addr_1 (28)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:2  %buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %a_1_cast

ST_3: buffIn_data_V_load (29)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:3  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 4

ST_3: buffIn_last_V_addr_1 (32)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:6  %buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 %a_1_cast

ST_3: buffIn_last_V_load (33)  [2/2] 1.48ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:7  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_3: buffIn_data_V_addr (38)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22
:0  %buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 0

ST_3: StgValue_38 (39)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22
:1  store i32 %tmp_data_V, i32* %buffIn_data_V_addr, align 4

ST_3: buffIn_last_V_addr (40)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22
:2  %buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 0

ST_3: StgValue_40 (41)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22
:3  store i1 %tmp_last_V, i1* %buffIn_last_V_addr, align 4

ST_3: StgValue_41 (42)  [1/1] 1.03ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:4  br label %4


 <State 4>: 2.95ns
ST_4: buffIn_data_V_load (29)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:3  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 4

ST_4: buffIn_last_V_load (33)  [1/2] 1.48ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:7  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_4: buffIn_last_V_addr_2 (34)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:8  %buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i32 0, i32 %a_cast2

ST_4: StgValue_45 (35)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:9  store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4


 <State 5>: 2.66ns
ST_5: buffIn_data_V_addr_2 (30)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:4  %buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %a_cast2

ST_5: StgValue_47 (31)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20
:5  store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 4

ST_5: StgValue_48 (36)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:19
:10  br label %1


 <State 6>: 2.66ns
ST_6: p_1_i (44)  [1/1] 0.00ns
:0  %p_1_i = phi i16 [ 0, %3 ], [ %tempQ_V, %5 ]

ST_6: b_i (45)  [1/1] 0.00ns
:1  %b_i = phi i8 [ 0, %3 ], [ %b, %5 ]

ST_6: b_i_cast1 (46)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:2  %b_i_cast1 = zext i8 %b_i to i32

ST_6: exitcond_i (47)  [1/1] 1.90ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:3  %exitcond_i = icmp eq i8 %b_i, -128

ST_6: empty_4 (48)  [1/1] 0.00ns
:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_6: b (49)  [1/1] 1.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:5  %b = add i8 %b_i, 1

ST_6: StgValue_55 (50)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:6  br i1 %exitcond_i, label %convol.exit, label %5

ST_6: buffIn_data_V_addr_3 (52)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23
:0  %buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i32 0, i32 %b_i_cast1

ST_6: p_Val2_s (53)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23
:1  %p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4

ST_6: tmp_3 (55)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:3  %tmp_3 = trunc i8 %b_i to i7

ST_6: p_Result_s (61)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:165->matchedRee/matchFilter.cpp:23
convol.exit:0  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %p_1_i)

ST_6: StgValue_60 (62)  [2/2] 0.00ns  loc: matchedRee/matchFilter.cpp:24
convol.exit:1  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_V_data_V, i1* %out_V_last_V, i32 %p_Result_s, i1 %tmp_last_V)


 <State 7>: 3.75ns
ST_7: p_Val2_s (53)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23
:1  %p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4

ST_7: inQ_V (54)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:23
:2  %inQ_V = trunc i32 %p_Val2_s to i16

ST_7: tmp_1 (56)  [1/1] 2.52ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:4  %tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i7 %tmp_3)

ST_7: p_2_i (57)  [3/3] 1.09ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:23
:5  %p_2_i = mul i16 %inQ_V, %tmp_1


 <State 8>: 1.09ns
ST_8: p_2_i (57)  [2/3] 1.09ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:23
:5  %p_2_i = mul i16 %inQ_V, %tmp_1


 <State 9>: 2.95ns
ST_9: p_2_i (57)  [1/3] 0.00ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:23
:5  %p_2_i = mul i16 %inQ_V, %tmp_1

ST_9: tempQ_V (58)  [1/1] 2.95ns  loc: matchedRee/matchFilter.h:162->matchedRee/matchFilter.cpp:23
:6  %tempQ_V = add i16 %p_2_i, %p_1_i

ST_9: StgValue_68 (59)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23
:7  br label %4


 <State 10>: 0.00ns
ST_10: StgValue_69 (62)  [1/2] 0.00ns  loc: matchedRee/matchFilter.cpp:24
convol.exit:1  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_V_data_V, i1* %out_V_last_V, i32 %p_Result_s, i1 %tmp_last_V)

ST_10: StgValue_70 (63)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:25
convol.exit:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffIn_data_V        (alloca           ) [ 00111111110]
buffIn_last_V        (alloca           ) [ 00111100000]
StgValue_14          (specbitsmap      ) [ 00000000000]
StgValue_15          (specbitsmap      ) [ 00000000000]
StgValue_16          (specbitsmap      ) [ 00000000000]
StgValue_17          (specbitsmap      ) [ 00000000000]
StgValue_18          (spectopmodule    ) [ 00000000000]
StgValue_19          (specinterface    ) [ 00000000000]
StgValue_20          (specinterface    ) [ 00000000000]
StgValue_21          (specinterface    ) [ 00000000000]
empty                (read             ) [ 00000000000]
tmp_data_V           (extractvalue     ) [ 00011100000]
tmp_last_V           (extractvalue     ) [ 00011111111]
StgValue_25          (br               ) [ 00111100000]
a                    (phi              ) [ 00010000000]
a_cast2              (zext             ) [ 00001100000]
tmp                  (icmp             ) [ 00011100000]
empty_3              (speclooptripcount) [ 00000000000]
StgValue_30          (br               ) [ 00000000000]
a_1                  (add              ) [ 00111100000]
a_1_cast             (zext             ) [ 00000000000]
buffIn_data_V_addr_1 (getelementptr    ) [ 00001000000]
buffIn_last_V_addr_1 (getelementptr    ) [ 00001000000]
buffIn_data_V_addr   (getelementptr    ) [ 00000000000]
StgValue_38          (store            ) [ 00000000000]
buffIn_last_V_addr   (getelementptr    ) [ 00000000000]
StgValue_40          (store            ) [ 00000000000]
StgValue_41          (br               ) [ 00011111110]
buffIn_data_V_load   (load             ) [ 00000100000]
buffIn_last_V_load   (load             ) [ 00000000000]
buffIn_last_V_addr_2 (getelementptr    ) [ 00000000000]
StgValue_45          (store            ) [ 00000000000]
buffIn_data_V_addr_2 (getelementptr    ) [ 00000000000]
StgValue_47          (store            ) [ 00000000000]
StgValue_48          (br               ) [ 00111100000]
p_1_i                (phi              ) [ 00000011110]
b_i                  (phi              ) [ 00000010000]
b_i_cast1            (zext             ) [ 00000000000]
exitcond_i           (icmp             ) [ 00000011110]
empty_4              (speclooptripcount) [ 00000000000]
b                    (add              ) [ 00010011110]
StgValue_55          (br               ) [ 00000000000]
buffIn_data_V_addr_3 (getelementptr    ) [ 00000001000]
tmp_3                (trunc            ) [ 00000001000]
p_Result_s           (bitconcatenate   ) [ 00000000001]
p_Val2_s             (load             ) [ 00000000000]
inQ_V                (trunc            ) [ 00000000110]
tmp_1                (mux              ) [ 00000000110]
p_2_i                (mul              ) [ 00000000000]
tempQ_V              (add              ) [ 00010011110]
StgValue_68          (br               ) [ 00010011110]
StgValue_69          (write            ) [ 00000000000]
StgValue_70          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFilter_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.128i16.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="buffIn_data_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_data_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buffIn_last_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_last_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="33" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="2"/>
<pin id="78" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buffIn_data_V_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_1/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buffIn_data_V_load/3 StgValue_38/3 StgValue_47/5 p_Val2_s/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buffIn_last_V_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffIn_last_V_load/3 StgValue_40/3 StgValue_45/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buffIn_data_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buffIn_last_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buffIn_last_V_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="1"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_2/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffIn_data_V_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="2"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_2/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buffIn_data_V_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_3/6 "/>
</bind>
</comp>

<comp id="142" class="1005" name="a_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="a_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_1_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_1_i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_1_i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="16" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_i/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="b_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="b_i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_i/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_data_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="33" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_last_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="33" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="a_cast2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="a_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="a_1_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_1_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="b_i_cast1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_i_cast1/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="b_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="inQ_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="inQ_V/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="1" slack="0"/>
<pin id="245" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="0" index="5" bw="1" slack="0"/>
<pin id="247" dir="0" index="6" bw="1" slack="0"/>
<pin id="248" dir="0" index="7" bw="1" slack="0"/>
<pin id="249" dir="0" index="8" bw="1" slack="0"/>
<pin id="250" dir="0" index="9" bw="1" slack="0"/>
<pin id="251" dir="0" index="10" bw="1" slack="0"/>
<pin id="252" dir="0" index="11" bw="1" slack="0"/>
<pin id="253" dir="0" index="12" bw="1" slack="0"/>
<pin id="254" dir="0" index="13" bw="1" slack="0"/>
<pin id="255" dir="0" index="14" bw="1" slack="0"/>
<pin id="256" dir="0" index="15" bw="1" slack="0"/>
<pin id="257" dir="0" index="16" bw="1" slack="0"/>
<pin id="258" dir="0" index="17" bw="1" slack="0"/>
<pin id="259" dir="0" index="18" bw="1" slack="0"/>
<pin id="260" dir="0" index="19" bw="1" slack="0"/>
<pin id="261" dir="0" index="20" bw="1" slack="0"/>
<pin id="262" dir="0" index="21" bw="1" slack="0"/>
<pin id="263" dir="0" index="22" bw="1" slack="0"/>
<pin id="264" dir="0" index="23" bw="1" slack="0"/>
<pin id="265" dir="0" index="24" bw="1" slack="0"/>
<pin id="266" dir="0" index="25" bw="1" slack="0"/>
<pin id="267" dir="0" index="26" bw="1" slack="0"/>
<pin id="268" dir="0" index="27" bw="1" slack="0"/>
<pin id="269" dir="0" index="28" bw="1" slack="0"/>
<pin id="270" dir="0" index="29" bw="1" slack="0"/>
<pin id="271" dir="0" index="30" bw="1" slack="0"/>
<pin id="272" dir="0" index="31" bw="1" slack="0"/>
<pin id="273" dir="0" index="32" bw="1" slack="0"/>
<pin id="274" dir="0" index="33" bw="1" slack="0"/>
<pin id="275" dir="0" index="34" bw="1" slack="0"/>
<pin id="276" dir="0" index="35" bw="1" slack="0"/>
<pin id="277" dir="0" index="36" bw="1" slack="0"/>
<pin id="278" dir="0" index="37" bw="1" slack="0"/>
<pin id="279" dir="0" index="38" bw="1" slack="0"/>
<pin id="280" dir="0" index="39" bw="1" slack="0"/>
<pin id="281" dir="0" index="40" bw="1" slack="0"/>
<pin id="282" dir="0" index="41" bw="1" slack="0"/>
<pin id="283" dir="0" index="42" bw="1" slack="0"/>
<pin id="284" dir="0" index="43" bw="1" slack="0"/>
<pin id="285" dir="0" index="44" bw="1" slack="0"/>
<pin id="286" dir="0" index="45" bw="1" slack="0"/>
<pin id="287" dir="0" index="46" bw="1" slack="0"/>
<pin id="288" dir="0" index="47" bw="1" slack="0"/>
<pin id="289" dir="0" index="48" bw="1" slack="0"/>
<pin id="290" dir="0" index="49" bw="1" slack="0"/>
<pin id="291" dir="0" index="50" bw="1" slack="0"/>
<pin id="292" dir="0" index="51" bw="1" slack="0"/>
<pin id="293" dir="0" index="52" bw="1" slack="0"/>
<pin id="294" dir="0" index="53" bw="1" slack="0"/>
<pin id="295" dir="0" index="54" bw="1" slack="0"/>
<pin id="296" dir="0" index="55" bw="1" slack="0"/>
<pin id="297" dir="0" index="56" bw="1" slack="0"/>
<pin id="298" dir="0" index="57" bw="1" slack="0"/>
<pin id="299" dir="0" index="58" bw="1" slack="0"/>
<pin id="300" dir="0" index="59" bw="1" slack="0"/>
<pin id="301" dir="0" index="60" bw="1" slack="0"/>
<pin id="302" dir="0" index="61" bw="1" slack="0"/>
<pin id="303" dir="0" index="62" bw="1" slack="0"/>
<pin id="304" dir="0" index="63" bw="1" slack="0"/>
<pin id="305" dir="0" index="64" bw="1" slack="0"/>
<pin id="306" dir="0" index="65" bw="1" slack="0"/>
<pin id="307" dir="0" index="66" bw="1" slack="0"/>
<pin id="308" dir="0" index="67" bw="1" slack="0"/>
<pin id="309" dir="0" index="68" bw="1" slack="0"/>
<pin id="310" dir="0" index="69" bw="1" slack="0"/>
<pin id="311" dir="0" index="70" bw="1" slack="0"/>
<pin id="312" dir="0" index="71" bw="1" slack="0"/>
<pin id="313" dir="0" index="72" bw="1" slack="0"/>
<pin id="314" dir="0" index="73" bw="1" slack="0"/>
<pin id="315" dir="0" index="74" bw="1" slack="0"/>
<pin id="316" dir="0" index="75" bw="1" slack="0"/>
<pin id="317" dir="0" index="76" bw="1" slack="0"/>
<pin id="318" dir="0" index="77" bw="1" slack="0"/>
<pin id="319" dir="0" index="78" bw="1" slack="0"/>
<pin id="320" dir="0" index="79" bw="1" slack="0"/>
<pin id="321" dir="0" index="80" bw="1" slack="0"/>
<pin id="322" dir="0" index="81" bw="1" slack="0"/>
<pin id="323" dir="0" index="82" bw="1" slack="0"/>
<pin id="324" dir="0" index="83" bw="1" slack="0"/>
<pin id="325" dir="0" index="84" bw="1" slack="0"/>
<pin id="326" dir="0" index="85" bw="1" slack="0"/>
<pin id="327" dir="0" index="86" bw="1" slack="0"/>
<pin id="328" dir="0" index="87" bw="1" slack="0"/>
<pin id="329" dir="0" index="88" bw="1" slack="0"/>
<pin id="330" dir="0" index="89" bw="1" slack="0"/>
<pin id="331" dir="0" index="90" bw="1" slack="0"/>
<pin id="332" dir="0" index="91" bw="1" slack="0"/>
<pin id="333" dir="0" index="92" bw="1" slack="0"/>
<pin id="334" dir="0" index="93" bw="1" slack="0"/>
<pin id="335" dir="0" index="94" bw="1" slack="0"/>
<pin id="336" dir="0" index="95" bw="1" slack="0"/>
<pin id="337" dir="0" index="96" bw="1" slack="0"/>
<pin id="338" dir="0" index="97" bw="1" slack="0"/>
<pin id="339" dir="0" index="98" bw="1" slack="0"/>
<pin id="340" dir="0" index="99" bw="1" slack="0"/>
<pin id="341" dir="0" index="100" bw="1" slack="0"/>
<pin id="342" dir="0" index="101" bw="1" slack="0"/>
<pin id="343" dir="0" index="102" bw="1" slack="0"/>
<pin id="344" dir="0" index="103" bw="1" slack="0"/>
<pin id="345" dir="0" index="104" bw="1" slack="0"/>
<pin id="346" dir="0" index="105" bw="1" slack="0"/>
<pin id="347" dir="0" index="106" bw="1" slack="0"/>
<pin id="348" dir="0" index="107" bw="1" slack="0"/>
<pin id="349" dir="0" index="108" bw="1" slack="0"/>
<pin id="350" dir="0" index="109" bw="1" slack="0"/>
<pin id="351" dir="0" index="110" bw="1" slack="0"/>
<pin id="352" dir="0" index="111" bw="1" slack="0"/>
<pin id="353" dir="0" index="112" bw="1" slack="0"/>
<pin id="354" dir="0" index="113" bw="1" slack="0"/>
<pin id="355" dir="0" index="114" bw="1" slack="0"/>
<pin id="356" dir="0" index="115" bw="1" slack="0"/>
<pin id="357" dir="0" index="116" bw="1" slack="0"/>
<pin id="358" dir="0" index="117" bw="1" slack="0"/>
<pin id="359" dir="0" index="118" bw="1" slack="0"/>
<pin id="360" dir="0" index="119" bw="1" slack="0"/>
<pin id="361" dir="0" index="120" bw="1" slack="0"/>
<pin id="362" dir="0" index="121" bw="1" slack="0"/>
<pin id="363" dir="0" index="122" bw="1" slack="0"/>
<pin id="364" dir="0" index="123" bw="1" slack="0"/>
<pin id="365" dir="0" index="124" bw="1" slack="0"/>
<pin id="366" dir="0" index="125" bw="1" slack="0"/>
<pin id="367" dir="0" index="126" bw="1" slack="0"/>
<pin id="368" dir="0" index="127" bw="1" slack="0"/>
<pin id="369" dir="0" index="128" bw="1" slack="0"/>
<pin id="370" dir="0" index="129" bw="7" slack="1"/>
<pin id="371" dir="1" index="130" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="501" class="1007" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="0" index="2" bw="16" slack="3"/>
<pin id="505" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_2_i/7 tempQ_V/9 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_data_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_last_V_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="a_cast2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_cast2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="a_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="buffIn_data_V_addr_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="1"/>
<pin id="536" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="buffIn_last_V_addr_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="1"/>
<pin id="541" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_last_V_addr_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="buffIn_data_V_load_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="b_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="557" class="1005" name="buffIn_data_V_addr_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="1"/>
<pin id="559" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_3_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_Result_s_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="572" class="1005" name="inQ_V_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="1"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inQ_V "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="1"/>
<pin id="579" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tempQ_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempQ_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="99" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="64" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="64" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="146" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="146" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="146" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="209"><net_src comp="169" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="215"><net_src comp="169" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="169" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="169" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="157" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="72" pin=3"/></net>

<net id="239"><net_src comp="88" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="240" pin=5"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="240" pin=6"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="240" pin=7"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="240" pin=8"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="240" pin=9"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="240" pin=10"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="240" pin=11"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="240" pin=12"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="240" pin=13"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="240" pin=14"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="240" pin=15"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="240" pin=16"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="240" pin=17"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="240" pin=18"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="240" pin=19"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="240" pin=20"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="240" pin=21"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="240" pin=22"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="240" pin=23"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="240" pin=24"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="240" pin=25"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="240" pin=26"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="240" pin=27"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="240" pin=28"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="240" pin=29"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="240" pin=30"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="240" pin=31"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="240" pin=32"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="240" pin=33"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="240" pin=34"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="240" pin=35"/></net>

<net id="408"><net_src comp="38" pin="0"/><net_sink comp="240" pin=36"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="240" pin=37"/></net>

<net id="410"><net_src comp="38" pin="0"/><net_sink comp="240" pin=38"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="240" pin=39"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="240" pin=40"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="240" pin=41"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="240" pin=42"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="240" pin=43"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="240" pin=44"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="240" pin=45"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="240" pin=46"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="240" pin=47"/></net>

<net id="420"><net_src comp="38" pin="0"/><net_sink comp="240" pin=48"/></net>

<net id="421"><net_src comp="38" pin="0"/><net_sink comp="240" pin=49"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="240" pin=50"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="240" pin=51"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="240" pin=52"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="240" pin=53"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="240" pin=54"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="240" pin=55"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="240" pin=56"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="240" pin=57"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="240" pin=58"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="240" pin=59"/></net>

<net id="432"><net_src comp="38" pin="0"/><net_sink comp="240" pin=60"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="240" pin=61"/></net>

<net id="434"><net_src comp="38" pin="0"/><net_sink comp="240" pin=62"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="240" pin=63"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="240" pin=64"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="240" pin=65"/></net>

<net id="438"><net_src comp="38" pin="0"/><net_sink comp="240" pin=66"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="240" pin=67"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="240" pin=68"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="240" pin=69"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="240" pin=70"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="240" pin=71"/></net>

<net id="444"><net_src comp="38" pin="0"/><net_sink comp="240" pin=72"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="240" pin=73"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="240" pin=74"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="240" pin=75"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="240" pin=76"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="240" pin=77"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="240" pin=78"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="240" pin=79"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="240" pin=80"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="240" pin=81"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="240" pin=82"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="240" pin=83"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="240" pin=84"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="240" pin=85"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="240" pin=86"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="240" pin=87"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="240" pin=88"/></net>

<net id="461"><net_src comp="38" pin="0"/><net_sink comp="240" pin=89"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="240" pin=90"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="240" pin=91"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="240" pin=92"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="240" pin=93"/></net>

<net id="466"><net_src comp="38" pin="0"/><net_sink comp="240" pin=94"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="240" pin=95"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="240" pin=96"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="240" pin=97"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="240" pin=98"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="240" pin=99"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="240" pin=100"/></net>

<net id="473"><net_src comp="38" pin="0"/><net_sink comp="240" pin=101"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="240" pin=102"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="240" pin=103"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="240" pin=104"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="240" pin=105"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="240" pin=106"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="240" pin=107"/></net>

<net id="480"><net_src comp="38" pin="0"/><net_sink comp="240" pin=108"/></net>

<net id="481"><net_src comp="38" pin="0"/><net_sink comp="240" pin=109"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="240" pin=110"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="240" pin=111"/></net>

<net id="484"><net_src comp="38" pin="0"/><net_sink comp="240" pin=112"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="240" pin=113"/></net>

<net id="486"><net_src comp="38" pin="0"/><net_sink comp="240" pin=114"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="240" pin=115"/></net>

<net id="488"><net_src comp="38" pin="0"/><net_sink comp="240" pin=116"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="240" pin=117"/></net>

<net id="490"><net_src comp="38" pin="0"/><net_sink comp="240" pin=118"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="240" pin=119"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="240" pin=120"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="240" pin=121"/></net>

<net id="494"><net_src comp="38" pin="0"/><net_sink comp="240" pin=122"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="240" pin=123"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="240" pin=124"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="240" pin=125"/></net>

<net id="498"><net_src comp="38" pin="0"/><net_sink comp="240" pin=126"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="240" pin=127"/></net>

<net id="500"><net_src comp="38" pin="0"/><net_sink comp="240" pin=128"/></net>

<net id="506"><net_src comp="236" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="240" pin="130"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="153" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="176" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="517"><net_src comp="180" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="523"><net_src comp="184" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="532"><net_src comp="194" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="537"><net_src comp="82" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="542"><net_src comp="93" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="547"><net_src comp="88" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="555"><net_src comp="217" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="560"><net_src comp="135" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="565"><net_src comp="223" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="240" pin=129"/></net>

<net id="570"><net_src comp="227" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="575"><net_src comp="236" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="580"><net_src comp="240" pin="130"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="585"><net_src comp="501" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {10 }
	Port: out_V_last_V | {10 }
 - Input state : 
	Port: matchFilter : in_V_data_V | {1 }
	Port: matchFilter : in_V_last_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		a_cast2 : 1
		tmp : 1
		StgValue_30 : 2
		a_1 : 1
		a_1_cast : 2
		buffIn_data_V_addr_1 : 3
		buffIn_data_V_load : 4
		buffIn_last_V_addr_1 : 3
		buffIn_last_V_load : 4
		StgValue_38 : 1
		StgValue_40 : 1
	State 4
		StgValue_45 : 1
	State 5
		StgValue_47 : 1
	State 6
		b_i_cast1 : 1
		exitcond_i : 1
		b : 1
		StgValue_55 : 2
		buffIn_data_V_addr_3 : 2
		p_Val2_s : 3
		tmp_3 : 1
		p_Result_s : 1
		StgValue_60 : 2
	State 7
		inQ_V : 1
		p_2_i : 2
	State 8
	State 9
		tempQ_V : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mux   |    tmp_1_fu_240   |    0    |   2080  |   673   |
|----------|-------------------|---------|---------|---------|
|    add   |     a_1_fu_194    |    0    |    26   |    12   |
|          |      b_fu_217     |    0    |    29   |    13   |
|----------|-------------------|---------|---------|---------|
|   icmp   |     tmp_fu_188    |    0    |    0    |    4    |
|          | exitcond_i_fu_211 |    0    |    0    |    4    |
|----------|-------------------|---------|---------|---------|
|  muladd  |     grp_fu_501    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   read   |   grp_read_fu_64  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_72  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|extractvalue| tmp_data_V_fu_176 |    0    |    0    |    0    |
|          | tmp_last_V_fu_180 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   a_cast2_fu_184  |    0    |    0    |    0    |
|   zext   |  a_1_cast_fu_200  |    0    |    0    |    0    |
|          |  b_i_cast1_fu_206 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |    tmp_3_fu_223   |    0    |    0    |    0    |
|          |    inQ_V_fu_236   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate| p_Result_s_fu_227 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |   2135  |   706   |
|----------|-------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|buffIn_data_V|    1   |    0   |    0   |
|buffIn_last_V|    0   |    2   |    2   |
+-------------+--------+--------+--------+
|    Total    |    1   |    2   |    2   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         a_1_reg_529        |    7   |
|       a_cast2_reg_520      |   32   |
|          a_reg_142         |    7   |
|         b_i_reg_165        |    8   |
|          b_reg_552         |    8   |
|buffIn_data_V_addr_1_reg_534|    7   |
|buffIn_data_V_addr_3_reg_557|    7   |
| buffIn_data_V_load_reg_544 |   32   |
|buffIn_last_V_addr_1_reg_539|    7   |
|        inQ_V_reg_572       |   16   |
|        p_1_i_reg_153       |   16   |
|     p_Result_s_reg_567     |   32   |
|       tempQ_V_reg_582      |   16   |
|        tmp_1_reg_577       |   16   |
|        tmp_3_reg_562       |    7   |
|     tmp_data_V_reg_509     |   32   |
|     tmp_last_V_reg_514     |    1   |
+----------------------------+--------+
|            Total           |   251  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_72 |  p3  |   2  |  32  |   64   ||    9    |
| grp_access_fu_88 |  p0  |   6  |   7  |   42   ||    33   |
| grp_access_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_99 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_99 |  p1  |   2  |   1  |    2   ||    9    |
|   p_1_i_reg_153  |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_501    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_501    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   296  ||  8.925  ||   108   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |  2135  |   706  |
|   Memory  |    1   |    -   |    -   |    2   |    2   |
|Multiplexer|    -   |    -   |    8   |    -   |   108  |
|  Register |    -   |    -   |    -   |   251  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    8   |  2388  |   816  |
+-----------+--------+--------+--------+--------+--------+
