#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe7edca00 .scope module, "Testbench" "Testbench" 2 125;
 .timescale 0 0;
v0x7fffe7fb3b70_0 .var "a", 0 0;
v0x7fffe7fb3c30_0 .var "b", 0 0;
v0x7fffe7fb3cf0_0 .var "c", 0 0;
v0x7fffe7fb3d90_0 .net "outA_comp", 0 0, L_0x7fffe7fc4150;  1 drivers
RS_0x7f9215514788 .resolv tri, L_0x7fffe7fbb460, L_0x7fffe7fbb650, L_0x7fffe7fbb840;
v0x7fffe7fb3e60_0 .net8 "outA_struct", 0 0, RS_0x7f9215514788;  3 drivers, strength-aware
v0x7fffe7fb3f00_0 .net "outB_comp", 0 0, L_0x7fffe7fc4610;  1 drivers
RS_0x7f9215516378 .resolv tri, L_0x7fffe7fbef80, L_0x7fffe7faf4d0, L_0x7fffe7fbf2b0;
v0x7fffe7fb3fa0_0 .net8 "outB_struct", 0 0, RS_0x7f9215516378;  3 drivers, strength-aware
v0x7fffe7fb4040_0 .net "outCustom_comp", 0 0, L_0x7fffe7fc4bd0;  1 drivers
RS_0x7f92155127a8 .resolv tri, L_0x7fffe7fc3a00, L_0x7fffe7f944b0, L_0x7fffe7fc3d30;
v0x7fffe7fb4110_0 .net8 "outCustom_struct", 0 0, RS_0x7f92155127a8;  3 drivers, strength-aware
S_0x7fffe7edcb80 .scope module, "ExpCustom_comp" "ExpresieCustom_Comp" 2 151, 2 118 0, S_0x7fffe7edca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "out"
L_0x7fffe7fc47b0 .functor XOR 1, v0x7fffe7fb3b70_0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fc4820 .functor AND 1, L_0x7fffe7fc47b0, v0x7fffe7fb3cf0_0, C4<1>, C4<1>;
L_0x7fffe7fc48e0 .functor OR 1, v0x7fffe7fb3c30_0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc4950 .functor AND 1, v0x7fffe7fb3b70_0, L_0x7fffe7fc48e0, C4<1>, C4<1>;
L_0x7fffe7fc4a10 .functor OR 1, L_0x7fffe7fc4820, L_0x7fffe7fc4950, C4<0>, C4<0>;
L_0x7fffe7fc4b20 .functor NOT 1, v0x7fffe7fb3c30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc4bd0 .functor XOR 1, L_0x7fffe7fc4a10, L_0x7fffe7fc4b20, C4<0>, C4<0>;
v0x7fffe7f629a0_0 .net "A", 0 0, v0x7fffe7fb3b70_0;  1 drivers
v0x7fffe7f62a40_0 .net "B", 0 0, v0x7fffe7fb3c30_0;  1 drivers
v0x7fffe7f827e0_0 .net "C", 0 0, v0x7fffe7fb3cf0_0;  1 drivers
v0x7fffe7f82880_0 .net *"_s0", 0 0, L_0x7fffe7fc47b0;  1 drivers
v0x7fffe7f82960_0 .net *"_s10", 0 0, L_0x7fffe7fc4b20;  1 drivers
v0x7fffe7f82a90_0 .net *"_s2", 0 0, L_0x7fffe7fc4820;  1 drivers
v0x7fffe7f82b70_0 .net *"_s4", 0 0, L_0x7fffe7fc48e0;  1 drivers
v0x7fffe7f82c50_0 .net *"_s6", 0 0, L_0x7fffe7fc4950;  1 drivers
v0x7fffe7f82d30_0 .net *"_s8", 0 0, L_0x7fffe7fc4a10;  1 drivers
v0x7fffe7f82e10_0 .net "out", 0 0, L_0x7fffe7fc4bd0;  alias, 1 drivers
S_0x7fffe7f82f50 .scope module, "ExpCustom_struct" "ExpresieCustom_Struct" 2 148, 2 104 0, S_0x7fffe7edca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "out"
v0x7fffe7f946b0_0 .net "A", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f94750_0 .net "B", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f94810_0 .net "C", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f948b0_0 .net8 "out", 0 0, RS_0x7f92155127a8;  alias, 3 drivers, strength-aware
RS_0x7f92155102b8 .resolv tri, L_0x7fffe7fbfd40, L_0x7fffe7f8dbc0, L_0x7fffe7fc0150;
v0x7fffe7f94950_0 .net8 "w1", 0 0, RS_0x7f92155102b8;  3 drivers, strength-aware
RS_0x7f92155104c8 .resolv tri, L_0x7fffe7fc05c0, L_0x7fffe7fc0680, L_0x7fffe7fc07d0;
v0x7fffe7f949f0_0 .net8 "w2", 0 0, RS_0x7f92155104c8;  3 drivers, strength-aware
RS_0x7f9215510738 .resolv tri, L_0x7fffe7fc0f30, L_0x7fffe7f87a80, L_0x7fffe7fc1340;
v0x7fffe7f94a90_0 .net8 "w3", 0 0, RS_0x7f9215510738;  3 drivers, strength-aware
RS_0x7f9215510948 .resolv tri, L_0x7fffe7fc17b0, L_0x7fffe7fc1870, L_0x7fffe7fc19c0;
v0x7fffe7f94b30_0 .net8 "w4", 0 0, RS_0x7f9215510948;  3 drivers, strength-aware
RS_0x7f92155117b8 .resolv tri, L_0x7fffe7fc2120, L_0x7fffe7f8d270, L_0x7fffe7fc2470;
v0x7fffe7f94ce0_0 .net8 "w5", 0 0, RS_0x7f92155117b8;  3 drivers, strength-aware
RS_0x7f9215510bb8 .resolv tri, L_0x7fffe7fc2570, L_0x7fffe7fc2630, L_0x7fffe7fc2f90;
v0x7fffe7f94e90_0 .net8 "w6", 0 0, RS_0x7f9215510bb8;  3 drivers, strength-aware
S_0x7fffe7f830f0 .scope module, "AND1" "AND" 2 110, 2 31 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f84b80_0 .net8 "in1", 0 0, RS_0x7f92155102b8;  alias, 3 drivers, strength-aware
v0x7fffe7f84c20_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f84ce0_0 .net8 "out", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
RS_0x7f92155102e8 .resolv tri, L_0x7fffe7fc0210, L_0x7fffe7fc02d0, L_0x7fffe7fc04c0;
v0x7fffe7f84dd0_0 .net8 "w", 0 0, RS_0x7f92155102e8;  3 drivers, strength-aware
S_0x7fffe7f83330 .scope module, "NAND1" "NAND" 2 36, 2 18 0, S_0x7fffe7f830f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f83d00_0 .net8 "in1", 0 0, RS_0x7f92155102b8;  alias, 3 drivers, strength-aware
v0x7fffe7f83da0_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f83e90_0 .net8 "out", 0 0, RS_0x7f92155102e8;  alias, 3 drivers, strength-aware
S_0x7fffe7f83590 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f83330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb71b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc0210 .functor PMOS 1, L_0x7fffe7fb71b0, RS_0x7f92155102b8, C4<0>, C4<0>;
L_0x7fffe7fc02d0 .functor PMOS 1, L_0x7fffe7fb71b0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb7110 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f61570 .functor NMOS 1, L_0x7fffe7fb7110, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc04c0 .functor NMOS 1, L_0x7fffe7f61570, RS_0x7f92155102b8, C4<0>, C4<0>;
v0x7fffe7f837f0_0 .net8 "a", 0 0, RS_0x7f92155102b8;  alias, 3 drivers, strength-aware
v0x7fffe7f838d0_0 .net "b", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f83990_0 .net8 "c", 0 0, RS_0x7f92155102e8;  alias, 3 drivers, strength-aware
v0x7fffe7f83a30_0 .net8 "gnd", 0 0, L_0x7fffe7fb7110;  1 drivers, strength-aware
v0x7fffe7f83ad0_0 .net8 "pwr", 0 0, L_0x7fffe7fb71b0;  1 drivers, strength-aware
v0x7fffe7f83bc0_0 .net8 "w1", 0 0, L_0x7fffe7f61570;  1 drivers, strength-aware
S_0x7fffe7f83f50 .scope module, "NAND2" "NAND" 2 37, 2 18 0, S_0x7fffe7f830f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f84930_0 .net8 "in1", 0 0, RS_0x7f92155102e8;  alias, 3 drivers, strength-aware
v0x7fffe7f849d0_0 .net8 "in2", 0 0, RS_0x7f92155102e8;  alias, 3 drivers, strength-aware
v0x7fffe7f84a90_0 .net8 "out", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
S_0x7fffe7f84170 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f83f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7310 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc05c0 .functor PMOS 1, L_0x7fffe7fb7310, RS_0x7f92155102e8, C4<0>, C4<0>;
L_0x7fffe7fc0680 .functor PMOS 1, L_0x7fffe7fb7310, RS_0x7f92155102e8, C4<0>, C4<0>;
L_0x7fffe7fb7270 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc0710 .functor NMOS 1, L_0x7fffe7fb7270, RS_0x7f92155102e8, C4<0>, C4<0>;
L_0x7fffe7fc07d0 .functor NMOS 1, L_0x7fffe7fc0710, RS_0x7f92155102e8, C4<0>, C4<0>;
v0x7fffe7f843d0_0 .net8 "a", 0 0, RS_0x7f92155102e8;  alias, 3 drivers, strength-aware
v0x7fffe7f844e0_0 .net8 "b", 0 0, RS_0x7f92155102e8;  alias, 3 drivers, strength-aware
v0x7fffe7f845a0_0 .net8 "c", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
v0x7fffe7f84640_0 .net8 "gnd", 0 0, L_0x7fffe7fb7270;  1 drivers, strength-aware
v0x7fffe7f846e0_0 .net8 "pwr", 0 0, L_0x7fffe7fb7310;  1 drivers, strength-aware
v0x7fffe7f847f0_0 .net8 "w1", 0 0, L_0x7fffe7fc0710;  1 drivers, strength-aware
S_0x7fffe7f84eb0 .scope module, "AND2" "AND" 2 112, 2 31 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f86a10_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f86ab0_0 .net8 "in2", 0 0, RS_0x7f9215510738;  alias, 3 drivers, strength-aware
v0x7fffe7f86b70_0 .net8 "out", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
RS_0x7f9215510768 .resolv tri, L_0x7fffe7fc1400, L_0x7fffe7fc14c0, L_0x7fffe7fc16b0;
v0x7fffe7f86c60_0 .net8 "w", 0 0, RS_0x7f9215510768;  3 drivers, strength-aware
S_0x7fffe7f850d0 .scope module, "NAND1" "NAND" 2 36, 2 18 0, S_0x7fffe7f84eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f85ad0_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f85bc0_0 .net8 "in2", 0 0, RS_0x7f9215510738;  alias, 3 drivers, strength-aware
v0x7fffe7f85c80_0 .net8 "out", 0 0, RS_0x7f9215510768;  alias, 3 drivers, strength-aware
S_0x7fffe7f85330 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f850d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7890 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc1400 .functor PMOS 1, L_0x7fffe7fb7890, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fc14c0 .functor PMOS 1, L_0x7fffe7fb7890, RS_0x7f9215510738, C4<0>, C4<0>;
L_0x7fffe7fb77f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f867d0 .functor NMOS 1, L_0x7fffe7fb77f0, RS_0x7f9215510738, C4<0>, C4<0>;
L_0x7fffe7fc16b0 .functor NMOS 1, L_0x7fffe7f867d0, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7f85590_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f85650_0 .net8 "b", 0 0, RS_0x7f9215510738;  alias, 3 drivers, strength-aware
v0x7fffe7f856f0_0 .net8 "c", 0 0, RS_0x7f9215510768;  alias, 3 drivers, strength-aware
v0x7fffe7f857c0_0 .net8 "gnd", 0 0, L_0x7fffe7fb77f0;  1 drivers, strength-aware
v0x7fffe7f85880_0 .net8 "pwr", 0 0, L_0x7fffe7fb7890;  1 drivers, strength-aware
v0x7fffe7f85990_0 .net8 "w1", 0 0, L_0x7fffe7f867d0;  1 drivers, strength-aware
S_0x7fffe7f85d50 .scope module, "NAND2" "NAND" 2 37, 2 18 0, S_0x7fffe7f84eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f86730_0 .net8 "in1", 0 0, RS_0x7f9215510768;  alias, 3 drivers, strength-aware
v0x7fffe7f86860_0 .net8 "in2", 0 0, RS_0x7f9215510768;  alias, 3 drivers, strength-aware
v0x7fffe7f86920_0 .net8 "out", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
S_0x7fffe7f85f70 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f85d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb79f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc17b0 .functor PMOS 1, L_0x7fffe7fb79f0, RS_0x7f9215510768, C4<0>, C4<0>;
L_0x7fffe7fc1870 .functor PMOS 1, L_0x7fffe7fb79f0, RS_0x7f9215510768, C4<0>, C4<0>;
L_0x7fffe7fb7950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc1900 .functor NMOS 1, L_0x7fffe7fb7950, RS_0x7f9215510768, C4<0>, C4<0>;
L_0x7fffe7fc19c0 .functor NMOS 1, L_0x7fffe7fc1900, RS_0x7f9215510768, C4<0>, C4<0>;
v0x7fffe7f861d0_0 .net8 "a", 0 0, RS_0x7f9215510768;  alias, 3 drivers, strength-aware
v0x7fffe7f862e0_0 .net8 "b", 0 0, RS_0x7f9215510768;  alias, 3 drivers, strength-aware
v0x7fffe7f863a0_0 .net8 "c", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
v0x7fffe7f86440_0 .net8 "gnd", 0 0, L_0x7fffe7fb7950;  1 drivers, strength-aware
v0x7fffe7f864e0_0 .net8 "pwr", 0 0, L_0x7fffe7fb79f0;  1 drivers, strength-aware
v0x7fffe7f865f0_0 .net8 "w1", 0 0, L_0x7fffe7fc1900;  1 drivers, strength-aware
S_0x7fffe7f86d40 .scope module, "NOT1" "NOT" 2 114, 2 25 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fffe7f87c00_0 .net "in", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f87ca0_0 .net8 "out", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
S_0x7fffe7f86f10 .scope module, "NAND1" "NAND" 2 28, 2 18 0, S_0x7fffe7f86d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f87920_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f879c0_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f87b10_0 .net8 "out", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
S_0x7fffe7f87150 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f86f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7f70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc2570 .functor PMOS 1, L_0x7fffe7fb7f70, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fc2630 .functor PMOS 1, L_0x7fffe7fb7f70, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb7ed0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc26c0 .functor NMOS 1, L_0x7fffe7fb7ed0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fc2f90 .functor NMOS 1, L_0x7fffe7fc26c0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
v0x7fffe7f873b0_0 .net "a", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f874a0_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f87590_0 .net8 "c", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f87630_0 .net8 "gnd", 0 0, L_0x7fffe7fb7ed0;  1 drivers, strength-aware
v0x7fffe7f876d0_0 .net8 "pwr", 0 0, L_0x7fffe7fb7f70;  1 drivers, strength-aware
v0x7fffe7f877e0_0 .net8 "w1", 0 0, L_0x7fffe7fc26c0;  1 drivers, strength-aware
S_0x7fffe7f87da0 .scope module, "OR1" "OR" 2 111, 2 40 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8a490_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f8a530_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f8a5f0_0 .net8 "out", 0 0, RS_0x7f9215510738;  alias, 3 drivers, strength-aware
RS_0x7f9215510df8 .resolv tri, L_0x7fffe7fc08d0, L_0x7fffe7fc09b0, L_0x7fffe7fc0b00;
v0x7fffe7f8a690_0 .net8 "w1", 0 0, RS_0x7f9215510df8;  3 drivers, strength-aware
RS_0x7f9215510fd8 .resolv tri, L_0x7fffe7fc0c00, L_0x7fffe7fc0ce0, L_0x7fffe7fc0e30;
v0x7fffe7f8a730_0 .net8 "w2", 0 0, RS_0x7f9215510fd8;  3 drivers, strength-aware
S_0x7fffe7f87fc0 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7f87da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f88990_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f88a30_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f88af0_0 .net8 "out", 0 0, RS_0x7f9215510df8;  alias, 3 drivers, strength-aware
S_0x7fffe7f88220 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f87fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc08d0 .functor PMOS 1, L_0x7fffe7fb7470, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fc09b0 .functor PMOS 1, L_0x7fffe7fb7470, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb73d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc0a40 .functor NMOS 1, L_0x7fffe7fb73d0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fc0b00 .functor NMOS 1, L_0x7fffe7fc0a40, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
v0x7fffe7f88480_0 .net "a", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f88540_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f88600_0 .net8 "c", 0 0, RS_0x7f9215510df8;  alias, 3 drivers, strength-aware
v0x7fffe7f886a0_0 .net8 "gnd", 0 0, L_0x7fffe7fb73d0;  1 drivers, strength-aware
v0x7fffe7f88740_0 .net8 "pwr", 0 0, L_0x7fffe7fb7470;  1 drivers, strength-aware
v0x7fffe7f88850_0 .net8 "w1", 0 0, L_0x7fffe7fc0a40;  1 drivers, strength-aware
S_0x7fffe7f88be0 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7f87da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f89550_0 .net "in1", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f895f0_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f896b0_0 .net8 "out", 0 0, RS_0x7f9215510fd8;  alias, 3 drivers, strength-aware
S_0x7fffe7f88e00 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f88be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb75d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc0c00 .functor PMOS 1, L_0x7fffe7fb75d0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc0ce0 .functor PMOS 1, L_0x7fffe7fb75d0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb7530 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc0d70 .functor NMOS 1, L_0x7fffe7fb7530, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc0e30 .functor NMOS 1, L_0x7fffe7fc0d70, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
v0x7fffe7f89060_0 .net "a", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f89120_0 .net "b", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f891e0_0 .net8 "c", 0 0, RS_0x7f9215510fd8;  alias, 3 drivers, strength-aware
v0x7fffe7f892b0_0 .net8 "gnd", 0 0, L_0x7fffe7fb7530;  1 drivers, strength-aware
v0x7fffe7f89350_0 .net8 "pwr", 0 0, L_0x7fffe7fb75d0;  1 drivers, strength-aware
v0x7fffe7f89410_0 .net8 "w1", 0 0, L_0x7fffe7fc0d70;  1 drivers, strength-aware
S_0x7fffe7f897a0 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7f87da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8a1c0_0 .net8 "in1", 0 0, RS_0x7f9215510df8;  alias, 3 drivers, strength-aware
v0x7fffe7f8a260_0 .net8 "in2", 0 0, RS_0x7f9215510fd8;  alias, 3 drivers, strength-aware
v0x7fffe7f8a320_0 .net8 "out", 0 0, RS_0x7f9215510738;  alias, 3 drivers, strength-aware
S_0x7fffe7f899f0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f897a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7730 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc0f30 .functor PMOS 1, L_0x7fffe7fb7730, RS_0x7f9215510df8, C4<0>, C4<0>;
L_0x7fffe7f87a80 .functor PMOS 1, L_0x7fffe7fb7730, RS_0x7f9215510fd8, C4<0>, C4<0>;
L_0x7fffe7fb7690 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f8a3c0 .functor NMOS 1, L_0x7fffe7fb7690, RS_0x7f9215510fd8, C4<0>, C4<0>;
L_0x7fffe7fc1340 .functor NMOS 1, L_0x7fffe7f8a3c0, RS_0x7f9215510df8, C4<0>, C4<0>;
v0x7fffe7f89c30_0 .net8 "a", 0 0, RS_0x7f9215510df8;  alias, 3 drivers, strength-aware
v0x7fffe7f89d40_0 .net8 "b", 0 0, RS_0x7f9215510fd8;  alias, 3 drivers, strength-aware
v0x7fffe7f89e50_0 .net8 "c", 0 0, RS_0x7f9215510738;  alias, 3 drivers, strength-aware
v0x7fffe7f89ef0_0 .net8 "gnd", 0 0, L_0x7fffe7fb7690;  1 drivers, strength-aware
v0x7fffe7f89f90_0 .net8 "pwr", 0 0, L_0x7fffe7fb7730;  1 drivers, strength-aware
v0x7fffe7f8a080_0 .net8 "w1", 0 0, L_0x7fffe7f8a3c0;  1 drivers, strength-aware
S_0x7fffe7f8a8a0 .scope module, "OR2" "OR" 2 113, 2 40 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8cf50_0 .net8 "in1", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
v0x7fffe7f8cff0_0 .net8 "in2", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
v0x7fffe7f8d0b0_0 .net8 "out", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
RS_0x7f92155113f8 .resolv tri, L_0x7fffe7fc1ac0, L_0x7fffe7fc1ba0, L_0x7fffe7fc1cf0;
v0x7fffe7f8d1d0_0 .net8 "w1", 0 0, RS_0x7f92155113f8;  3 drivers, strength-aware
RS_0x7f92155115d8 .resolv tri, L_0x7fffe7fc1df0, L_0x7fffe7fc1ed0, L_0x7fffe7fc2020;
v0x7fffe7f8d300_0 .net8 "w2", 0 0, RS_0x7f92155115d8;  3 drivers, strength-aware
S_0x7fffe7f8aa70 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7f8a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8b480_0 .net8 "in1", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
v0x7fffe7f8b520_0 .net8 "in2", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
v0x7fffe7f8b5e0_0 .net8 "out", 0 0, RS_0x7f92155113f8;  alias, 3 drivers, strength-aware
S_0x7fffe7f8acd0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7b50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc1ac0 .functor PMOS 1, L_0x7fffe7fb7b50, RS_0x7f92155104c8, C4<0>, C4<0>;
L_0x7fffe7fc1ba0 .functor PMOS 1, L_0x7fffe7fb7b50, RS_0x7f92155104c8, C4<0>, C4<0>;
L_0x7fffe7fb7ab0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc1c30 .functor NMOS 1, L_0x7fffe7fb7ab0, RS_0x7f92155104c8, C4<0>, C4<0>;
L_0x7fffe7fc1cf0 .functor NMOS 1, L_0x7fffe7fc1c30, RS_0x7f92155104c8, C4<0>, C4<0>;
v0x7fffe7f8af30_0 .net8 "a", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
v0x7fffe7f8aff0_0 .net8 "b", 0 0, RS_0x7f92155104c8;  alias, 3 drivers, strength-aware
v0x7fffe7f8b140_0 .net8 "c", 0 0, RS_0x7f92155113f8;  alias, 3 drivers, strength-aware
v0x7fffe7f8b1e0_0 .net8 "gnd", 0 0, L_0x7fffe7fb7ab0;  1 drivers, strength-aware
v0x7fffe7f8b280_0 .net8 "pwr", 0 0, L_0x7fffe7fb7b50;  1 drivers, strength-aware
v0x7fffe7f8b340_0 .net8 "w1", 0 0, L_0x7fffe7fc1c30;  1 drivers, strength-aware
S_0x7fffe7f8b6a0 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7f8a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8c0a0_0 .net8 "in1", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
v0x7fffe7f8c140_0 .net8 "in2", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
v0x7fffe7f8c200_0 .net8 "out", 0 0, RS_0x7f92155115d8;  alias, 3 drivers, strength-aware
S_0x7fffe7f8b8c0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7cb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc1df0 .functor PMOS 1, L_0x7fffe7fb7cb0, RS_0x7f9215510948, C4<0>, C4<0>;
L_0x7fffe7fc1ed0 .functor PMOS 1, L_0x7fffe7fb7cb0, RS_0x7f9215510948, C4<0>, C4<0>;
L_0x7fffe7fb7c10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc1f60 .functor NMOS 1, L_0x7fffe7fb7c10, RS_0x7f9215510948, C4<0>, C4<0>;
L_0x7fffe7fc2020 .functor NMOS 1, L_0x7fffe7fc1f60, RS_0x7f9215510948, C4<0>, C4<0>;
v0x7fffe7f8bb20_0 .net8 "a", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
v0x7fffe7f8bbe0_0 .net8 "b", 0 0, RS_0x7f9215510948;  alias, 3 drivers, strength-aware
v0x7fffe7f8bd30_0 .net8 "c", 0 0, RS_0x7f92155115d8;  alias, 3 drivers, strength-aware
v0x7fffe7f8be00_0 .net8 "gnd", 0 0, L_0x7fffe7fb7c10;  1 drivers, strength-aware
v0x7fffe7f8bea0_0 .net8 "pwr", 0 0, L_0x7fffe7fb7cb0;  1 drivers, strength-aware
v0x7fffe7f8bf60_0 .net8 "w1", 0 0, L_0x7fffe7fc1f60;  1 drivers, strength-aware
S_0x7fffe7f8c2f0 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7f8a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8cd30_0 .net8 "in1", 0 0, RS_0x7f92155113f8;  alias, 3 drivers, strength-aware
v0x7fffe7f8cdd0_0 .net8 "in2", 0 0, RS_0x7f92155115d8;  alias, 3 drivers, strength-aware
v0x7fffe7f8ce90_0 .net8 "out", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
S_0x7fffe7f8c540 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7e10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc2120 .functor PMOS 1, L_0x7fffe7fb7e10, RS_0x7f92155113f8, C4<0>, C4<0>;
L_0x7fffe7f8d270 .functor PMOS 1, L_0x7fffe7fb7e10, RS_0x7f92155115d8, C4<0>, C4<0>;
L_0x7fffe7fb7d70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f8d3a0 .functor NMOS 1, L_0x7fffe7fb7d70, RS_0x7f92155115d8, C4<0>, C4<0>;
L_0x7fffe7fc2470 .functor NMOS 1, L_0x7fffe7f8d3a0, RS_0x7f92155113f8, C4<0>, C4<0>;
v0x7fffe7f8c780_0 .net8 "a", 0 0, RS_0x7f92155113f8;  alias, 3 drivers, strength-aware
v0x7fffe7f8c890_0 .net8 "b", 0 0, RS_0x7f92155115d8;  alias, 3 drivers, strength-aware
v0x7fffe7f8c9a0_0 .net8 "c", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
v0x7fffe7f8ca40_0 .net8 "gnd", 0 0, L_0x7fffe7fb7d70;  1 drivers, strength-aware
v0x7fffe7f8cae0_0 .net8 "pwr", 0 0, L_0x7fffe7fb7e10;  1 drivers, strength-aware
v0x7fffe7f8cbf0_0 .net8 "w1", 0 0, L_0x7fffe7f8d3a0;  1 drivers, strength-aware
S_0x7fffe7f8d470 .scope module, "XOR1" "XOR" 2 109, 2 50 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f907e0_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f90990_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f90a50_0 .net8 "out", 0 0, RS_0x7f92155102b8;  alias, 3 drivers, strength-aware
RS_0x7f9215511a28 .resolv tri, L_0x7fffe7fbf3b0, L_0x7fffe7fbf470, L_0x7fffe7fbf640;
v0x7fffe7f90af0_0 .net8 "w1", 0 0, RS_0x7f9215511a28;  3 drivers, strength-aware
RS_0x7f9215511c08 .resolv tri, L_0x7fffe7fbf740, L_0x7fffe7fbf800, L_0x7fffe7fbf930;
v0x7fffe7f90b90_0 .net8 "w2", 0 0, RS_0x7f9215511c08;  3 drivers, strength-aware
RS_0x7f9215511de8 .resolv tri, L_0x7fffe7fbfa30, L_0x7fffe7fbfaf0, L_0x7fffe7fbfc40;
v0x7fffe7f90c30_0 .net8 "w3", 0 0, RS_0x7f9215511de8;  3 drivers, strength-aware
S_0x7fffe7f8d640 .scope module, "NAND1" "NAND" 2 55, 2 18 0, S_0x7fffe7f8d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8e050_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f8e0f0_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f8e1b0_0 .net8 "out", 0 0, RS_0x7f9215511a28;  alias, 3 drivers, strength-aware
S_0x7fffe7f8d8a0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6c30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbf3b0 .functor PMOS 1, L_0x7fffe7fb6c30, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fbf470 .functor PMOS 1, L_0x7fffe7fb6c30, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb6b90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f8f4b0 .functor NMOS 1, L_0x7fffe7fb6b90, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fbf640 .functor NMOS 1, L_0x7fffe7f8f4b0, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7f8db00_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f8dc50_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f8dd10_0 .net8 "c", 0 0, RS_0x7f9215511a28;  alias, 3 drivers, strength-aware
v0x7fffe7f8ddb0_0 .net8 "gnd", 0 0, L_0x7fffe7fb6b90;  1 drivers, strength-aware
v0x7fffe7f8de50_0 .net8 "pwr", 0 0, L_0x7fffe7fb6c30;  1 drivers, strength-aware
v0x7fffe7f8df10_0 .net8 "w1", 0 0, L_0x7fffe7f8f4b0;  1 drivers, strength-aware
S_0x7fffe7f8e270 .scope module, "NAND2" "NAND" 2 56, 2 18 0, S_0x7fffe7f8d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8ec50_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f8ecf0_0 .net8 "in2", 0 0, RS_0x7f9215511a28;  alias, 3 drivers, strength-aware
v0x7fffe7f8edb0_0 .net8 "out", 0 0, RS_0x7f9215511c08;  alias, 3 drivers, strength-aware
S_0x7fffe7f8e490 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6d90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbf740 .functor PMOS 1, L_0x7fffe7fb6d90, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fbf800 .functor PMOS 1, L_0x7fffe7fb6d90, RS_0x7f9215511a28, C4<0>, C4<0>;
L_0x7fffe7fb6cf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbf870 .functor NMOS 1, L_0x7fffe7fb6cf0, RS_0x7f9215511a28, C4<0>, C4<0>;
L_0x7fffe7fbf930 .functor NMOS 1, L_0x7fffe7fbf870, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7f8e6f0_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f8e7b0_0 .net8 "b", 0 0, RS_0x7f9215511a28;  alias, 3 drivers, strength-aware
v0x7fffe7f8e8c0_0 .net8 "c", 0 0, RS_0x7f9215511c08;  alias, 3 drivers, strength-aware
v0x7fffe7f8e960_0 .net8 "gnd", 0 0, L_0x7fffe7fb6cf0;  1 drivers, strength-aware
v0x7fffe7f8ea00_0 .net8 "pwr", 0 0, L_0x7fffe7fb6d90;  1 drivers, strength-aware
v0x7fffe7f8eb10_0 .net8 "w1", 0 0, L_0x7fffe7fbf870;  1 drivers, strength-aware
S_0x7fffe7f8eea0 .scope module, "NAND3" "NAND" 2 57, 2 18 0, S_0x7fffe7f8d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f8f8b0_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f8f950_0 .net8 "in2", 0 0, RS_0x7f9215511a28;  alias, 3 drivers, strength-aware
v0x7fffe7f8fa10_0 .net8 "out", 0 0, RS_0x7f9215511de8;  alias, 3 drivers, strength-aware
S_0x7fffe7f8f0f0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6ef0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbfa30 .functor PMOS 1, L_0x7fffe7fb6ef0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fbfaf0 .functor PMOS 1, L_0x7fffe7fb6ef0, RS_0x7f9215511a28, C4<0>, C4<0>;
L_0x7fffe7fb6e50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbfb80 .functor NMOS 1, L_0x7fffe7fb6e50, RS_0x7f9215511a28, C4<0>, C4<0>;
L_0x7fffe7fbfc40 .functor NMOS 1, L_0x7fffe7fbfb80, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
v0x7fffe7f8f330_0 .net "a", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f8f3f0_0 .net8 "b", 0 0, RS_0x7f9215511a28;  alias, 3 drivers, strength-aware
v0x7fffe7f8f540_0 .net8 "c", 0 0, RS_0x7f9215511de8;  alias, 3 drivers, strength-aware
v0x7fffe7f8f610_0 .net8 "gnd", 0 0, L_0x7fffe7fb6e50;  1 drivers, strength-aware
v0x7fffe7f8f6b0_0 .net8 "pwr", 0 0, L_0x7fffe7fb6ef0;  1 drivers, strength-aware
v0x7fffe7f8f770_0 .net8 "w1", 0 0, L_0x7fffe7fbfb80;  1 drivers, strength-aware
S_0x7fffe7f8fb00 .scope module, "NAND4" "NAND" 2 58, 2 18 0, S_0x7fffe7f8d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f90510_0 .net8 "in1", 0 0, RS_0x7f9215511c08;  alias, 3 drivers, strength-aware
v0x7fffe7f905b0_0 .net8 "in2", 0 0, RS_0x7f9215511de8;  alias, 3 drivers, strength-aware
v0x7fffe7f90670_0 .net8 "out", 0 0, RS_0x7f92155102b8;  alias, 3 drivers, strength-aware
S_0x7fffe7f8fd20 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f8fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb7050 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbfd40 .functor PMOS 1, L_0x7fffe7fb7050, RS_0x7f9215511c08, C4<0>, C4<0>;
L_0x7fffe7f8dbc0 .functor PMOS 1, L_0x7fffe7fb7050, RS_0x7f9215511de8, C4<0>, C4<0>;
L_0x7fffe7fb6fb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f90710 .functor NMOS 1, L_0x7fffe7fb6fb0, RS_0x7f9215511de8, C4<0>, C4<0>;
L_0x7fffe7fc0150 .functor NMOS 1, L_0x7fffe7f90710, RS_0x7f9215511c08, C4<0>, C4<0>;
v0x7fffe7f8ff80_0 .net8 "a", 0 0, RS_0x7f9215511c08;  alias, 3 drivers, strength-aware
v0x7fffe7f90090_0 .net8 "b", 0 0, RS_0x7f9215511de8;  alias, 3 drivers, strength-aware
v0x7fffe7f901a0_0 .net8 "c", 0 0, RS_0x7f92155102b8;  alias, 3 drivers, strength-aware
v0x7fffe7f90240_0 .net8 "gnd", 0 0, L_0x7fffe7fb6fb0;  1 drivers, strength-aware
v0x7fffe7f902e0_0 .net8 "pwr", 0 0, L_0x7fffe7fb7050;  1 drivers, strength-aware
v0x7fffe7f903d0_0 .net8 "w1", 0 0, L_0x7fffe7f90710;  1 drivers, strength-aware
S_0x7fffe7f90da0 .scope module, "XOR2" "XOR" 2 115, 2 50 0, S_0x7fffe7f82f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f940a0_0 .net8 "in1", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
v0x7fffe7f94140_0 .net8 "in2", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f94200_0 .net8 "out", 0 0, RS_0x7f92155127a8;  alias, 3 drivers, strength-aware
RS_0x7f9215512208 .resolv tri, L_0x7fffe7fc3090, L_0x7fffe7fc3150, L_0x7fffe7fc3320;
v0x7fffe7f94320_0 .net8 "w1", 0 0, RS_0x7f9215512208;  3 drivers, strength-aware
RS_0x7f92155123e8 .resolv tri, L_0x7fffe7fc3420, L_0x7fffe7fc34e0, L_0x7fffe7fc3610;
v0x7fffe7f943c0_0 .net8 "w2", 0 0, RS_0x7f92155123e8;  3 drivers, strength-aware
RS_0x7f92155125c8 .resolv tri, L_0x7fffe7fc3710, L_0x7fffe7fc37d0, L_0x7fffe7fc3900;
v0x7fffe7f94540_0 .net8 "w3", 0 0, RS_0x7f92155125c8;  3 drivers, strength-aware
S_0x7fffe7f90f20 .scope module, "NAND1" "NAND" 2 55, 2 18 0, S_0x7fffe7f90da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f918f0_0 .net8 "in1", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
v0x7fffe7f91a20_0 .net8 "in2", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f91b70_0 .net8 "out", 0 0, RS_0x7f9215512208;  alias, 3 drivers, strength-aware
S_0x7fffe7f91180 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f90f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb80d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3090 .functor PMOS 1, L_0x7fffe7fb80d0, RS_0x7f92155117b8, C4<0>, C4<0>;
L_0x7fffe7fc3150 .functor PMOS 1, L_0x7fffe7fb80d0, RS_0x7f9215510bb8, C4<0>, C4<0>;
L_0x7fffe7fb8030 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f92e00 .functor NMOS 1, L_0x7fffe7fb8030, RS_0x7f9215510bb8, C4<0>, C4<0>;
L_0x7fffe7fc3320 .functor NMOS 1, L_0x7fffe7f92e00, RS_0x7f92155117b8, C4<0>, C4<0>;
v0x7fffe7f913e0_0 .net8 "a", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
v0x7fffe7f914a0_0 .net8 "b", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f91560_0 .net8 "c", 0 0, RS_0x7f9215512208;  alias, 3 drivers, strength-aware
v0x7fffe7f91600_0 .net8 "gnd", 0 0, L_0x7fffe7fb8030;  1 drivers, strength-aware
v0x7fffe7f916a0_0 .net8 "pwr", 0 0, L_0x7fffe7fb80d0;  1 drivers, strength-aware
v0x7fffe7f917b0_0 .net8 "w1", 0 0, L_0x7fffe7f92e00;  1 drivers, strength-aware
S_0x7fffe7f91c60 .scope module, "NAND2" "NAND" 2 56, 2 18 0, S_0x7fffe7f90da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f925a0_0 .net8 "in1", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
v0x7fffe7f92640_0 .net8 "in2", 0 0, RS_0x7f9215512208;  alias, 3 drivers, strength-aware
v0x7fffe7f92700_0 .net8 "out", 0 0, RS_0x7f92155123e8;  alias, 3 drivers, strength-aware
S_0x7fffe7f91de0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f91c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb8230 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3420 .functor PMOS 1, L_0x7fffe7fb8230, RS_0x7f92155117b8, C4<0>, C4<0>;
L_0x7fffe7fc34e0 .functor PMOS 1, L_0x7fffe7fb8230, RS_0x7f9215512208, C4<0>, C4<0>;
L_0x7fffe7fb8190 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3550 .functor NMOS 1, L_0x7fffe7fb8190, RS_0x7f9215512208, C4<0>, C4<0>;
L_0x7fffe7fc3610 .functor NMOS 1, L_0x7fffe7fc3550, RS_0x7f92155117b8, C4<0>, C4<0>;
v0x7fffe7f92040_0 .net8 "a", 0 0, RS_0x7f92155117b8;  alias, 3 drivers, strength-aware
v0x7fffe7f92100_0 .net8 "b", 0 0, RS_0x7f9215512208;  alias, 3 drivers, strength-aware
v0x7fffe7f92210_0 .net8 "c", 0 0, RS_0x7f92155123e8;  alias, 3 drivers, strength-aware
v0x7fffe7f922b0_0 .net8 "gnd", 0 0, L_0x7fffe7fb8190;  1 drivers, strength-aware
v0x7fffe7f92350_0 .net8 "pwr", 0 0, L_0x7fffe7fb8230;  1 drivers, strength-aware
v0x7fffe7f92460_0 .net8 "w1", 0 0, L_0x7fffe7fc3550;  1 drivers, strength-aware
S_0x7fffe7f927f0 .scope module, "NAND3" "NAND" 2 57, 2 18 0, S_0x7fffe7f90da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f93200_0 .net8 "in1", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f932a0_0 .net8 "in2", 0 0, RS_0x7f9215512208;  alias, 3 drivers, strength-aware
v0x7fffe7f93360_0 .net8 "out", 0 0, RS_0x7f92155125c8;  alias, 3 drivers, strength-aware
S_0x7fffe7f92a40 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f927f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb8390 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3710 .functor PMOS 1, L_0x7fffe7fb8390, RS_0x7f9215510bb8, C4<0>, C4<0>;
L_0x7fffe7fc37d0 .functor PMOS 1, L_0x7fffe7fb8390, RS_0x7f9215512208, C4<0>, C4<0>;
L_0x7fffe7fb82f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3840 .functor NMOS 1, L_0x7fffe7fb82f0, RS_0x7f9215512208, C4<0>, C4<0>;
L_0x7fffe7fc3900 .functor NMOS 1, L_0x7fffe7fc3840, RS_0x7f9215510bb8, C4<0>, C4<0>;
v0x7fffe7f92c80_0 .net8 "a", 0 0, RS_0x7f9215510bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f92d40_0 .net8 "b", 0 0, RS_0x7f9215512208;  alias, 3 drivers, strength-aware
v0x7fffe7f92e90_0 .net8 "c", 0 0, RS_0x7f92155125c8;  alias, 3 drivers, strength-aware
v0x7fffe7f92f60_0 .net8 "gnd", 0 0, L_0x7fffe7fb82f0;  1 drivers, strength-aware
v0x7fffe7f93000_0 .net8 "pwr", 0 0, L_0x7fffe7fb8390;  1 drivers, strength-aware
v0x7fffe7f930c0_0 .net8 "w1", 0 0, L_0x7fffe7fc3840;  1 drivers, strength-aware
S_0x7fffe7f93450 .scope module, "NAND4" "NAND" 2 58, 2 18 0, S_0x7fffe7f90da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f93e80_0 .net8 "in1", 0 0, RS_0x7f92155123e8;  alias, 3 drivers, strength-aware
v0x7fffe7f93f20_0 .net8 "in2", 0 0, RS_0x7f92155125c8;  alias, 3 drivers, strength-aware
v0x7fffe7f93fe0_0 .net8 "out", 0 0, RS_0x7f92155127a8;  alias, 3 drivers, strength-aware
S_0x7fffe7f93670 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f93450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb84f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3a00 .functor PMOS 1, L_0x7fffe7fb84f0, RS_0x7f92155123e8, C4<0>, C4<0>;
L_0x7fffe7f944b0 .functor PMOS 1, L_0x7fffe7fb84f0, RS_0x7f92155125c8, C4<0>, C4<0>;
L_0x7fffe7fb8450 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f945e0 .functor NMOS 1, L_0x7fffe7fb8450, RS_0x7f92155125c8, C4<0>, C4<0>;
L_0x7fffe7fc3d30 .functor NMOS 1, L_0x7fffe7f945e0, RS_0x7f92155123e8, C4<0>, C4<0>;
v0x7fffe7f938d0_0 .net8 "a", 0 0, RS_0x7f92155123e8;  alias, 3 drivers, strength-aware
v0x7fffe7f939e0_0 .net8 "b", 0 0, RS_0x7f92155125c8;  alias, 3 drivers, strength-aware
v0x7fffe7f93af0_0 .net8 "c", 0 0, RS_0x7f92155127a8;  alias, 3 drivers, strength-aware
v0x7fffe7f93b90_0 .net8 "gnd", 0 0, L_0x7fffe7fb8450;  1 drivers, strength-aware
v0x7fffe7f93c30_0 .net8 "pwr", 0 0, L_0x7fffe7fb84f0;  1 drivers, strength-aware
v0x7fffe7f93d40_0 .net8 "w1", 0 0, L_0x7fffe7f945e0;  1 drivers, strength-aware
S_0x7fffe7f95080 .scope module, "SubA_comp" "SubpunctulA_Comp" 2 149, 2 75 0, S_0x7fffe7edca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "out"
L_0x7fffe7fc3e30 .functor AND 1, v0x7fffe7fb3b70_0, v0x7fffe7fb3c30_0, C4<1>, C4<1>;
L_0x7fffe7fc3ea0 .functor NOT 1, v0x7fffe7fb3cf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc3f10 .functor OR 1, L_0x7fffe7fc3e30, L_0x7fffe7fc3ea0, C4<0>, C4<0>;
L_0x7fffe7fc4020 .functor NOT 1, v0x7fffe7fb3c30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc4090 .functor OR 1, L_0x7fffe7fc4020, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc4150 .functor XOR 1, L_0x7fffe7fc3f10, L_0x7fffe7fc4090, C4<0>, C4<0>;
v0x7fffe7f95270_0 .net "A", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f95310_0 .net "B", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f953d0_0 .net "C", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f954a0_0 .net *"_s0", 0 0, L_0x7fffe7fc3e30;  1 drivers
v0x7fffe7f95540_0 .net *"_s2", 0 0, L_0x7fffe7fc3ea0;  1 drivers
v0x7fffe7f95620_0 .net *"_s4", 0 0, L_0x7fffe7fc3f10;  1 drivers
v0x7fffe7f95700_0 .net *"_s6", 0 0, L_0x7fffe7fc4020;  1 drivers
v0x7fffe7f957e0_0 .net *"_s8", 0 0, L_0x7fffe7fc4090;  1 drivers
v0x7fffe7f958c0_0 .net "out", 0 0, L_0x7fffe7fc4150;  alias, 1 drivers
S_0x7fffe7f95a00 .scope module, "SubA_struct" "SubpunctulA_Struct" 2 146, 2 62 0, S_0x7fffe7edca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "out"
v0x7fffe7fa2c60_0 .net "A", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa2d00_0 .net "B", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa2dc0_0 .net "C", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fa2e60_0 .net8 "out", 0 0, RS_0x7f9215514788;  alias, 3 drivers, strength-aware
RS_0x7f9215512e98 .resolv tri, L_0x7fffe7fb8910, L_0x7fffe7fb89a0, L_0x7fffe7fb8ad0;
v0x7fffe7fa2f00_0 .net8 "w1", 0 0, RS_0x7f9215512e98;  3 drivers, strength-aware
RS_0x7f9215513108 .resolv tri, L_0x7fffe7fb8bd0, L_0x7fffe7fb8cb0, L_0x7fffe7fb8e30;
v0x7fffe7fa2fa0_0 .net8 "w2", 0 0, RS_0x7f9215513108;  3 drivers, strength-aware
RS_0x7f9215513948 .resolv tri, L_0x7fffe7fb9590, L_0x7fffe7fb9780, L_0x7fffe7fb99e0;
v0x7fffe7fa3150_0 .net8 "w3", 0 0, RS_0x7f9215513948;  3 drivers, strength-aware
RS_0x7f9215513348 .resolv tri, L_0x7fffe7fb9ae0, L_0x7fffe7fb9bc0, L_0x7fffe7fb9d10;
v0x7fffe7fa3300_0 .net8 "w4", 0 0, RS_0x7f9215513348;  3 drivers, strength-aware
RS_0x7f9215513f78 .resolv tri, L_0x7fffe7fba470, L_0x7fffe7fba660, L_0x7fffe7fba8c0;
v0x7fffe7fa34b0_0 .net8 "w5", 0 0, RS_0x7f9215513f78;  3 drivers, strength-aware
S_0x7fffe7f95bf0 .scope module, "AND1" "AND" 2 67, 2 31 0, S_0x7fffe7f95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f976d0_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f97770_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f97830_0 .net8 "out", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
RS_0x7f9215512cb8 .resolv tri, L_0x7fffe7fb85b0, L_0x7fffe7fb8620, L_0x7fffe7fb8860;
v0x7fffe7f97900_0 .net8 "w", 0 0, RS_0x7f9215512cb8;  3 drivers, strength-aware
S_0x7fffe7f95e50 .scope module, "NAND1" "NAND" 2 36, 2 18 0, S_0x7fffe7f95bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f96850_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f968f0_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f969b0_0 .net8 "out", 0 0, RS_0x7f9215512cb8;  alias, 3 drivers, strength-aware
S_0x7fffe7f960b0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f95e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb85b0 .functor PMOS 1, L_0x7fffe7fb4370, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fb8620 .functor PMOS 1, L_0x7fffe7fb4370, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb42d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb87f0 .functor NMOS 1, L_0x7fffe7fb42d0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb8860 .functor NMOS 1, L_0x7fffe7fb87f0, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7f96310_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7f963d0_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f96490_0 .net8 "c", 0 0, RS_0x7f9215512cb8;  alias, 3 drivers, strength-aware
v0x7fffe7f96560_0 .net8 "gnd", 0 0, L_0x7fffe7fb42d0;  1 drivers, strength-aware
v0x7fffe7f96600_0 .net8 "pwr", 0 0, L_0x7fffe7fb4370;  1 drivers, strength-aware
v0x7fffe7f96710_0 .net8 "w1", 0 0, L_0x7fffe7fb87f0;  1 drivers, strength-aware
S_0x7fffe7f96aa0 .scope module, "NAND2" "NAND" 2 37, 2 18 0, S_0x7fffe7f95bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f97480_0 .net8 "in1", 0 0, RS_0x7f9215512cb8;  alias, 3 drivers, strength-aware
v0x7fffe7f97520_0 .net8 "in2", 0 0, RS_0x7f9215512cb8;  alias, 3 drivers, strength-aware
v0x7fffe7f975e0_0 .net8 "out", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
S_0x7fffe7f96cc0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f96aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb44b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb8910 .functor PMOS 1, L_0x7fffe7fb44b0, RS_0x7f9215512cb8, C4<0>, C4<0>;
L_0x7fffe7fb89a0 .functor PMOS 1, L_0x7fffe7fb44b0, RS_0x7f9215512cb8, C4<0>, C4<0>;
L_0x7fffe7fb4410 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb8a60 .functor NMOS 1, L_0x7fffe7fb4410, RS_0x7f9215512cb8, C4<0>, C4<0>;
L_0x7fffe7fb8ad0 .functor NMOS 1, L_0x7fffe7fb8a60, RS_0x7f9215512cb8, C4<0>, C4<0>;
v0x7fffe7f96f20_0 .net8 "a", 0 0, RS_0x7f9215512cb8;  alias, 3 drivers, strength-aware
v0x7fffe7f97030_0 .net8 "b", 0 0, RS_0x7f9215512cb8;  alias, 3 drivers, strength-aware
v0x7fffe7f970f0_0 .net8 "c", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
v0x7fffe7f97190_0 .net8 "gnd", 0 0, L_0x7fffe7fb4410;  1 drivers, strength-aware
v0x7fffe7f97230_0 .net8 "pwr", 0 0, L_0x7fffe7fb44b0;  1 drivers, strength-aware
v0x7fffe7f97340_0 .net8 "w1", 0 0, L_0x7fffe7fb8a60;  1 drivers, strength-aware
S_0x7fffe7f979e0 .scope module, "NOT1" "NOT" 2 68, 2 25 0, S_0x7fffe7f95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fffe7f987d0_0 .net "in", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f98870_0 .net8 "out", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
S_0x7fffe7f97bb0 .scope module, "NAND1" "NAND" 2 28, 2 18 0, S_0x7fffe7f979e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f98580_0 .net "in1", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f98620_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f986e0_0 .net8 "out", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
S_0x7fffe7f97e10 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f97bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb45f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb8bd0 .functor PMOS 1, L_0x7fffe7fb45f0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb8cb0 .functor PMOS 1, L_0x7fffe7fb45f0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb4550 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb8d70 .functor NMOS 1, L_0x7fffe7fb4550, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb8e30 .functor NMOS 1, L_0x7fffe7fb8d70, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
v0x7fffe7f98070_0 .net "a", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f98130_0 .net "b", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f981f0_0 .net8 "c", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
v0x7fffe7f98290_0 .net8 "gnd", 0 0, L_0x7fffe7fb4550;  1 drivers, strength-aware
v0x7fffe7f98330_0 .net8 "pwr", 0 0, L_0x7fffe7fb45f0;  1 drivers, strength-aware
v0x7fffe7f98440_0 .net8 "w1", 0 0, L_0x7fffe7fb8d70;  1 drivers, strength-aware
S_0x7fffe7f989c0 .scope module, "NOT2" "NOT" 2 70, 2 25 0, S_0x7fffe7f95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fffe7f997c0_0 .net "in", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f99860_0 .net8 "out", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
S_0x7fffe7f98b90 .scope module, "NAND1" "NAND" 2 28, 2 18 0, S_0x7fffe7f989c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f99570_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f99610_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f996d0_0 .net8 "out", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
S_0x7fffe7f98dd0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f98b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4b30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9ae0 .functor PMOS 1, L_0x7fffe7fb4b30, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb9bc0 .functor PMOS 1, L_0x7fffe7fb4b30, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb4a90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9c50 .functor NMOS 1, L_0x7fffe7fb4a90, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb9d10 .functor NMOS 1, L_0x7fffe7fb9c50, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
v0x7fffe7f99030_0 .net "a", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f990f0_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7f991b0_0 .net8 "c", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
v0x7fffe7f99280_0 .net8 "gnd", 0 0, L_0x7fffe7fb4a90;  1 drivers, strength-aware
v0x7fffe7f99320_0 .net8 "pwr", 0 0, L_0x7fffe7fb4b30;  1 drivers, strength-aware
v0x7fffe7f99430_0 .net8 "w1", 0 0, L_0x7fffe7fb9c50;  1 drivers, strength-aware
S_0x7fffe7f999b0 .scope module, "OR1" "OR" 2 69, 2 40 0, S_0x7fffe7f95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9c050_0 .net8 "in1", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
v0x7fffe7f9c0f0_0 .net8 "in2", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
v0x7fffe7f9c1b0_0 .net8 "out", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
RS_0x7f9215513588 .resolv tri, L_0x7fffe7fb8f30, L_0x7fffe7fb9010, L_0x7fffe7fb9160;
v0x7fffe7f9c2d0_0 .net8 "w1", 0 0, RS_0x7f9215513588;  3 drivers, strength-aware
RS_0x7f9215513768 .resolv tri, L_0x7fffe7fb9260, L_0x7fffe7fb9340, L_0x7fffe7fb9490;
v0x7fffe7f9c400_0 .net8 "w2", 0 0, RS_0x7f9215513768;  3 drivers, strength-aware
S_0x7fffe7f99bd0 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7f999b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9a550_0 .net8 "in1", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
v0x7fffe7f9a5f0_0 .net8 "in2", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
v0x7fffe7f9a6b0_0 .net8 "out", 0 0, RS_0x7f9215513588;  alias, 3 drivers, strength-aware
S_0x7fffe7f99e30 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f99bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4730 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb8f30 .functor PMOS 1, L_0x7fffe7fb4730, RS_0x7f9215512e98, C4<0>, C4<0>;
L_0x7fffe7fb9010 .functor PMOS 1, L_0x7fffe7fb4730, RS_0x7f9215512e98, C4<0>, C4<0>;
L_0x7fffe7fb4690 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb90a0 .functor NMOS 1, L_0x7fffe7fb4690, RS_0x7f9215512e98, C4<0>, C4<0>;
L_0x7fffe7fb9160 .functor NMOS 1, L_0x7fffe7fb90a0, RS_0x7f9215512e98, C4<0>, C4<0>;
v0x7fffe7f9a090_0 .net8 "a", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
v0x7fffe7f9a150_0 .net8 "b", 0 0, RS_0x7f9215512e98;  alias, 3 drivers, strength-aware
v0x7fffe7f9a210_0 .net8 "c", 0 0, RS_0x7f9215513588;  alias, 3 drivers, strength-aware
v0x7fffe7f9a2b0_0 .net8 "gnd", 0 0, L_0x7fffe7fb4690;  1 drivers, strength-aware
v0x7fffe7f9a350_0 .net8 "pwr", 0 0, L_0x7fffe7fb4730;  1 drivers, strength-aware
v0x7fffe7f9a410_0 .net8 "w1", 0 0, L_0x7fffe7fb90a0;  1 drivers, strength-aware
S_0x7fffe7f9a7a0 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7f999b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9b1a0_0 .net8 "in1", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
v0x7fffe7f9b240_0 .net8 "in2", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
v0x7fffe7f9b300_0 .net8 "out", 0 0, RS_0x7f9215513768;  alias, 3 drivers, strength-aware
S_0x7fffe7f9a9c0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f9a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9260 .functor PMOS 1, L_0x7fffe7fb4870, RS_0x7f9215513108, C4<0>, C4<0>;
L_0x7fffe7fb9340 .functor PMOS 1, L_0x7fffe7fb4870, RS_0x7f9215513108, C4<0>, C4<0>;
L_0x7fffe7fb47d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb93d0 .functor NMOS 1, L_0x7fffe7fb47d0, RS_0x7f9215513108, C4<0>, C4<0>;
L_0x7fffe7fb9490 .functor NMOS 1, L_0x7fffe7fb93d0, RS_0x7f9215513108, C4<0>, C4<0>;
v0x7fffe7f9ac20_0 .net8 "a", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
v0x7fffe7f9ace0_0 .net8 "b", 0 0, RS_0x7f9215513108;  alias, 3 drivers, strength-aware
v0x7fffe7f9ae30_0 .net8 "c", 0 0, RS_0x7f9215513768;  alias, 3 drivers, strength-aware
v0x7fffe7f9af00_0 .net8 "gnd", 0 0, L_0x7fffe7fb47d0;  1 drivers, strength-aware
v0x7fffe7f9afa0_0 .net8 "pwr", 0 0, L_0x7fffe7fb4870;  1 drivers, strength-aware
v0x7fffe7f9b060_0 .net8 "w1", 0 0, L_0x7fffe7fb93d0;  1 drivers, strength-aware
S_0x7fffe7f9b3f0 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7f999b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9be30_0 .net8 "in1", 0 0, RS_0x7f9215513588;  alias, 3 drivers, strength-aware
v0x7fffe7f9bed0_0 .net8 "in2", 0 0, RS_0x7f9215513768;  alias, 3 drivers, strength-aware
v0x7fffe7f9bf90_0 .net8 "out", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
S_0x7fffe7f9b640 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f9b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb49d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9590 .functor PMOS 1, L_0x7fffe7fb49d0, RS_0x7f9215513588, C4<0>, C4<0>;
L_0x7fffe7fb9780 .functor PMOS 1, L_0x7fffe7fb49d0, RS_0x7f9215513768, C4<0>, C4<0>;
L_0x7fffe7fb4930 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9920 .functor NMOS 1, L_0x7fffe7fb4930, RS_0x7f9215513768, C4<0>, C4<0>;
L_0x7fffe7fb99e0 .functor NMOS 1, L_0x7fffe7fb9920, RS_0x7f9215513588, C4<0>, C4<0>;
v0x7fffe7f9b880_0 .net8 "a", 0 0, RS_0x7f9215513588;  alias, 3 drivers, strength-aware
v0x7fffe7f9b990_0 .net8 "b", 0 0, RS_0x7f9215513768;  alias, 3 drivers, strength-aware
v0x7fffe7f9baa0_0 .net8 "c", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
v0x7fffe7f9bb40_0 .net8 "gnd", 0 0, L_0x7fffe7fb4930;  1 drivers, strength-aware
v0x7fffe7f9bbe0_0 .net8 "pwr", 0 0, L_0x7fffe7fb49d0;  1 drivers, strength-aware
v0x7fffe7f9bcf0_0 .net8 "w1", 0 0, L_0x7fffe7fb9920;  1 drivers, strength-aware
S_0x7fffe7f9c570 .scope module, "OR2" "OR" 2 71, 2 40 0, S_0x7fffe7f95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9ee10_0 .net "in1", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f9eeb0_0 .net8 "in2", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
v0x7fffe7f9ef70_0 .net8 "out", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
RS_0x7f9215513bb8 .resolv tri, L_0x7fffe7fb9e10, L_0x7fffe7fb9ef0, L_0x7fffe7fba040;
v0x7fffe7f9f090_0 .net8 "w1", 0 0, RS_0x7f9215513bb8;  3 drivers, strength-aware
RS_0x7f9215513d98 .resolv tri, L_0x7fffe7fba140, L_0x7fffe7fba220, L_0x7fffe7fba370;
v0x7fffe7f9f1c0_0 .net8 "w2", 0 0, RS_0x7f9215513d98;  3 drivers, strength-aware
S_0x7fffe7f9c790 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7f9c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9d370_0 .net "in1", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f9d410_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f9d4d0_0 .net8 "out", 0 0, RS_0x7f9215513bb8;  alias, 3 drivers, strength-aware
S_0x7fffe7f9c9f0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f9c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4c90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9e10 .functor PMOS 1, L_0x7fffe7fb4c90, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb9ef0 .functor PMOS 1, L_0x7fffe7fb4c90, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb4bf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb9f80 .functor NMOS 1, L_0x7fffe7fb4bf0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fba040 .functor NMOS 1, L_0x7fffe7fb9f80, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
v0x7fffe7f9cc50_0 .net "a", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f9cf20_0 .net "b", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7f9cfe0_0 .net8 "c", 0 0, RS_0x7f9215513bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f9d080_0 .net8 "gnd", 0 0, L_0x7fffe7fb4bf0;  1 drivers, strength-aware
v0x7fffe7f9d120_0 .net8 "pwr", 0 0, L_0x7fffe7fb4c90;  1 drivers, strength-aware
v0x7fffe7f9d230_0 .net8 "w1", 0 0, L_0x7fffe7fb9f80;  1 drivers, strength-aware
S_0x7fffe7f9d590 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7f9c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9df60_0 .net8 "in1", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
v0x7fffe7f9e000_0 .net8 "in2", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
v0x7fffe7f9e0c0_0 .net8 "out", 0 0, RS_0x7f9215513d98;  alias, 3 drivers, strength-aware
S_0x7fffe7f9d7b0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4df0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fba140 .functor PMOS 1, L_0x7fffe7fb4df0, RS_0x7f9215513348, C4<0>, C4<0>;
L_0x7fffe7fba220 .functor PMOS 1, L_0x7fffe7fb4df0, RS_0x7f9215513348, C4<0>, C4<0>;
L_0x7fffe7fb4d50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fba2b0 .functor NMOS 1, L_0x7fffe7fb4d50, RS_0x7f9215513348, C4<0>, C4<0>;
L_0x7fffe7fba370 .functor NMOS 1, L_0x7fffe7fba2b0, RS_0x7f9215513348, C4<0>, C4<0>;
v0x7fffe7f9da10_0 .net8 "a", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
v0x7fffe7f9dad0_0 .net8 "b", 0 0, RS_0x7f9215513348;  alias, 3 drivers, strength-aware
v0x7fffe7f9dc20_0 .net8 "c", 0 0, RS_0x7f9215513d98;  alias, 3 drivers, strength-aware
v0x7fffe7f9dcc0_0 .net8 "gnd", 0 0, L_0x7fffe7fb4d50;  1 drivers, strength-aware
v0x7fffe7f9dd60_0 .net8 "pwr", 0 0, L_0x7fffe7fb4df0;  1 drivers, strength-aware
v0x7fffe7f9de20_0 .net8 "w1", 0 0, L_0x7fffe7fba2b0;  1 drivers, strength-aware
S_0x7fffe7f9e1b0 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7f9c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9ebf0_0 .net8 "in1", 0 0, RS_0x7f9215513bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f9ec90_0 .net8 "in2", 0 0, RS_0x7f9215513d98;  alias, 3 drivers, strength-aware
v0x7fffe7f9ed50_0 .net8 "out", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
S_0x7fffe7f9e400 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f9e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb4f50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fba470 .functor PMOS 1, L_0x7fffe7fb4f50, RS_0x7f9215513bb8, C4<0>, C4<0>;
L_0x7fffe7fba660 .functor PMOS 1, L_0x7fffe7fb4f50, RS_0x7f9215513d98, C4<0>, C4<0>;
L_0x7fffe7fb4eb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fba800 .functor NMOS 1, L_0x7fffe7fb4eb0, RS_0x7f9215513d98, C4<0>, C4<0>;
L_0x7fffe7fba8c0 .functor NMOS 1, L_0x7fffe7fba800, RS_0x7f9215513bb8, C4<0>, C4<0>;
v0x7fffe7f9e640_0 .net8 "a", 0 0, RS_0x7f9215513bb8;  alias, 3 drivers, strength-aware
v0x7fffe7f9e750_0 .net8 "b", 0 0, RS_0x7f9215513d98;  alias, 3 drivers, strength-aware
v0x7fffe7f9e860_0 .net8 "c", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
v0x7fffe7f9e900_0 .net8 "gnd", 0 0, L_0x7fffe7fb4eb0;  1 drivers, strength-aware
v0x7fffe7f9e9a0_0 .net8 "pwr", 0 0, L_0x7fffe7fb4f50;  1 drivers, strength-aware
v0x7fffe7f9eab0_0 .net8 "w1", 0 0, L_0x7fffe7fba800;  1 drivers, strength-aware
S_0x7fffe7f9f330 .scope module, "XOR1" "XOR" 2 72, 2 50 0, S_0x7fffe7f95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa2650_0 .net8 "in1", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
v0x7fffe7fa26f0_0 .net8 "in2", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
v0x7fffe7fa27b0_0 .net8 "out", 0 0, RS_0x7f9215514788;  alias, 3 drivers, strength-aware
RS_0x7f92155141e8 .resolv tri, L_0x7fffe7fba9c0, L_0x7fffe7fbaaa0, L_0x7fffe7fbad00;
v0x7fffe7fa28d0_0 .net8 "w1", 0 0, RS_0x7f92155141e8;  3 drivers, strength-aware
RS_0x7f92155143c8 .resolv tri, L_0x7fffe7fbae00, L_0x7fffe7fbaee0, L_0x7fffe7fbb030;
v0x7fffe7fa2970_0 .net8 "w2", 0 0, RS_0x7f92155143c8;  3 drivers, strength-aware
RS_0x7f92155145a8 .resolv tri, L_0x7fffe7fbb130, L_0x7fffe7fbb210, L_0x7fffe7fbb360;
v0x7fffe7fa2af0_0 .net8 "w3", 0 0, RS_0x7f92155145a8;  3 drivers, strength-aware
S_0x7fffe7f9f500 .scope module, "NAND1" "NAND" 2 55, 2 18 0, S_0x7fffe7f9f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7f9fed0_0 .net8 "in1", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
v0x7fffe7fa0000_0 .net8 "in2", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
v0x7fffe7fa0150_0 .net8 "out", 0 0, RS_0x7f92155141e8;  alias, 3 drivers, strength-aware
S_0x7fffe7f9f760 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7f9f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb50b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fba9c0 .functor PMOS 1, L_0x7fffe7fb50b0, RS_0x7f9215513948, C4<0>, C4<0>;
L_0x7fffe7fbaaa0 .functor PMOS 1, L_0x7fffe7fb50b0, RS_0x7f9215513f78, C4<0>, C4<0>;
L_0x7fffe7fb5010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbac40 .functor NMOS 1, L_0x7fffe7fb5010, RS_0x7f9215513f78, C4<0>, C4<0>;
L_0x7fffe7fbad00 .functor NMOS 1, L_0x7fffe7fbac40, RS_0x7f9215513948, C4<0>, C4<0>;
v0x7fffe7f9f9c0_0 .net8 "a", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
v0x7fffe7f9fa80_0 .net8 "b", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
v0x7fffe7f9fb40_0 .net8 "c", 0 0, RS_0x7f92155141e8;  alias, 3 drivers, strength-aware
v0x7fffe7f9fbe0_0 .net8 "gnd", 0 0, L_0x7fffe7fb5010;  1 drivers, strength-aware
v0x7fffe7f9fc80_0 .net8 "pwr", 0 0, L_0x7fffe7fb50b0;  1 drivers, strength-aware
v0x7fffe7f9fd90_0 .net8 "w1", 0 0, L_0x7fffe7fbac40;  1 drivers, strength-aware
S_0x7fffe7fa0210 .scope module, "NAND2" "NAND" 2 56, 2 18 0, S_0x7fffe7f9f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa0b50_0 .net8 "in1", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
v0x7fffe7fa0bf0_0 .net8 "in2", 0 0, RS_0x7f92155141e8;  alias, 3 drivers, strength-aware
v0x7fffe7fa0cb0_0 .net8 "out", 0 0, RS_0x7f92155143c8;  alias, 3 drivers, strength-aware
S_0x7fffe7fa0390 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5210 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbae00 .functor PMOS 1, L_0x7fffe7fb5210, RS_0x7f9215513948, C4<0>, C4<0>;
L_0x7fffe7fbaee0 .functor PMOS 1, L_0x7fffe7fb5210, RS_0x7f92155141e8, C4<0>, C4<0>;
L_0x7fffe7fb5170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbaf70 .functor NMOS 1, L_0x7fffe7fb5170, RS_0x7f92155141e8, C4<0>, C4<0>;
L_0x7fffe7fbb030 .functor NMOS 1, L_0x7fffe7fbaf70, RS_0x7f9215513948, C4<0>, C4<0>;
v0x7fffe7fa05f0_0 .net8 "a", 0 0, RS_0x7f9215513948;  alias, 3 drivers, strength-aware
v0x7fffe7fa06b0_0 .net8 "b", 0 0, RS_0x7f92155141e8;  alias, 3 drivers, strength-aware
v0x7fffe7fa07c0_0 .net8 "c", 0 0, RS_0x7f92155143c8;  alias, 3 drivers, strength-aware
v0x7fffe7fa0860_0 .net8 "gnd", 0 0, L_0x7fffe7fb5170;  1 drivers, strength-aware
v0x7fffe7fa0900_0 .net8 "pwr", 0 0, L_0x7fffe7fb5210;  1 drivers, strength-aware
v0x7fffe7fa0a10_0 .net8 "w1", 0 0, L_0x7fffe7fbaf70;  1 drivers, strength-aware
S_0x7fffe7fa0da0 .scope module, "NAND3" "NAND" 2 57, 2 18 0, S_0x7fffe7f9f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa17b0_0 .net8 "in1", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
v0x7fffe7fa1850_0 .net8 "in2", 0 0, RS_0x7f92155141e8;  alias, 3 drivers, strength-aware
v0x7fffe7fa1910_0 .net8 "out", 0 0, RS_0x7f92155145a8;  alias, 3 drivers, strength-aware
S_0x7fffe7fa0ff0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbb130 .functor PMOS 1, L_0x7fffe7fb5370, RS_0x7f9215513f78, C4<0>, C4<0>;
L_0x7fffe7fbb210 .functor PMOS 1, L_0x7fffe7fb5370, RS_0x7f92155141e8, C4<0>, C4<0>;
L_0x7fffe7fb52d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbb2a0 .functor NMOS 1, L_0x7fffe7fb52d0, RS_0x7f92155141e8, C4<0>, C4<0>;
L_0x7fffe7fbb360 .functor NMOS 1, L_0x7fffe7fbb2a0, RS_0x7f9215513f78, C4<0>, C4<0>;
v0x7fffe7fa1230_0 .net8 "a", 0 0, RS_0x7f9215513f78;  alias, 3 drivers, strength-aware
v0x7fffe7fa12f0_0 .net8 "b", 0 0, RS_0x7f92155141e8;  alias, 3 drivers, strength-aware
v0x7fffe7fa1440_0 .net8 "c", 0 0, RS_0x7f92155145a8;  alias, 3 drivers, strength-aware
v0x7fffe7fa1510_0 .net8 "gnd", 0 0, L_0x7fffe7fb52d0;  1 drivers, strength-aware
v0x7fffe7fa15b0_0 .net8 "pwr", 0 0, L_0x7fffe7fb5370;  1 drivers, strength-aware
v0x7fffe7fa1670_0 .net8 "w1", 0 0, L_0x7fffe7fbb2a0;  1 drivers, strength-aware
S_0x7fffe7fa1a00 .scope module, "NAND4" "NAND" 2 58, 2 18 0, S_0x7fffe7f9f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa2430_0 .net8 "in1", 0 0, RS_0x7f92155143c8;  alias, 3 drivers, strength-aware
v0x7fffe7fa24d0_0 .net8 "in2", 0 0, RS_0x7f92155145a8;  alias, 3 drivers, strength-aware
v0x7fffe7fa2590_0 .net8 "out", 0 0, RS_0x7f9215514788;  alias, 3 drivers, strength-aware
S_0x7fffe7fa1c20 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa1a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb54d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbb460 .functor PMOS 1, L_0x7fffe7fb54d0, RS_0x7f92155143c8, C4<0>, C4<0>;
L_0x7fffe7fbb650 .functor PMOS 1, L_0x7fffe7fb54d0, RS_0x7f92155145a8, C4<0>, C4<0>;
L_0x7fffe7fb5430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fa2b90 .functor NMOS 1, L_0x7fffe7fb5430, RS_0x7f92155145a8, C4<0>, C4<0>;
L_0x7fffe7fbb840 .functor NMOS 1, L_0x7fffe7fa2b90, RS_0x7f92155143c8, C4<0>, C4<0>;
v0x7fffe7fa1e80_0 .net8 "a", 0 0, RS_0x7f92155143c8;  alias, 3 drivers, strength-aware
v0x7fffe7fa1f90_0 .net8 "b", 0 0, RS_0x7f92155145a8;  alias, 3 drivers, strength-aware
v0x7fffe7fa20a0_0 .net8 "c", 0 0, RS_0x7f9215514788;  alias, 3 drivers, strength-aware
v0x7fffe7fa2140_0 .net8 "gnd", 0 0, L_0x7fffe7fb5430;  1 drivers, strength-aware
v0x7fffe7fa21e0_0 .net8 "pwr", 0 0, L_0x7fffe7fb54d0;  1 drivers, strength-aware
v0x7fffe7fa22f0_0 .net8 "w1", 0 0, L_0x7fffe7fa2b90;  1 drivers, strength-aware
S_0x7fffe7fa36a0 .scope module, "SubB_comp" "SubpunctulB_Comp" 2 150, 2 96 0, S_0x7fffe7edca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "out"
L_0x7fffe7fc42f0 .functor OR 1, v0x7fffe7fb3b70_0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fc4360 .functor OR 1, L_0x7fffe7fc42f0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc4420 .functor XOR 1, v0x7fffe7fb3b70_0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fc4490 .functor AND 1, L_0x7fffe7fc4360, L_0x7fffe7fc4420, C4<1>, C4<1>;
L_0x7fffe7fc45a0 .functor NOT 1, v0x7fffe7fb3c30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fc4610 .functor OR 1, L_0x7fffe7fc4490, L_0x7fffe7fc45a0, C4<0>, C4<0>;
v0x7fffe7fa3890_0 .net "A", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa3950_0 .net "B", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa3a10_0 .net "C", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fa3ab0_0 .net *"_s0", 0 0, L_0x7fffe7fc42f0;  1 drivers
v0x7fffe7fa3b50_0 .net *"_s2", 0 0, L_0x7fffe7fc4360;  1 drivers
v0x7fffe7fa3c80_0 .net *"_s4", 0 0, L_0x7fffe7fc4420;  1 drivers
v0x7fffe7fa3d60_0 .net *"_s6", 0 0, L_0x7fffe7fc4490;  1 drivers
v0x7fffe7fa3e40_0 .net *"_s8", 0 0, L_0x7fffe7fc45a0;  1 drivers
v0x7fffe7fa3f20_0 .net "out", 0 0, L_0x7fffe7fc4610;  alias, 1 drivers
S_0x7fffe7fa4060 .scope module, "SubB_struct" "SubpunctulB_Struct" 2 147, 2 83 0, S_0x7fffe7edca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "out"
v0x7fffe7fb3350_0 .net "A", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fb33f0_0 .net "B", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fb34b0_0 .net "C", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fb3550_0 .net8 "out", 0 0, RS_0x7f9215516378;  alias, 3 drivers, strength-aware
RS_0x7f9215515748 .resolv tri, L_0x7fffe7fbc350, L_0x7fffe7f9ada0, L_0x7fffe7fbc680;
v0x7fffe7fb35f0_0 .net8 "w1", 0 0, RS_0x7f9215515748;  3 drivers, strength-aware
RS_0x7f9215514c98 .resolv tri, L_0x7fffe7fbcd60, L_0x7fffe7fac900, L_0x7fffe7fbd150;
v0x7fffe7fb3690_0 .net8 "w2", 0 0, RS_0x7f9215514c98;  3 drivers, strength-aware
RS_0x7f9215514cc8 .resolv tri, L_0x7fffe7fbdb80, L_0x7fffe7fb3150, L_0x7fffe7fbdf70;
v0x7fffe7fb3730_0 .net8 "w3", 0 0, RS_0x7f9215514cc8;  3 drivers, strength-aware
RS_0x7f9215514ed8 .resolv tri, L_0x7fffe7fbe3c0, L_0x7fffe7fbe480, L_0x7fffe7fbe5b0;
v0x7fffe7fb37d0_0 .net8 "w4", 0 0, RS_0x7f9215514ed8;  3 drivers, strength-aware
RS_0x7f9215515148 .resolv tri, L_0x7fffe7fbe6b0, L_0x7fffe7fbe770, L_0x7fffe7fbe8a0;
v0x7fffe7fb3980_0 .net8 "w5", 0 0, RS_0x7f9215515148;  3 drivers, strength-aware
S_0x7fffe7fa4250 .scope module, "AND1" "AND" 2 91, 2 31 0, S_0x7fffe7fa4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa5d60_0 .net8 "in1", 0 0, RS_0x7f9215514c98;  alias, 3 drivers, strength-aware
v0x7fffe7fa5e00_0 .net8 "in2", 0 0, RS_0x7f9215514cc8;  alias, 3 drivers, strength-aware
v0x7fffe7fa5f10_0 .net8 "out", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
RS_0x7f9215514cf8 .resolv tri, L_0x7fffe7fbe030, L_0x7fffe7fbe0f0, L_0x7fffe7fbe2c0;
v0x7fffe7fa6000_0 .net8 "w", 0 0, RS_0x7f9215514cf8;  3 drivers, strength-aware
S_0x7fffe7fa44b0 .scope module, "NAND1" "NAND" 2 36, 2 18 0, S_0x7fffe7fa4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa4ec0_0 .net8 "in1", 0 0, RS_0x7f9215514c98;  alias, 3 drivers, strength-aware
v0x7fffe7fa4f60_0 .net8 "in2", 0 0, RS_0x7f9215514cc8;  alias, 3 drivers, strength-aware
v0x7fffe7fa5030_0 .net8 "out", 0 0, RS_0x7f9215514cf8;  alias, 3 drivers, strength-aware
S_0x7fffe7fa4710 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb63f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbe030 .functor PMOS 1, L_0x7fffe7fb63f0, RS_0x7f9215514c98, C4<0>, C4<0>;
L_0x7fffe7fbe0f0 .functor PMOS 1, L_0x7fffe7fb63f0, RS_0x7f9215514cc8, C4<0>, C4<0>;
L_0x7fffe7fb6350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f9ff70 .functor NMOS 1, L_0x7fffe7fb6350, RS_0x7f9215514cc8, C4<0>, C4<0>;
L_0x7fffe7fbe2c0 .functor NMOS 1, L_0x7fffe7f9ff70, RS_0x7f9215514c98, C4<0>, C4<0>;
v0x7fffe7fa4970_0 .net8 "a", 0 0, RS_0x7f9215514c98;  alias, 3 drivers, strength-aware
v0x7fffe7fa4a50_0 .net8 "b", 0 0, RS_0x7f9215514cc8;  alias, 3 drivers, strength-aware
v0x7fffe7fa4b10_0 .net8 "c", 0 0, RS_0x7f9215514cf8;  alias, 3 drivers, strength-aware
v0x7fffe7fa4bb0_0 .net8 "gnd", 0 0, L_0x7fffe7fb6350;  1 drivers, strength-aware
v0x7fffe7fa4c70_0 .net8 "pwr", 0 0, L_0x7fffe7fb63f0;  1 drivers, strength-aware
v0x7fffe7fa4d80_0 .net8 "w1", 0 0, L_0x7fffe7f9ff70;  1 drivers, strength-aware
S_0x7fffe7fa5130 .scope module, "NAND2" "NAND" 2 37, 2 18 0, S_0x7fffe7fa4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa5b10_0 .net8 "in1", 0 0, RS_0x7f9215514cf8;  alias, 3 drivers, strength-aware
v0x7fffe7fa5bb0_0 .net8 "in2", 0 0, RS_0x7f9215514cf8;  alias, 3 drivers, strength-aware
v0x7fffe7fa5c70_0 .net8 "out", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
S_0x7fffe7fa5350 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa5130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbe3c0 .functor PMOS 1, L_0x7fffe7fb6550, RS_0x7f9215514cf8, C4<0>, C4<0>;
L_0x7fffe7fbe480 .functor PMOS 1, L_0x7fffe7fb6550, RS_0x7f9215514cf8, C4<0>, C4<0>;
L_0x7fffe7fb64b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbe4f0 .functor NMOS 1, L_0x7fffe7fb64b0, RS_0x7f9215514cf8, C4<0>, C4<0>;
L_0x7fffe7fbe5b0 .functor NMOS 1, L_0x7fffe7fbe4f0, RS_0x7f9215514cf8, C4<0>, C4<0>;
v0x7fffe7fa55b0_0 .net8 "a", 0 0, RS_0x7f9215514cf8;  alias, 3 drivers, strength-aware
v0x7fffe7fa56c0_0 .net8 "b", 0 0, RS_0x7f9215514cf8;  alias, 3 drivers, strength-aware
v0x7fffe7fa5780_0 .net8 "c", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
v0x7fffe7fa5820_0 .net8 "gnd", 0 0, L_0x7fffe7fb64b0;  1 drivers, strength-aware
v0x7fffe7fa58c0_0 .net8 "pwr", 0 0, L_0x7fffe7fb6550;  1 drivers, strength-aware
v0x7fffe7fa59d0_0 .net8 "w1", 0 0, L_0x7fffe7fbe4f0;  1 drivers, strength-aware
S_0x7fffe7fa60e0 .scope module, "NOT1" "NOT" 2 92, 2 25 0, S_0x7fffe7fa4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fffe7fa6ea0_0 .net "in", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa7350_0 .net8 "out", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
S_0x7fffe7fa62b0 .scope module, "NAND1" "NAND" 2 28, 2 18 0, S_0x7fffe7fa60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa6c80_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa6d20_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa6de0_0 .net8 "out", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
S_0x7fffe7fa6510 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa62b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb66b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbe6b0 .functor PMOS 1, L_0x7fffe7fb66b0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fbe770 .functor PMOS 1, L_0x7fffe7fb66b0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb6610 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbe7e0 .functor NMOS 1, L_0x7fffe7fb6610, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fbe8a0 .functor NMOS 1, L_0x7fffe7fbe7e0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
v0x7fffe7fa6770_0 .net "a", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa6830_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa68f0_0 .net8 "c", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
v0x7fffe7fa6990_0 .net8 "gnd", 0 0, L_0x7fffe7fb6610;  1 drivers, strength-aware
v0x7fffe7fa6a30_0 .net8 "pwr", 0 0, L_0x7fffe7fb66b0;  1 drivers, strength-aware
v0x7fffe7fa6b40_0 .net8 "w1", 0 0, L_0x7fffe7fbe7e0;  1 drivers, strength-aware
S_0x7fffe7fa74a0 .scope module, "OR1" "OR" 2 88, 2 40 0, S_0x7fffe7fa4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa9b60_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa9c00_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa9cc0_0 .net8 "out", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
RS_0x7f9215515388 .resolv tri, L_0x7fffe7fbb940, L_0x7fffe7fbba00, L_0x7fffe7fbbf60;
v0x7fffe7fa9de0_0 .net8 "w1", 0 0, RS_0x7f9215515388;  3 drivers, strength-aware
RS_0x7f9215515568 .resolv tri, L_0x7fffe7fbc060, L_0x7fffe7fbc120, L_0x7fffe7fbc250;
v0x7fffe7fa9e80_0 .net8 "w2", 0 0, RS_0x7f9215515568;  3 drivers, strength-aware
S_0x7fffe7fa76c0 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7fa74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa80a0_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa8140_0 .net "in2", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa8200_0 .net8 "out", 0 0, RS_0x7f9215515388;  alias, 3 drivers, strength-aware
S_0x7fffe7fa7900 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbb940 .functor PMOS 1, L_0x7fffe7fb5630, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fbba00 .functor PMOS 1, L_0x7fffe7fb5630, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fb5590 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbba90 .functor NMOS 1, L_0x7fffe7fb5590, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fbbf60 .functor NMOS 1, L_0x7fffe7fbba90, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7fa7b60_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa7c20_0 .net "b", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fa7ce0_0 .net8 "c", 0 0, RS_0x7f9215515388;  alias, 3 drivers, strength-aware
v0x7fffe7fa7db0_0 .net8 "gnd", 0 0, L_0x7fffe7fb5590;  1 drivers, strength-aware
v0x7fffe7fa7e50_0 .net8 "pwr", 0 0, L_0x7fffe7fb5630;  1 drivers, strength-aware
v0x7fffe7fa7f60_0 .net8 "w1", 0 0, L_0x7fffe7fbba90;  1 drivers, strength-aware
S_0x7fffe7fa82f0 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7fa74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa8cb0_0 .net "in1", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa8d50_0 .net "in2", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa8e10_0 .net8 "out", 0 0, RS_0x7f9215515568;  alias, 3 drivers, strength-aware
S_0x7fffe7fa8510 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5790 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbc060 .functor PMOS 1, L_0x7fffe7fb5790, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fbc120 .functor PMOS 1, L_0x7fffe7fb5790, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fb56f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbc190 .functor NMOS 1, L_0x7fffe7fb56f0, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
L_0x7fffe7fbc250 .functor NMOS 1, L_0x7fffe7fbc190, v0x7fffe7fb3c30_0, C4<0>, C4<0>;
v0x7fffe7fa8770_0 .net "a", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa8830_0 .net "b", 0 0, v0x7fffe7fb3c30_0;  alias, 1 drivers
v0x7fffe7fa88f0_0 .net8 "c", 0 0, RS_0x7f9215515568;  alias, 3 drivers, strength-aware
v0x7fffe7fa89c0_0 .net8 "gnd", 0 0, L_0x7fffe7fb56f0;  1 drivers, strength-aware
v0x7fffe7fa8a60_0 .net8 "pwr", 0 0, L_0x7fffe7fb5790;  1 drivers, strength-aware
v0x7fffe7fa8b70_0 .net8 "w1", 0 0, L_0x7fffe7fbc190;  1 drivers, strength-aware
S_0x7fffe7fa8f00 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7fa74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fa9940_0 .net8 "in1", 0 0, RS_0x7f9215515388;  alias, 3 drivers, strength-aware
v0x7fffe7fa99e0_0 .net8 "in2", 0 0, RS_0x7f9215515568;  alias, 3 drivers, strength-aware
v0x7fffe7fa9aa0_0 .net8 "out", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
S_0x7fffe7fa9150 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fa8f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb58f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbc350 .functor PMOS 1, L_0x7fffe7fb58f0, RS_0x7f9215515388, C4<0>, C4<0>;
L_0x7fffe7f9ada0 .functor PMOS 1, L_0x7fffe7fb58f0, RS_0x7f9215515568, C4<0>, C4<0>;
L_0x7fffe7fb5850 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7f8b0b0 .functor NMOS 1, L_0x7fffe7fb5850, RS_0x7f9215515568, C4<0>, C4<0>;
L_0x7fffe7fbc680 .functor NMOS 1, L_0x7fffe7f8b0b0, RS_0x7f9215515388, C4<0>, C4<0>;
v0x7fffe7fa9390_0 .net8 "a", 0 0, RS_0x7f9215515388;  alias, 3 drivers, strength-aware
v0x7fffe7fa94a0_0 .net8 "b", 0 0, RS_0x7f9215515568;  alias, 3 drivers, strength-aware
v0x7fffe7fa95b0_0 .net8 "c", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
v0x7fffe7fa9650_0 .net8 "gnd", 0 0, L_0x7fffe7fb5850;  1 drivers, strength-aware
v0x7fffe7fa96f0_0 .net8 "pwr", 0 0, L_0x7fffe7fb58f0;  1 drivers, strength-aware
v0x7fffe7fa9800_0 .net8 "w1", 0 0, L_0x7fffe7f8b0b0;  1 drivers, strength-aware
S_0x7fffe7fa9f60 .scope module, "OR2" "OR" 2 89, 2 40 0, S_0x7fffe7fa4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fac660_0 .net8 "in1", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
v0x7fffe7fac700_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fac7c0_0 .net8 "out", 0 0, RS_0x7f9215514c98;  alias, 3 drivers, strength-aware
RS_0x7f92155159b8 .resolv tri, L_0x7fffe7fbc780, L_0x7fffe7fbc840, L_0x7fffe7fbc970;
v0x7fffe7fac860_0 .net8 "w1", 0 0, RS_0x7f92155159b8;  3 drivers, strength-aware
RS_0x7f9215515b98 .resolv tri, L_0x7fffe7fbca70, L_0x7fffe7fbcb30, L_0x7fffe7fbcc60;
v0x7fffe7fac990_0 .net8 "w2", 0 0, RS_0x7f9215515b98;  3 drivers, strength-aware
S_0x7fffe7faa130 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7fa9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7faab40_0 .net8 "in1", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
v0x7fffe7faabe0_0 .net8 "in2", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
v0x7fffe7faaca0_0 .net8 "out", 0 0, RS_0x7f92155159b8;  alias, 3 drivers, strength-aware
S_0x7fffe7faa390 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7faa130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5a50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbc780 .functor PMOS 1, L_0x7fffe7fb5a50, RS_0x7f9215515748, C4<0>, C4<0>;
L_0x7fffe7fbc840 .functor PMOS 1, L_0x7fffe7fb5a50, RS_0x7f9215515748, C4<0>, C4<0>;
L_0x7fffe7fb59b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbc8b0 .functor NMOS 1, L_0x7fffe7fb59b0, RS_0x7f9215515748, C4<0>, C4<0>;
L_0x7fffe7fbc970 .functor NMOS 1, L_0x7fffe7fbc8b0, RS_0x7f9215515748, C4<0>, C4<0>;
v0x7fffe7faa5f0_0 .net8 "a", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
v0x7fffe7faa6b0_0 .net8 "b", 0 0, RS_0x7f9215515748;  alias, 3 drivers, strength-aware
v0x7fffe7faa800_0 .net8 "c", 0 0, RS_0x7f92155159b8;  alias, 3 drivers, strength-aware
v0x7fffe7faa8a0_0 .net8 "gnd", 0 0, L_0x7fffe7fb59b0;  1 drivers, strength-aware
v0x7fffe7faa940_0 .net8 "pwr", 0 0, L_0x7fffe7fb5a50;  1 drivers, strength-aware
v0x7fffe7faaa00_0 .net8 "w1", 0 0, L_0x7fffe7fbc8b0;  1 drivers, strength-aware
S_0x7fffe7faad60 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7fa9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fab720_0 .net "in1", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fab7c0_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fab880_0 .net8 "out", 0 0, RS_0x7f9215515b98;  alias, 3 drivers, strength-aware
S_0x7fffe7faaf80 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7faad60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5bb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbca70 .functor PMOS 1, L_0x7fffe7fb5bb0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fbcb30 .functor PMOS 1, L_0x7fffe7fb5bb0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb5b10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbcba0 .functor NMOS 1, L_0x7fffe7fb5b10, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fbcc60 .functor NMOS 1, L_0x7fffe7fbcba0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
v0x7fffe7fab1e0_0 .net "a", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fab2a0_0 .net "b", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fab360_0 .net8 "c", 0 0, RS_0x7f9215515b98;  alias, 3 drivers, strength-aware
v0x7fffe7fab430_0 .net8 "gnd", 0 0, L_0x7fffe7fb5b10;  1 drivers, strength-aware
v0x7fffe7fab4d0_0 .net8 "pwr", 0 0, L_0x7fffe7fb5bb0;  1 drivers, strength-aware
v0x7fffe7fab5e0_0 .net8 "w1", 0 0, L_0x7fffe7fbcba0;  1 drivers, strength-aware
S_0x7fffe7fab970 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7fa9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fac390_0 .net8 "in1", 0 0, RS_0x7f92155159b8;  alias, 3 drivers, strength-aware
v0x7fffe7fac430_0 .net8 "in2", 0 0, RS_0x7f9215515b98;  alias, 3 drivers, strength-aware
v0x7fffe7fac4f0_0 .net8 "out", 0 0, RS_0x7f9215514c98;  alias, 3 drivers, strength-aware
S_0x7fffe7fabbc0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fab970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5d10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbcd60 .functor PMOS 1, L_0x7fffe7fb5d10, RS_0x7f92155159b8, C4<0>, C4<0>;
L_0x7fffe7fac900 .functor PMOS 1, L_0x7fffe7fb5d10, RS_0x7f9215515b98, C4<0>, C4<0>;
L_0x7fffe7fb5c70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fac590 .functor NMOS 1, L_0x7fffe7fb5c70, RS_0x7f9215515b98, C4<0>, C4<0>;
L_0x7fffe7fbd150 .functor NMOS 1, L_0x7fffe7fac590, RS_0x7f92155159b8, C4<0>, C4<0>;
v0x7fffe7fabe00_0 .net8 "a", 0 0, RS_0x7f92155159b8;  alias, 3 drivers, strength-aware
v0x7fffe7fabf10_0 .net8 "b", 0 0, RS_0x7f9215515b98;  alias, 3 drivers, strength-aware
v0x7fffe7fac020_0 .net8 "c", 0 0, RS_0x7f9215514c98;  alias, 3 drivers, strength-aware
v0x7fffe7fac0c0_0 .net8 "gnd", 0 0, L_0x7fffe7fb5c70;  1 drivers, strength-aware
v0x7fffe7fac160_0 .net8 "pwr", 0 0, L_0x7fffe7fb5d10;  1 drivers, strength-aware
v0x7fffe7fac250_0 .net8 "w1", 0 0, L_0x7fffe7fac590;  1 drivers, strength-aware
S_0x7fffe7facb00 .scope module, "OR3" "OR" 2 93, 2 40 0, S_0x7fffe7fa4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7faf1b0_0 .net8 "in1", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
v0x7fffe7faf250_0 .net8 "in2", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
v0x7fffe7faf310_0 .net8 "out", 0 0, RS_0x7f9215516378;  alias, 3 drivers, strength-aware
RS_0x7f9215515fb8 .resolv tri, L_0x7fffe7fbe9a0, L_0x7fffe7fbea60, L_0x7fffe7fbeb90;
v0x7fffe7faf430_0 .net8 "w1", 0 0, RS_0x7f9215515fb8;  3 drivers, strength-aware
RS_0x7f9215516198 .resolv tri, L_0x7fffe7fbec90, L_0x7fffe7fbed50, L_0x7fffe7fbee80;
v0x7fffe7faf560_0 .net8 "w2", 0 0, RS_0x7f9215516198;  3 drivers, strength-aware
S_0x7fffe7faccd0 .scope module, "NAND1" "NAND" 2 45, 2 18 0, S_0x7fffe7facb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fad6e0_0 .net8 "in1", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
v0x7fffe7fad780_0 .net8 "in2", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
v0x7fffe7fad840_0 .net8 "out", 0 0, RS_0x7f9215515fb8;  alias, 3 drivers, strength-aware
S_0x7fffe7facf30 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7faccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6810 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbe9a0 .functor PMOS 1, L_0x7fffe7fb6810, RS_0x7f9215514ed8, C4<0>, C4<0>;
L_0x7fffe7fbea60 .functor PMOS 1, L_0x7fffe7fb6810, RS_0x7f9215514ed8, C4<0>, C4<0>;
L_0x7fffe7fb6770 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbead0 .functor NMOS 1, L_0x7fffe7fb6770, RS_0x7f9215514ed8, C4<0>, C4<0>;
L_0x7fffe7fbeb90 .functor NMOS 1, L_0x7fffe7fbead0, RS_0x7f9215514ed8, C4<0>, C4<0>;
v0x7fffe7fad190_0 .net8 "a", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
v0x7fffe7fad250_0 .net8 "b", 0 0, RS_0x7f9215514ed8;  alias, 3 drivers, strength-aware
v0x7fffe7fad3a0_0 .net8 "c", 0 0, RS_0x7f9215515fb8;  alias, 3 drivers, strength-aware
v0x7fffe7fad440_0 .net8 "gnd", 0 0, L_0x7fffe7fb6770;  1 drivers, strength-aware
v0x7fffe7fad4e0_0 .net8 "pwr", 0 0, L_0x7fffe7fb6810;  1 drivers, strength-aware
v0x7fffe7fad5a0_0 .net8 "w1", 0 0, L_0x7fffe7fbead0;  1 drivers, strength-aware
S_0x7fffe7fad900 .scope module, "NAND2" "NAND" 2 46, 2 18 0, S_0x7fffe7facb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fae300_0 .net8 "in1", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
v0x7fffe7fae3a0_0 .net8 "in2", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
v0x7fffe7fae460_0 .net8 "out", 0 0, RS_0x7f9215516198;  alias, 3 drivers, strength-aware
S_0x7fffe7fadb20 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fad900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6970 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbec90 .functor PMOS 1, L_0x7fffe7fb6970, RS_0x7f9215515148, C4<0>, C4<0>;
L_0x7fffe7fbed50 .functor PMOS 1, L_0x7fffe7fb6970, RS_0x7f9215515148, C4<0>, C4<0>;
L_0x7fffe7fb68d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbedc0 .functor NMOS 1, L_0x7fffe7fb68d0, RS_0x7f9215515148, C4<0>, C4<0>;
L_0x7fffe7fbee80 .functor NMOS 1, L_0x7fffe7fbedc0, RS_0x7f9215515148, C4<0>, C4<0>;
v0x7fffe7fadd80_0 .net8 "a", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
v0x7fffe7fade40_0 .net8 "b", 0 0, RS_0x7f9215515148;  alias, 3 drivers, strength-aware
v0x7fffe7fadf90_0 .net8 "c", 0 0, RS_0x7f9215516198;  alias, 3 drivers, strength-aware
v0x7fffe7fae060_0 .net8 "gnd", 0 0, L_0x7fffe7fb68d0;  1 drivers, strength-aware
v0x7fffe7fae100_0 .net8 "pwr", 0 0, L_0x7fffe7fb6970;  1 drivers, strength-aware
v0x7fffe7fae1c0_0 .net8 "w1", 0 0, L_0x7fffe7fbedc0;  1 drivers, strength-aware
S_0x7fffe7fae550 .scope module, "NAND3" "NAND" 2 47, 2 18 0, S_0x7fffe7facb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7faef90_0 .net8 "in1", 0 0, RS_0x7f9215515fb8;  alias, 3 drivers, strength-aware
v0x7fffe7faf030_0 .net8 "in2", 0 0, RS_0x7f9215516198;  alias, 3 drivers, strength-aware
v0x7fffe7faf0f0_0 .net8 "out", 0 0, RS_0x7f9215516378;  alias, 3 drivers, strength-aware
S_0x7fffe7fae7a0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fae550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6ad0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbef80 .functor PMOS 1, L_0x7fffe7fb6ad0, RS_0x7f9215515fb8, C4<0>, C4<0>;
L_0x7fffe7faf4d0 .functor PMOS 1, L_0x7fffe7fb6ad0, RS_0x7f9215516198, C4<0>, C4<0>;
L_0x7fffe7fb6a30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7faf600 .functor NMOS 1, L_0x7fffe7fb6a30, RS_0x7f9215516198, C4<0>, C4<0>;
L_0x7fffe7fbf2b0 .functor NMOS 1, L_0x7fffe7faf600, RS_0x7f9215515fb8, C4<0>, C4<0>;
v0x7fffe7fae9e0_0 .net8 "a", 0 0, RS_0x7f9215515fb8;  alias, 3 drivers, strength-aware
v0x7fffe7faeaf0_0 .net8 "b", 0 0, RS_0x7f9215516198;  alias, 3 drivers, strength-aware
v0x7fffe7faec00_0 .net8 "c", 0 0, RS_0x7f9215516378;  alias, 3 drivers, strength-aware
v0x7fffe7faeca0_0 .net8 "gnd", 0 0, L_0x7fffe7fb6a30;  1 drivers, strength-aware
v0x7fffe7faed40_0 .net8 "pwr", 0 0, L_0x7fffe7fb6ad0;  1 drivers, strength-aware
v0x7fffe7faee50_0 .net8 "w1", 0 0, L_0x7fffe7faf600;  1 drivers, strength-aware
S_0x7fffe7faf6d0 .scope module, "XOR1" "XOR" 2 90, 2 50 0, S_0x7fffe7fa4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fb2a00_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fb2aa0_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fb2f70_0 .net8 "out", 0 0, RS_0x7f9215514cc8;  alias, 3 drivers, strength-aware
RS_0x7f92155165e8 .resolv tri, L_0x7fffe7fbd210, L_0x7fffe7fbd2d0, L_0x7fffe7fbd4a0;
v0x7fffe7fb3010_0 .net8 "w1", 0 0, RS_0x7f92155165e8;  3 drivers, strength-aware
RS_0x7f92155167c8 .resolv tri, L_0x7fffe7fbd5a0, L_0x7fffe7fbd660, L_0x7fffe7fbd790;
v0x7fffe7fb30b0_0 .net8 "w2", 0 0, RS_0x7f92155167c8;  3 drivers, strength-aware
RS_0x7f92155169a8 .resolv tri, L_0x7fffe7fbd890, L_0x7fffe7fbd950, L_0x7fffe7fbda80;
v0x7fffe7fb31e0_0 .net8 "w3", 0 0, RS_0x7f92155169a8;  3 drivers, strength-aware
S_0x7fffe7faf8a0 .scope module, "NAND1" "NAND" 2 55, 2 18 0, S_0x7fffe7faf6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fb0270_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fb0310_0 .net "in2", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fb03d0_0 .net8 "out", 0 0, RS_0x7f92155165e8;  alias, 3 drivers, strength-aware
S_0x7fffe7fafb00 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7faf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5e70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbd210 .functor PMOS 1, L_0x7fffe7fb5e70, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fbd2d0 .functor PMOS 1, L_0x7fffe7fb5e70, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fb5dd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb16d0 .functor NMOS 1, L_0x7fffe7fb5dd0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fbd4a0 .functor NMOS 1, L_0x7fffe7fb16d0, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7fafd60_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fafe20_0 .net "b", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fafee0_0 .net8 "c", 0 0, RS_0x7f92155165e8;  alias, 3 drivers, strength-aware
v0x7fffe7faff80_0 .net8 "gnd", 0 0, L_0x7fffe7fb5dd0;  1 drivers, strength-aware
v0x7fffe7fb0020_0 .net8 "pwr", 0 0, L_0x7fffe7fb5e70;  1 drivers, strength-aware
v0x7fffe7fb0130_0 .net8 "w1", 0 0, L_0x7fffe7fb16d0;  1 drivers, strength-aware
S_0x7fffe7fb0490 .scope module, "NAND2" "NAND" 2 56, 2 18 0, S_0x7fffe7faf6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fb0e70_0 .net "in1", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fb0f10_0 .net8 "in2", 0 0, RS_0x7f92155165e8;  alias, 3 drivers, strength-aware
v0x7fffe7fb0fd0_0 .net8 "out", 0 0, RS_0x7f92155167c8;  alias, 3 drivers, strength-aware
S_0x7fffe7fb06b0 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fb0490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb5fd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbd5a0 .functor PMOS 1, L_0x7fffe7fb5fd0, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
L_0x7fffe7fbd660 .functor PMOS 1, L_0x7fffe7fb5fd0, RS_0x7f92155165e8, C4<0>, C4<0>;
L_0x7fffe7fb5f30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbd6d0 .functor NMOS 1, L_0x7fffe7fb5f30, RS_0x7f92155165e8, C4<0>, C4<0>;
L_0x7fffe7fbd790 .functor NMOS 1, L_0x7fffe7fbd6d0, v0x7fffe7fb3b70_0, C4<0>, C4<0>;
v0x7fffe7fb0910_0 .net "a", 0 0, v0x7fffe7fb3b70_0;  alias, 1 drivers
v0x7fffe7fb09d0_0 .net8 "b", 0 0, RS_0x7f92155165e8;  alias, 3 drivers, strength-aware
v0x7fffe7fb0ae0_0 .net8 "c", 0 0, RS_0x7f92155167c8;  alias, 3 drivers, strength-aware
v0x7fffe7fb0b80_0 .net8 "gnd", 0 0, L_0x7fffe7fb5f30;  1 drivers, strength-aware
v0x7fffe7fb0c20_0 .net8 "pwr", 0 0, L_0x7fffe7fb5fd0;  1 drivers, strength-aware
v0x7fffe7fb0d30_0 .net8 "w1", 0 0, L_0x7fffe7fbd6d0;  1 drivers, strength-aware
S_0x7fffe7fb10c0 .scope module, "NAND3" "NAND" 2 57, 2 18 0, S_0x7fffe7faf6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fb1ad0_0 .net "in1", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fb1b70_0 .net8 "in2", 0 0, RS_0x7f92155165e8;  alias, 3 drivers, strength-aware
v0x7fffe7fb1c30_0 .net8 "out", 0 0, RS_0x7f92155169a8;  alias, 3 drivers, strength-aware
S_0x7fffe7fb1310 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fb10c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6130 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbd890 .functor PMOS 1, L_0x7fffe7fb6130, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
L_0x7fffe7fbd950 .functor PMOS 1, L_0x7fffe7fb6130, RS_0x7f92155165e8, C4<0>, C4<0>;
L_0x7fffe7fb6090 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbd9c0 .functor NMOS 1, L_0x7fffe7fb6090, RS_0x7f92155165e8, C4<0>, C4<0>;
L_0x7fffe7fbda80 .functor NMOS 1, L_0x7fffe7fbd9c0, v0x7fffe7fb3cf0_0, C4<0>, C4<0>;
v0x7fffe7fb1550_0 .net "a", 0 0, v0x7fffe7fb3cf0_0;  alias, 1 drivers
v0x7fffe7fb1610_0 .net8 "b", 0 0, RS_0x7f92155165e8;  alias, 3 drivers, strength-aware
v0x7fffe7fb1760_0 .net8 "c", 0 0, RS_0x7f92155169a8;  alias, 3 drivers, strength-aware
v0x7fffe7fb1830_0 .net8 "gnd", 0 0, L_0x7fffe7fb6090;  1 drivers, strength-aware
v0x7fffe7fb18d0_0 .net8 "pwr", 0 0, L_0x7fffe7fb6130;  1 drivers, strength-aware
v0x7fffe7fb1990_0 .net8 "w1", 0 0, L_0x7fffe7fbd9c0;  1 drivers, strength-aware
S_0x7fffe7fb1d20 .scope module, "NAND4" "NAND" 2 58, 2 18 0, S_0x7fffe7faf6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fffe7fb2730_0 .net8 "in1", 0 0, RS_0x7f92155167c8;  alias, 3 drivers, strength-aware
v0x7fffe7fb27d0_0 .net8 "in2", 0 0, RS_0x7f92155169a8;  alias, 3 drivers, strength-aware
v0x7fffe7fb2890_0 .net8 "out", 0 0, RS_0x7f9215514cc8;  alias, 3 drivers, strength-aware
S_0x7fffe7fb1f40 .scope module, "TranzNAND" "TranzNAND" 2 22, 2 2 0, S_0x7fffe7fb1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x7fffe7fb6290 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fbdb80 .functor PMOS 1, L_0x7fffe7fb6290, RS_0x7f92155167c8, C4<0>, C4<0>;
L_0x7fffe7fb3150 .functor PMOS 1, L_0x7fffe7fb6290, RS_0x7f92155169a8, C4<0>, C4<0>;
L_0x7fffe7fb61f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe7fb2930 .functor NMOS 1, L_0x7fffe7fb61f0, RS_0x7f92155169a8, C4<0>, C4<0>;
L_0x7fffe7fbdf70 .functor NMOS 1, L_0x7fffe7fb2930, RS_0x7f92155167c8, C4<0>, C4<0>;
v0x7fffe7fb21a0_0 .net8 "a", 0 0, RS_0x7f92155167c8;  alias, 3 drivers, strength-aware
v0x7fffe7fb22b0_0 .net8 "b", 0 0, RS_0x7f92155169a8;  alias, 3 drivers, strength-aware
v0x7fffe7fb23c0_0 .net8 "c", 0 0, RS_0x7f9215514cc8;  alias, 3 drivers, strength-aware
v0x7fffe7fb2460_0 .net8 "gnd", 0 0, L_0x7fffe7fb61f0;  1 drivers, strength-aware
v0x7fffe7fb2500_0 .net8 "pwr", 0 0, L_0x7fffe7fb6290;  1 drivers, strength-aware
v0x7fffe7fb25f0_0 .net8 "w1", 0 0, L_0x7fffe7fb2930;  1 drivers, strength-aware
    .scope S_0x7fffe7edca00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7fb3cf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffe7edca00;
T_1 ;
    %vpi_call 2 143 "$monitor", "Time=%0d A=%b B=%b C=%b outA_struct=%b outB_struct=%b outCustom_struct=%b outA_comp=%b outB_comp=%b outCustom_comp=%b", $time, v0x7fffe7fb3b70_0, v0x7fffe7fb3c30_0, v0x7fffe7fb3cf0_0, v0x7fffe7fb3e60_0, v0x7fffe7fb3fa0_0, v0x7fffe7fb4110_0, v0x7fffe7fb3d90_0, v0x7fffe7fb3f00_0, v0x7fffe7fb4040_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Problema1.v";
