<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RISCV_SingleCycle.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ImmGen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ImmGen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ImmGen.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="main_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="test_bench.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_bench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_bench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="test_bench.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="test_bench.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_bench.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_bench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_bench.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_bench_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_bench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1728563273" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1728563273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728563273" xil_pn:in_ck="-5454702278319645949" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1728563273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_unit.v"/>
      <outfile xil_pn:name="AND_logic.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Data_memory.v"/>
      <outfile xil_pn:name="ImmGen.v"/>
      <outfile xil_pn:name="Instruction_Mem.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCplus4.v"/>
      <outfile xil_pn:name="REg_File.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="test_bench.v"/>
    </transform>
    <transform xil_pn:end_ts="1728563277" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2991528000540350020" xil_pn:start_ts="1728563277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728563277" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2317959203616556678" xil_pn:start_ts="1728563277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728563277" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4380221412352942084" xil_pn:start_ts="1728563277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728563277" xil_pn:in_ck="-5454702278319645949" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1728563277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_unit.v"/>
      <outfile xil_pn:name="AND_logic.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Data_memory.v"/>
      <outfile xil_pn:name="ImmGen.v"/>
      <outfile xil_pn:name="Instruction_Mem.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCplus4.v"/>
      <outfile xil_pn:name="REg_File.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="test_bench.v"/>
    </transform>
    <transform xil_pn:end_ts="1728563280" xil_pn:in_ck="-5454702278319645949" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5087055143734212375" xil_pn:start_ts="1728563277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="main_beh.prj"/>
      <outfile xil_pn:name="main_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1728563280" xil_pn:in_ck="-899624634219924460" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7613176313413373114" xil_pn:start_ts="1728563280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="main_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1097784009688703692" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4380221412352942084" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1562487087229302858" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728561475" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-830819745583798386" xil_pn:start_ts="1728561475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728563163" xil_pn:in_ck="-5454702278319645949" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2006048072291708371" xil_pn:start_ts="1728563157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="test_bench.lso"/>
      <outfile xil_pn:name="test_bench.ngc"/>
      <outfile xil_pn:name="test_bench.ngr"/>
      <outfile xil_pn:name="test_bench.prj"/>
      <outfile xil_pn:name="test_bench.stx"/>
      <outfile xil_pn:name="test_bench.syr"/>
      <outfile xil_pn:name="test_bench.xst"/>
      <outfile xil_pn:name="test_bench_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1728561480" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767976346991360865" xil_pn:start_ts="1728561480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728563168" xil_pn:in_ck="-7908429209366696987" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1302008510867361563" xil_pn:start_ts="1728563163">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="test_bench.bld"/>
      <outfile xil_pn:name="test_bench_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
