Information: Updating design information... (UID-85)
Warning: Design 'RV32I' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RV32I
Version: O-2018.06-SP4
Date   : Sun Feb 13 18:25:48 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: decode_stage_1/read_data2_execute_reg[5]
              (rising edge-triggered flip-flop clocked by MY_CLK')
  Endpoint: execute_stage_1/alu_result_mem_reg[30]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RV32I              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK' (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  decode_stage_1/read_data2_execute_reg[5]/CK (DFFR_X1)
                                                          0.00       2.00 r
  decode_stage_1/read_data2_execute_reg[5]/Q (DFFR_X1)
                                                          0.08       2.08 f
  decode_stage_1/read_data2_execute[5] (decode_stage)     0.00       2.08 f
  execute_stage_1/read_data2_execute[5] (execute_stage)
                                                          0.00       2.08 f
  execute_stage_1/forward_B_mux/in_mux_0[5] (mux_4to1_1)
                                                          0.00       2.08 f
  execute_stage_1/forward_B_mux/U109/ZN (AOI22_X1)        0.05       2.13 r
  execute_stage_1/forward_B_mux/U111/ZN (NAND2_X1)        0.03       2.16 f
  execute_stage_1/forward_B_mux/out_mux[5] (mux_4to1_1)
                                                          0.00       2.16 f
  execute_stage_1/alu_b_mux/in_mux_0[5] (mux_2to1_2)      0.00       2.16 f
  execute_stage_1/alu_b_mux/U2/Z (MUX2_X1)                0.08       2.24 f
  execute_stage_1/alu_b_mux/out_mux[5] (mux_2to1_2)       0.00       2.24 f
  execute_stage_1/alu_inst/B[5] (alu)                     0.00       2.24 f
  execute_stage_1/alu_inst/add_sub_1/B[5] (add_sub)       0.00       2.24 f
  execute_stage_1/alu_inst/add_sub_1/U53/ZN (INV_X1)      0.04       2.27 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/A[5] (add_sub_DW01_inc_0)
                                                          0.00       2.27 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U14/ZN (AND3_X1)
                                                          0.05       2.32 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U17/ZN (AND2_X1)
                                                          0.04       2.36 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U6/ZN (AND2_X1)
                                                          0.04       2.40 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_8/CO (HA_X1)
                                                          0.05       2.45 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U16/ZN (AND2_X1)
                                                          0.04       2.49 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1/ZN (AND2_X1)
                                                          0.05       2.54 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U10/ZN (AND2_X1)
                                                          0.05       2.59 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_15/CO (HA_X1)
                                                          0.05       2.64 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U34/ZN (AND2_X1)
                                                          0.04       2.68 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_17/CO (HA_X1)
                                                          0.06       2.74 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_18/CO (HA_X1)
                                                          0.06       2.80 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_19/CO (HA_X1)
                                                          0.06       2.86 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_20/CO (HA_X1)
                                                          0.06       2.91 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_21/CO (HA_X1)
                                                          0.06       2.97 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_22/CO (HA_X1)
                                                          0.06       3.03 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_23/CO (HA_X1)
                                                          0.06       3.09 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_24/CO (HA_X1)
                                                          0.06       3.14 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_25/CO (HA_X1)
                                                          0.06       3.20 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_26/CO (HA_X1)
                                                          0.06       3.26 r
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/U1_1_27/S (HA_X1)
                                                          0.04       3.30 f
  execute_stage_1/alu_inst/add_sub_1/add_0_root_add_50_ni/SUM[27] (add_sub_DW01_inc_0)
                                                          0.00       3.30 f
  execute_stage_1/alu_inst/add_sub_1/U10/Z (MUX2_X1)      0.07       3.37 f
  execute_stage_1/alu_inst/add_sub_1/add_56/B[27] (add_sub_DW01_add_1)
                                                          0.00       3.37 f
  execute_stage_1/alu_inst/add_sub_1/add_56/U324/ZN (NAND2_X1)
                                                          0.04       3.41 r
  execute_stage_1/alu_inst/add_sub_1/add_56/U276/ZN (OAI21_X1)
                                                          0.04       3.45 f
  execute_stage_1/alu_inst/add_sub_1/add_56/U319/ZN (NAND2_X1)
                                                          0.04       3.49 r
  execute_stage_1/alu_inst/add_sub_1/add_56/U317/ZN (NAND3_X1)
                                                          0.04       3.52 f
  execute_stage_1/alu_inst/add_sub_1/add_56/U311/ZN (NAND2_X1)
                                                          0.04       3.56 r
  execute_stage_1/alu_inst/add_sub_1/add_56/U308/ZN (NAND3_X1)
                                                          0.04       3.60 f
  execute_stage_1/alu_inst/add_sub_1/add_56/U316/Z (CLKBUF_X1)
                                                          0.04       3.64 f
  execute_stage_1/alu_inst/add_sub_1/add_56/U355/Z (XOR2_X1)
                                                          0.07       3.70 f
  execute_stage_1/alu_inst/add_sub_1/add_56/SUM[30] (add_sub_DW01_add_1)
                                                          0.00       3.70 f
  execute_stage_1/alu_inst/add_sub_1/sum[30] (add_sub)
                                                          0.00       3.70 f
  execute_stage_1/alu_inst/U232/ZN (AOI22_X1)             0.05       3.76 r
  execute_stage_1/alu_inst/U233/ZN (OAI211_X1)            0.04       3.80 f
  execute_stage_1/alu_inst/result[30] (alu)               0.00       3.80 f
  execute_stage_1/mux_2to1_alu_abs/in_mux_0[30] (mux_2to1_0)
                                                          0.00       3.80 f
  execute_stage_1/mux_2to1_alu_abs/U67/Z (MUX2_X1)        0.07       3.87 f
  execute_stage_1/mux_2to1_alu_abs/out_mux[30] (mux_2to1_0)
                                                          0.00       3.87 f
  execute_stage_1/alu_result_mem_reg[30]/D (DFFR_X1)      0.01       3.88 f
  data arrival time                                                  3.88

  clock MY_CLK (rise edge)                                4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.07       3.93
  execute_stage_1/alu_result_mem_reg[30]/CK (DFFR_X1)     0.00       3.93 r
  library setup time                                     -0.04       3.89
  data required time                                                 3.89
  --------------------------------------------------------------------------
  data required time                                                 3.89
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
