Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 16b960b346f2433ea7097260ac733572 --debug typical --relax --mt 2 -d USE_PIPE_SIM=1 -d SIMULATION=1 -d USE_DDR3_FIFO=1 -d USE_XPHY=1 -d NW_PATH_ENABLE=1 -d x4Gb=1 -d sg107E=1 -d x8=1 -L fifo_generator_v13_0_1 -L xil_defaultlib -L ten_gig_eth_pcs_pma_v6_0_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS(CAPACITANCE="DONT_CARE",D...
Compiling module unisims_ver.IBUFGDS(DIFF_TERM="TRUE",IBUF_LO...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.synchronizer_simple
Compiling module xil_defaultlib.LPBK_MODULE
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,10,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,10,"...]
Compiling architecture txfifo_ip_1024x64_arch of entity xil_defaultlib.txfifo_ip_1024x64 [txfifo_ip_1024x64_default]
Compiling module xil_defaultlib.txfifo_1024x64
Compiling module xil_defaultlib.gige_tx_encap
Compiling module xil_defaultlib.gige_crc32x64
Compiling module xil_defaultlib.gige_tx_gmii
Compiling module xil_defaultlib.tx_1G_wrap
Compiling module xil_defaultlib.tx_encap
Compiling module xil_defaultlib.tx_mac10g_crc32x64
Compiling module xil_defaultlib.tx_xgmii
Compiling module xil_defaultlib.tx_10G_wrap
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,12,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,12,"...]
Compiling architecture rxfifo_ip_4kx64_arch of entity xil_defaultlib.rxfifo_ip_4Kx64 [rxfifo_ip_4kx64_default]
Compiling module xil_defaultlib.fmac_fifo4Kx64
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,12,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,12,"...]
Compiling architecture pktctrl_fifo_ip_arch of entity xil_defaultlib.pktctrl_fifo_ip [pktctrl_fifo_ip_default]
Compiling module xil_defaultlib.fmac_fifo4Kx8
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,9,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,9,"B...]
Compiling architecture ipcs_fifo_ip_arch of entity xil_defaultlib.ipcs_fifo_ip [ipcs_fifo_ip_default]
Compiling module xil_defaultlib.fmac_fifo512x64_2clk
Compiling module xil_defaultlib.bsh32_dn_88
Compiling module xil_defaultlib.bsh8_dn_64
Compiling module xil_defaultlib.crc32_d64
Compiling module xil_defaultlib.crc32_d8s
Compiling module xil_defaultlib.crc32_d16s
Compiling module xil_defaultlib.crc32_d24s
Compiling module xil_defaultlib.eth_crc32_gen
Compiling module xil_defaultlib.tcore_rx_xgmii(RX_DRAM_DEPTH=307...
Compiling module xil_defaultlib.rx_decap(FMAC_ID=10,RX_FIFO_DEPT...
Compiling module xil_defaultlib.tcore_fmac_core(FMAC_ID=10)
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,4,"B...]
Compiling architecture br_sfifo_ip_4x32_arch of entity xil_defaultlib.br_sfifo_ip_4x32 [br_sfifo_ip_4x32_default]
Compiling module xil_defaultlib.br_sfifo4x32
Compiling module xil_defaultlib.tcore_byte_reordering
Compiling module xil_defaultlib.gige_s2p
Compiling module xil_defaultlib.ctrl_2g_5g
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,8,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,8,"B...]
Compiling architecture gigerx_fifo_ip_256x64_arch of entity xil_defaultlib.gigerx_fifo_ip_256x64 [gigerx_fifo_ip_256x64_default]
Compiling module xil_defaultlib.gigerx_fifo256x64_2clk
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,8,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,8,"B...]
Compiling architecture gigerx_fifo_ip_256x8_arch of entity xil_defaultlib.gigerx_fifo_ip_256x8 [gigerx_fifo_ip_256x8_default]
Compiling module xil_defaultlib.gigerx_fifo256x8
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,8,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,8,"B...]
Compiling architecture gigerx_bcnt_fifo_ip_256x16_arch of entity xil_defaultlib.gigerx_bcnt_fifo_ip_256x16 [gigerx_bcnt_fifo_ip_256x16_defau...]
Compiling module xil_defaultlib.gigerx_bcnt_fifo256x16
Compiling module xil_defaultlib.g2x_ctrl
Compiling module xil_defaultlib.rx_5g
Compiling module xil_defaultlib.fmac_register_if
Compiling module xil_defaultlib.LMAC_CORE_TOP
Compiling module xil_defaultlib.LMAC_SYNTH
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_COMMON(BIAS_CFG=64'b010000...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.BUFH
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rxrat...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_dp_ra...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_async...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_txrat...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_coher...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_tx_en...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_tx_pc...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_pcs_s...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_tx_pc...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rx_bl...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rx_be...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_pcs_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rx_pc...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rx_de...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rx_pc...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rx_pc...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_pcs_t...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_seq_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_dp_ra...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_async...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_elast...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_elast...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_ieee_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_commo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_ieee_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_toggl...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_toggl...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_drp_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_mdio_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_ipif_...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_manag...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_manag...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_res...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_coher...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_res...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_g_res...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_rxusr...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_baser...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_baser...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3_wrapp...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_v6_0_3(C_HAS...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_CHANNEL(ALIGN_MCOMMA_DET="...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module ten_gig_eth_pcs_pma_v6_0_3.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.network_path_shared(AXIS_TDATA_W...
Compiling module xil_defaultlib.LMAC2_vc709_2015_4_default
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Waiting for 6 sub-compilation(s) to finish...
Built simulation snapshot board_behav
