// Seed: 784621634
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  assign id_3 = (id_1 - 1'd0);
  id_4 :
  assert property (@(1) 1)
  else;
  tri0 id_5;
  tri0 id_6 = (id_5) == 1;
  assign id_6 = id_4;
  wor  id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    output tri1 id_9
);
  wire id_11;
  assign id_7 = id_0;
  module_0(
      id_0, id_3
  );
  always_ff id_7 = id_6 & 1;
endmodule
