Simulator report for small_computer
Tue Dec 17 14:19:23 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.5 us       ;
; Simulation Netlist Size     ; 742 nodes    ;
; Simulation Coverage         ;      87.47 % ;
; Total Number of Transitions ; 18161        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; small_computer.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      87.47 % ;
; Total nodes checked                                 ; 742          ;
; Total output ports checked                          ; 742          ;
; Total output ports with complete 1/0-value coverage ; 649          ;
; Total output ports with no 1/0-value coverage       ; 78           ;
; Total output ports with no 1-value coverage         ; 87           ;
; Total output ports with no 0-value coverage         ; 84           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |small_computer|OUTPUT[5]                                                                                     ; |small_computer|OUTPUT[5]                                                                               ; pin_out          ;
; |small_computer|OUTPUT[4]                                                                                     ; |small_computer|OUTPUT[4]                                                                               ; pin_out          ;
; |small_computer|OUTPUT[3]                                                                                     ; |small_computer|OUTPUT[3]                                                                               ; pin_out          ;
; |small_computer|OUTPUT[2]                                                                                     ; |small_computer|OUTPUT[2]                                                                               ; pin_out          ;
; |small_computer|OUTPUT[0]                                                                                     ; |small_computer|OUTPUT[0]                                                                               ; pin_out          ;
; |small_computer|inst10[5]                                                                                     ; |small_computer|inst10[5]                                                                               ; out              ;
; |small_computer|inst10[4]                                                                                     ; |small_computer|inst10[4]                                                                               ; out              ;
; |small_computer|inst10[3]                                                                                     ; |small_computer|inst10[3]                                                                               ; out              ;
; |small_computer|inst10[2]                                                                                     ; |small_computer|inst10[2]                                                                               ; out              ;
; |small_computer|inst10[0]                                                                                     ; |small_computer|inst10[0]                                                                               ; out              ;
; |small_computer|gdfx_temp0[7]                                                                                 ; |small_computer|gdfx_temp0[7]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[6]                                                                                 ; |small_computer|gdfx_temp0[6]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[5]                                                                                 ; |small_computer|gdfx_temp0[5]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[4]                                                                                 ; |small_computer|gdfx_temp0[4]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[3]                                                                                 ; |small_computer|gdfx_temp0[3]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[2]                                                                                 ; |small_computer|gdfx_temp0[2]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[1]                                                                                 ; |small_computer|gdfx_temp0[1]                                                                           ; out0             ;
; |small_computer|gdfx_temp0[0]                                                                                 ; |small_computer|gdfx_temp0[0]                                                                           ; out0             ;
; |small_computer|clk                                                                                           ; |small_computer|clk                                                                                     ; out              ;
; |small_computer|mux3_1:inst3|y~2                                                                              ; |small_computer|mux3_1:inst3|y~2                                                                        ; out              ;
; |small_computer|mux3_1:inst3|y~3                                                                              ; |small_computer|mux3_1:inst3|y~3                                                                        ; out              ;
; |small_computer|mux3_1:inst3|y~4                                                                              ; |small_computer|mux3_1:inst3|y~4                                                                        ; out              ;
; |small_computer|mux3_1:inst3|y~5                                                                              ; |small_computer|mux3_1:inst3|y~5                                                                        ; out              ;
; |small_computer|mux3_1:inst3|y~6                                                                              ; |small_computer|mux3_1:inst3|y~6                                                                        ; out              ;
; |small_computer|mux3_1:inst3|y~7                                                                              ; |small_computer|mux3_1:inst3|y~7                                                                        ; out              ;
; |small_computer|mux3_1:inst3|y[5]                                                                             ; |small_computer|mux3_1:inst3|y[5]                                                                       ; out              ;
; |small_computer|mux3_1:inst3|y[4]                                                                             ; |small_computer|mux3_1:inst3|y[4]                                                                       ; out              ;
; |small_computer|mux3_1:inst3|y[3]                                                                             ; |small_computer|mux3_1:inst3|y[3]                                                                       ; out              ;
; |small_computer|mux3_1:inst3|y[2]                                                                             ; |small_computer|mux3_1:inst3|y[2]                                                                       ; out              ;
; |small_computer|mux3_1:inst3|y[1]                                                                             ; |small_computer|mux3_1:inst3|y[1]                                                                       ; out              ;
; |small_computer|mux3_1:inst3|y[0]                                                                             ; |small_computer|mux3_1:inst3|y[0]                                                                       ; out              ;
; |small_computer|lpm_ram_io:inst1|_~1                                                                          ; |small_computer|lpm_ram_io:inst1|_~1                                                                    ; out0             ;
; |small_computer|lpm_ram_io:inst1|datatri[7]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[7]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[6]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[6]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[5]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[5]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[4]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[4]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[3]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[3]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[2]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[2]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[1]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[1]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|datatri[0]                                                                   ; |small_computer|lpm_ram_io:inst1|datatri[0]                                                             ; out              ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a1 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[1] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a2 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[2] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a3 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[3] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a4 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[4] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a5 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[5] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a6 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[6] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a7 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[7] ; portadataout0    ;
; |small_computer|pc:inst2|temp[0]                                                                              ; |small_computer|pc:inst2|temp[0]                                                                        ; regout           ;
; |small_computer|pc:inst2|always0~0                                                                            ; |small_computer|pc:inst2|always0~0                                                                      ; out0             ;
; |small_computer|pc:inst2|temp~2                                                                               ; |small_computer|pc:inst2|temp~2                                                                         ; out              ;
; |small_computer|pc:inst2|temp~3                                                                               ; |small_computer|pc:inst2|temp~3                                                                         ; out              ;
; |small_computer|pc:inst2|temp~4                                                                               ; |small_computer|pc:inst2|temp~4                                                                         ; out              ;
; |small_computer|pc:inst2|temp~5                                                                               ; |small_computer|pc:inst2|temp~5                                                                         ; out              ;
; |small_computer|pc:inst2|temp~6                                                                               ; |small_computer|pc:inst2|temp~6                                                                         ; out              ;
; |small_computer|pc:inst2|temp~7                                                                               ; |small_computer|pc:inst2|temp~7                                                                         ; out              ;
; |small_computer|pc:inst2|always0~1                                                                            ; |small_computer|pc:inst2|always0~1                                                                      ; out0             ;
; |small_computer|pc:inst2|temp~10                                                                              ; |small_computer|pc:inst2|temp~10                                                                        ; out              ;
; |small_computer|pc:inst2|temp~11                                                                              ; |small_computer|pc:inst2|temp~11                                                                        ; out              ;
; |small_computer|pc:inst2|temp~12                                                                              ; |small_computer|pc:inst2|temp~12                                                                        ; out              ;
; |small_computer|pc:inst2|temp~13                                                                              ; |small_computer|pc:inst2|temp~13                                                                        ; out              ;
; |small_computer|pc:inst2|temp~14                                                                              ; |small_computer|pc:inst2|temp~14                                                                        ; out              ;
; |small_computer|pc:inst2|temp~15                                                                              ; |small_computer|pc:inst2|temp~15                                                                        ; out              ;
; |small_computer|pc:inst2|temp[1]                                                                              ; |small_computer|pc:inst2|temp[1]                                                                        ; regout           ;
; |small_computer|pc:inst2|temp[2]                                                                              ; |small_computer|pc:inst2|temp[2]                                                                        ; regout           ;
; |small_computer|pc:inst2|temp[3]                                                                              ; |small_computer|pc:inst2|temp[3]                                                                        ; regout           ;
; |small_computer|pc:inst2|temp[4]                                                                              ; |small_computer|pc:inst2|temp[4]                                                                        ; regout           ;
; |small_computer|pc:inst2|temp[5]                                                                              ; |small_computer|pc:inst2|temp[5]                                                                        ; regout           ;
; |small_computer|mux2_1:inst7|y[7]                                                                             ; |small_computer|mux2_1:inst7|y[7]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[6]                                                                             ; |small_computer|mux2_1:inst7|y[6]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[5]                                                                             ; |small_computer|mux2_1:inst7|y[5]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[4]                                                                             ; |small_computer|mux2_1:inst7|y[4]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[3]                                                                             ; |small_computer|mux2_1:inst7|y[3]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[2]                                                                             ; |small_computer|mux2_1:inst7|y[2]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[1]                                                                             ; |small_computer|mux2_1:inst7|y[1]                                                                       ; out              ;
; |small_computer|mux2_1:inst7|y[0]                                                                             ; |small_computer|mux2_1:inst7|y[0]                                                                       ; out              ;
; |small_computer|reg_group:inst5|r1[0]                                                                         ; |small_computer|reg_group:inst5|r1[0]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[7]                                                                         ; |small_computer|reg_group:inst5|r0[7]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[6]                                                                         ; |small_computer|reg_group:inst5|r0[6]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[5]                                                                         ; |small_computer|reg_group:inst5|r0[5]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[3]                                                                         ; |small_computer|reg_group:inst5|r0[3]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[2]                                                                         ; |small_computer|reg_group:inst5|r0[2]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[1]                                                                         ; |small_computer|reg_group:inst5|r0[1]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r0[0]                                                                         ; |small_computer|reg_group:inst5|r0[0]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r1[2]                                                                         ; |small_computer|reg_group:inst5|r1[2]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r1[3]                                                                         ; |small_computer|reg_group:inst5|r1[3]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r1[4]                                                                         ; |small_computer|reg_group:inst5|r1[4]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r3[0]                                                                         ; |small_computer|reg_group:inst5|r3[0]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r3[1]                                                                         ; |small_computer|reg_group:inst5|r3[1]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r3[3]                                                                         ; |small_computer|reg_group:inst5|r3[3]                                                                   ; regout           ;
; |small_computer|reg_group:inst5|r3[4]                                                                         ; |small_computer|reg_group:inst5|r3[4]                                                                   ; regout           ;
; |small_computer|psw:inst4|gf                                                                                  ; |small_computer|psw:inst4|gf                                                                            ; regout           ;
; |small_computer|ir:inst|x[0]                                                                                  ; |small_computer|ir:inst|x[0]                                                                            ; regout           ;
; |small_computer|ir:inst|x[1]                                                                                  ; |small_computer|ir:inst|x[1]                                                                            ; regout           ;
; |small_computer|ir:inst|x[2]                                                                                  ; |small_computer|ir:inst|x[2]                                                                            ; regout           ;
; |small_computer|ir:inst|x[3]                                                                                  ; |small_computer|ir:inst|x[3]                                                                            ; regout           ;
; |small_computer|ir:inst|x[4]                                                                                  ; |small_computer|ir:inst|x[4]                                                                            ; regout           ;
; |small_computer|ir:inst|x[5]                                                                                  ; |small_computer|ir:inst|x[5]                                                                            ; regout           ;
; |small_computer|ir:inst|x[6]                                                                                  ; |small_computer|ir:inst|x[6]                                                                            ; regout           ;
; |small_computer|ir:inst|x[7]                                                                                  ; |small_computer|ir:inst|x[7]                                                                            ; regout           ;
; |small_computer|sm:inst8|t                                                                                    ; |small_computer|sm:inst8|t                                                                              ; regout           ;
; |small_computer|ins_decode:inst11|HappyNewYear~1                                                              ; |small_computer|ins_decode:inst11|HappyNewYear~1                                                        ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~3                                                              ; |small_computer|ins_decode:inst11|HappyNewYear~3                                                        ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~4                                                              ; |small_computer|ins_decode:inst11|HappyNewYear~4                                                        ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~6                                                              ; |small_computer|ins_decode:inst11|HappyNewYear~6                                                        ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~7                                                              ; |small_computer|ins_decode:inst11|HappyNewYear~7                                                        ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~8                                                              ; |small_computer|ins_decode:inst11|HappyNewYear~8                                                        ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~10                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~10                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~11                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~11                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~12                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~12                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~13                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~13                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~15                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~15                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~16                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~16                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~17                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~17                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~18                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~18                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~19                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~19                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~21                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~21                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~22                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~22                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~23                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~23                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~24                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~24                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~25                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~25                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~26                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~26                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~28                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~28                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~29                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~29                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~30                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~30                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~31                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~31                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~32                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~32                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~33                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~33                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~34                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~34                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~36                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~36                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~37                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~37                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~38                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~38                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~39                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~39                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~40                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~40                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~41                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~41                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~42                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~42                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~43                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~43                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~45                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~45                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~46                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~46                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~47                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~47                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~48                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~48                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~49                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~49                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~50                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~50                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~51                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~51                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~52                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~52                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~53                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~53                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~55                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~55                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~56                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~56                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~57                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~57                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~58                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~58                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~59                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~59                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~60                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~60                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~61                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~61                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~62                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~62                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~63                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~63                                                       ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~64                                                             ; |small_computer|ins_decode:inst11|HappyNewYear~64                                                       ; out              ;
; |small_computer|ins_decode:inst11|mova                                                                        ; |small_computer|ins_decode:inst11|mova                                                                  ; out              ;
; |small_computer|ins_decode:inst11|movb                                                                        ; |small_computer|ins_decode:inst11|movb                                                                  ; out              ;
; |small_computer|ins_decode:inst11|movc                                                                        ; |small_computer|ins_decode:inst11|movc                                                                  ; out              ;
; |small_computer|ins_decode:inst11|movd                                                                        ; |small_computer|ins_decode:inst11|movd                                                                  ; out              ;
; |small_computer|ins_decode:inst11|add                                                                         ; |small_computer|ins_decode:inst11|add                                                                   ; out              ;
; |small_computer|ins_decode:inst11|sub                                                                         ; |small_computer|ins_decode:inst11|sub                                                                   ; out              ;
; |small_computer|ins_decode:inst11|jmp                                                                         ; |small_computer|ins_decode:inst11|jmp                                                                   ; out              ;
; |small_computer|ins_decode:inst11|jg                                                                          ; |small_computer|ins_decode:inst11|jg                                                                    ; out              ;
; |small_computer|ins_decode:inst11|in1                                                                         ; |small_computer|ins_decode:inst11|in1                                                                   ; out              ;
; |small_computer|ins_decode:inst11|out1                                                                        ; |small_computer|ins_decode:inst11|out1                                                                  ; out              ;
; |small_computer|ins_decode:inst11|movi                                                                        ; |small_computer|ins_decode:inst11|movi                                                                  ; out              ;
; |small_computer|con_signal:inst13|au_en~0                                                                     ; |small_computer|con_signal:inst13|au_en~0                                                               ; out0             ;
; |small_computer|con_signal:inst13|au_en~1                                                                     ; |small_computer|con_signal:inst13|au_en~1                                                               ; out0             ;
; |small_computer|con_signal:inst13|au_en~2                                                                     ; |small_computer|con_signal:inst13|au_en~2                                                               ; out0             ;
; |small_computer|con_signal:inst13|au_en                                                                       ; |small_computer|con_signal:inst13|au_en                                                                 ; out0             ;
; |small_computer|con_signal:inst13|ram_re~0                                                                    ; |small_computer|con_signal:inst13|ram_re~0                                                              ; out0             ;
; |small_computer|con_signal:inst13|ram_re                                                                      ; |small_computer|con_signal:inst13|ram_re                                                                ; out0             ;
; |small_computer|con_signal:inst13|pc_ld~0                                                                     ; |small_computer|con_signal:inst13|pc_ld~0                                                               ; out0             ;
; |small_computer|con_signal:inst13|pc_ld                                                                       ; |small_computer|con_signal:inst13|pc_ld                                                                 ; out0             ;
; |small_computer|con_signal:inst13|pc_in                                                                       ; |small_computer|con_signal:inst13|pc_in                                                                 ; out0             ;
; |small_computer|con_signal:inst13|reg_we~0                                                                    ; |small_computer|con_signal:inst13|reg_we~0                                                              ; out0             ;
; |small_computer|con_signal:inst13|reg_we~1                                                                    ; |small_computer|con_signal:inst13|reg_we~1                                                              ; out0             ;
; |small_computer|con_signal:inst13|reg_we~2                                                                    ; |small_computer|con_signal:inst13|reg_we~2                                                              ; out0             ;
; |small_computer|con_signal:inst13|reg_we~3                                                                    ; |small_computer|con_signal:inst13|reg_we~3                                                              ; out0             ;
; |small_computer|con_signal:inst13|reg_we~4                                                                    ; |small_computer|con_signal:inst13|reg_we~4                                                              ; out0             ;
; |small_computer|con_signal:inst13|reg_we                                                                      ; |small_computer|con_signal:inst13|reg_we                                                                ; out0             ;
; |small_computer|con_signal:inst13|s[0]                                                                        ; |small_computer|con_signal:inst13|s[0]                                                                  ; out              ;
; |small_computer|con_signal:inst13|mux_s~0                                                                     ; |small_computer|con_signal:inst13|mux_s~0                                                               ; out0             ;
; |small_computer|con_signal:inst13|mux_s~1                                                                     ; |small_computer|con_signal:inst13|mux_s~1                                                               ; out0             ;
; |small_computer|con_signal:inst13|mux_s~2                                                                     ; |small_computer|con_signal:inst13|mux_s~2                                                               ; out0             ;
; |small_computer|con_signal:inst13|mux_s~3                                                                     ; |small_computer|con_signal:inst13|mux_s~3                                                               ; out0             ;
; |small_computer|con_signal:inst13|mux_s                                                                       ; |small_computer|con_signal:inst13|mux_s                                                                 ; out0             ;
; |small_computer|au:inst6|t[0]~0                                                                               ; |small_computer|au:inst6|t[0]~0                                                                         ; out              ;
; |small_computer|au:inst6|t[0]~1                                                                               ; |small_computer|au:inst6|t[0]~1                                                                         ; out              ;
; |small_computer|au:inst6|t[0]~2                                                                               ; |small_computer|au:inst6|t[0]~2                                                                         ; out              ;
; |small_computer|au:inst6|always0~0                                                                            ; |small_computer|au:inst6|always0~0                                                                      ; out0             ;
; |small_computer|au:inst6|always0~1                                                                            ; |small_computer|au:inst6|always0~1                                                                      ; out0             ;
; |small_computer|au:inst6|t[7]~3                                                                               ; |small_computer|au:inst6|t[7]~3                                                                         ; out              ;
; |small_computer|au:inst6|t[6]~4                                                                               ; |small_computer|au:inst6|t[6]~4                                                                         ; out              ;
; |small_computer|au:inst6|t[5]~5                                                                               ; |small_computer|au:inst6|t[5]~5                                                                         ; out              ;
; |small_computer|au:inst6|t[4]~6                                                                               ; |small_computer|au:inst6|t[4]~6                                                                         ; out              ;
; |small_computer|au:inst6|t[3]~7                                                                               ; |small_computer|au:inst6|t[3]~7                                                                         ; out              ;
; |small_computer|au:inst6|t[2]~8                                                                               ; |small_computer|au:inst6|t[2]~8                                                                         ; out              ;
; |small_computer|au:inst6|t[1]~9                                                                               ; |small_computer|au:inst6|t[1]~9                                                                         ; out              ;
; |small_computer|au:inst6|gf~0                                                                                 ; |small_computer|au:inst6|gf~0                                                                           ; out              ;
; |small_computer|au:inst6|t[7]~10                                                                              ; |small_computer|au:inst6|t[7]~10                                                                        ; out0             ;
; |small_computer|au:inst6|t[7]~11                                                                              ; |small_computer|au:inst6|t[7]~11                                                                        ; out              ;
; |small_computer|au:inst6|t[6]~12                                                                              ; |small_computer|au:inst6|t[6]~12                                                                        ; out              ;
; |small_computer|au:inst6|t[5]~13                                                                              ; |small_computer|au:inst6|t[5]~13                                                                        ; out              ;
; |small_computer|au:inst6|t[4]~14                                                                              ; |small_computer|au:inst6|t[4]~14                                                                        ; out              ;
; |small_computer|au:inst6|t[3]~15                                                                              ; |small_computer|au:inst6|t[3]~15                                                                        ; out              ;
; |small_computer|au:inst6|t[2]~16                                                                              ; |small_computer|au:inst6|t[2]~16                                                                        ; out              ;
; |small_computer|au:inst6|t[1]~17                                                                              ; |small_computer|au:inst6|t[1]~17                                                                        ; out              ;
; |small_computer|au:inst6|gf~1                                                                                 ; |small_computer|au:inst6|gf~1                                                                           ; out              ;
; |small_computer|au:inst6|t[7]~18                                                                              ; |small_computer|au:inst6|t[7]~18                                                                        ; out0             ;
; |small_computer|au:inst6|t[7]~19                                                                              ; |small_computer|au:inst6|t[7]~19                                                                        ; out              ;
; |small_computer|au:inst6|t[6]~20                                                                              ; |small_computer|au:inst6|t[6]~20                                                                        ; out              ;
; |small_computer|au:inst6|t[5]~21                                                                              ; |small_computer|au:inst6|t[5]~21                                                                        ; out              ;
; |small_computer|au:inst6|t[4]~22                                                                              ; |small_computer|au:inst6|t[4]~22                                                                        ; out              ;
; |small_computer|au:inst6|t[3]~23                                                                              ; |small_computer|au:inst6|t[3]~23                                                                        ; out              ;
; |small_computer|au:inst6|t[2]~24                                                                              ; |small_computer|au:inst6|t[2]~24                                                                        ; out              ;
; |small_computer|au:inst6|t[1]~25                                                                              ; |small_computer|au:inst6|t[1]~25                                                                        ; out              ;
; |small_computer|au:inst6|gf~2                                                                                 ; |small_computer|au:inst6|gf~2                                                                           ; out              ;
; |small_computer|au:inst6|t[7]~26                                                                              ; |small_computer|au:inst6|t[7]~26                                                                        ; out0             ;
; |small_computer|au:inst6|gf                                                                                   ; |small_computer|au:inst6|gf                                                                             ; out              ;
; |small_computer|au:inst6|t[0]                                                                                 ; |small_computer|au:inst6|t[0]                                                                           ; out              ;
; |small_computer|au:inst6|t[1]                                                                                 ; |small_computer|au:inst6|t[1]                                                                           ; out              ;
; |small_computer|au:inst6|t[2]                                                                                 ; |small_computer|au:inst6|t[2]                                                                           ; out              ;
; |small_computer|au:inst6|t[3]                                                                                 ; |small_computer|au:inst6|t[3]                                                                           ; out              ;
; |small_computer|au:inst6|t[4]                                                                                 ; |small_computer|au:inst6|t[4]                                                                           ; out              ;
; |small_computer|au:inst6|t[5]                                                                                 ; |small_computer|au:inst6|t[5]                                                                           ; out              ;
; |small_computer|au:inst6|t[6]                                                                                 ; |small_computer|au:inst6|t[6]                                                                           ; out              ;
; |small_computer|au:inst6|t[7]~34                                                                              ; |small_computer|au:inst6|t[7]~34                                                                        ; out0             ;
; |small_computer|au:inst6|t[7]                                                                                 ; |small_computer|au:inst6|t[7]                                                                           ; out              ;
; |small_computer|reg_group:inst5|Decoder0~0                                                                    ; |small_computer|reg_group:inst5|Decoder0~0                                                              ; out0             ;
; |small_computer|reg_group:inst5|Decoder0~1                                                                    ; |small_computer|reg_group:inst5|Decoder0~1                                                              ; out0             ;
; |small_computer|reg_group:inst5|Decoder0~2                                                                    ; |small_computer|reg_group:inst5|Decoder0~2                                                              ; out0             ;
; |small_computer|reg_group:inst5|Decoder0~3                                                                    ; |small_computer|reg_group:inst5|Decoder0~3                                                              ; out0             ;
; |small_computer|pc:inst2|Add0~0                                                                               ; |small_computer|pc:inst2|Add0~0                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~1                                                                               ; |small_computer|pc:inst2|Add0~1                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~2                                                                               ; |small_computer|pc:inst2|Add0~2                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~3                                                                               ; |small_computer|pc:inst2|Add0~3                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~4                                                                               ; |small_computer|pc:inst2|Add0~4                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~5                                                                               ; |small_computer|pc:inst2|Add0~5                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~6                                                                               ; |small_computer|pc:inst2|Add0~6                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~7                                                                               ; |small_computer|pc:inst2|Add0~7                                                                         ; out0             ;
; |small_computer|pc:inst2|Add0~8                                                                               ; |small_computer|pc:inst2|Add0~8                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~0                                                                               ; |small_computer|au:inst6|Add0~0                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~1                                                                               ; |small_computer|au:inst6|Add0~1                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~2                                                                               ; |small_computer|au:inst6|Add0~2                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~3                                                                               ; |small_computer|au:inst6|Add0~3                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~4                                                                               ; |small_computer|au:inst6|Add0~4                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~5                                                                               ; |small_computer|au:inst6|Add0~5                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~6                                                                               ; |small_computer|au:inst6|Add0~6                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~7                                                                               ; |small_computer|au:inst6|Add0~7                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~8                                                                               ; |small_computer|au:inst6|Add0~8                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~9                                                                               ; |small_computer|au:inst6|Add0~9                                                                         ; out0             ;
; |small_computer|au:inst6|Add0~10                                                                              ; |small_computer|au:inst6|Add0~10                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~11                                                                              ; |small_computer|au:inst6|Add0~11                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~12                                                                              ; |small_computer|au:inst6|Add0~12                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~13                                                                              ; |small_computer|au:inst6|Add0~13                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~14                                                                              ; |small_computer|au:inst6|Add0~14                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~15                                                                              ; |small_computer|au:inst6|Add0~15                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~16                                                                              ; |small_computer|au:inst6|Add0~16                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~17                                                                              ; |small_computer|au:inst6|Add0~17                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~18                                                                              ; |small_computer|au:inst6|Add0~18                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~19                                                                              ; |small_computer|au:inst6|Add0~19                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~20                                                                              ; |small_computer|au:inst6|Add0~20                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~21                                                                              ; |small_computer|au:inst6|Add0~21                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~22                                                                              ; |small_computer|au:inst6|Add0~22                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~23                                                                              ; |small_computer|au:inst6|Add0~23                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~25                                                                              ; |small_computer|au:inst6|Add0~25                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~26                                                                              ; |small_computer|au:inst6|Add0~26                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~27                                                                              ; |small_computer|au:inst6|Add0~27                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~28                                                                              ; |small_computer|au:inst6|Add0~28                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~29                                                                              ; |small_computer|au:inst6|Add0~29                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~30                                                                              ; |small_computer|au:inst6|Add0~30                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~31                                                                              ; |small_computer|au:inst6|Add0~31                                                                        ; out0             ;
; |small_computer|au:inst6|Add0~32                                                                              ; |small_computer|au:inst6|Add0~32                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~0                                                                               ; |small_computer|au:inst6|Add1~0                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~1                                                                               ; |small_computer|au:inst6|Add1~1                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~2                                                                               ; |small_computer|au:inst6|Add1~2                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~3                                                                               ; |small_computer|au:inst6|Add1~3                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~4                                                                               ; |small_computer|au:inst6|Add1~4                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~5                                                                               ; |small_computer|au:inst6|Add1~5                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~6                                                                               ; |small_computer|au:inst6|Add1~6                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~7                                                                               ; |small_computer|au:inst6|Add1~7                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~8                                                                               ; |small_computer|au:inst6|Add1~8                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~9                                                                               ; |small_computer|au:inst6|Add1~9                                                                         ; out0             ;
; |small_computer|au:inst6|Add1~10                                                                              ; |small_computer|au:inst6|Add1~10                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~11                                                                              ; |small_computer|au:inst6|Add1~11                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~12                                                                              ; |small_computer|au:inst6|Add1~12                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~13                                                                              ; |small_computer|au:inst6|Add1~13                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~14                                                                              ; |small_computer|au:inst6|Add1~14                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~15                                                                              ; |small_computer|au:inst6|Add1~15                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~16                                                                              ; |small_computer|au:inst6|Add1~16                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~17                                                                              ; |small_computer|au:inst6|Add1~17                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~18                                                                              ; |small_computer|au:inst6|Add1~18                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~19                                                                              ; |small_computer|au:inst6|Add1~19                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~20                                                                              ; |small_computer|au:inst6|Add1~20                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~21                                                                              ; |small_computer|au:inst6|Add1~21                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~22                                                                              ; |small_computer|au:inst6|Add1~22                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~23                                                                              ; |small_computer|au:inst6|Add1~23                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~24                                                                              ; |small_computer|au:inst6|Add1~24                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~25                                                                              ; |small_computer|au:inst6|Add1~25                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~26                                                                              ; |small_computer|au:inst6|Add1~26                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~27                                                                              ; |small_computer|au:inst6|Add1~27                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~28                                                                              ; |small_computer|au:inst6|Add1~28                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~29                                                                              ; |small_computer|au:inst6|Add1~29                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~30                                                                              ; |small_computer|au:inst6|Add1~30                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~31                                                                              ; |small_computer|au:inst6|Add1~31                                                                        ; out0             ;
; |small_computer|au:inst6|Add1~32                                                                              ; |small_computer|au:inst6|Add1~32                                                                        ; out0             ;
; |small_computer|au:inst6|Add2~0                                                                               ; |small_computer|au:inst6|Add2~0                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~1                                                                               ; |small_computer|au:inst6|Add2~1                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~2                                                                               ; |small_computer|au:inst6|Add2~2                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~3                                                                               ; |small_computer|au:inst6|Add2~3                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~4                                                                               ; |small_computer|au:inst6|Add2~4                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~5                                                                               ; |small_computer|au:inst6|Add2~5                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~6                                                                               ; |small_computer|au:inst6|Add2~6                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~7                                                                               ; |small_computer|au:inst6|Add2~7                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~8                                                                               ; |small_computer|au:inst6|Add2~8                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~9                                                                               ; |small_computer|au:inst6|Add2~9                                                                         ; out0             ;
; |small_computer|au:inst6|Add2~10                                                                              ; |small_computer|au:inst6|Add2~10                                                                        ; out0             ;
; |small_computer|au:inst6|Add2~11                                                                              ; |small_computer|au:inst6|Add2~11                                                                        ; out0             ;
; |small_computer|au:inst6|Add2~12                                                                              ; |small_computer|au:inst6|Add2~12                                                                        ; out0             ;
; |small_computer|mux3_1:inst3|Equal0~0                                                                         ; |small_computer|mux3_1:inst3|Equal0~0                                                                   ; out0             ;
; |small_computer|mux3_1:inst3|Equal1~0                                                                         ; |small_computer|mux3_1:inst3|Equal1~0                                                                   ; out0             ;
; |small_computer|ins_decode:inst11|Equal0~0                                                                    ; |small_computer|ins_decode:inst11|Equal0~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal1~0                                                                    ; |small_computer|ins_decode:inst11|Equal1~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal2~0                                                                    ; |small_computer|ins_decode:inst11|Equal2~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal3~0                                                                    ; |small_computer|ins_decode:inst11|Equal3~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal4~0                                                                    ; |small_computer|ins_decode:inst11|Equal4~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal5~0                                                                    ; |small_computer|ins_decode:inst11|Equal5~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal6~0                                                                    ; |small_computer|ins_decode:inst11|Equal6~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal7~0                                                                    ; |small_computer|ins_decode:inst11|Equal7~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal8~0                                                                    ; |small_computer|ins_decode:inst11|Equal8~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal9~0                                                                    ; |small_computer|ins_decode:inst11|Equal9~0                                                              ; out0             ;
; |small_computer|ins_decode:inst11|Equal10~0                                                                   ; |small_computer|ins_decode:inst11|Equal10~0                                                             ; out0             ;
; |small_computer|au:inst6|Equal0~0                                                                             ; |small_computer|au:inst6|Equal0~0                                                                       ; out0             ;
; |small_computer|au:inst6|Equal1~0                                                                             ; |small_computer|au:inst6|Equal1~0                                                                       ; out0             ;
; |small_computer|au:inst6|Equal2~0                                                                             ; |small_computer|au:inst6|Equal2~0                                                                       ; out0             ;
; |small_computer|au:inst6|Equal3~0                                                                             ; |small_computer|au:inst6|Equal3~0                                                                       ; out0             ;
; |small_computer|au:inst6|Equal4~0                                                                             ; |small_computer|au:inst6|Equal4~0                                                                       ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~4                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~4                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~12                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~12                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst5|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~4                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~4                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~12                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~12                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~4                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~4                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~12                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~12                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~4                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~4                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~12                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~12                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst5|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~0                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~0                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0                         ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~1                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~1                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~2                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~2                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~3                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~3                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~4                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~4                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~5                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~5                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~6                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~6                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~7                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~7                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~8                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~8                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~9                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~9                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~10                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~10                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~11                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~11                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~12                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~12                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~13                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~13                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~14                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~14                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~15                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~15                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~16                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~16                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~17                                     ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~17                               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1                         ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1                   ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]                           ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]                     ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~0                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~0                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0                          ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~0                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~0                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0                          ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~0                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~0                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0                          ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~0                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~0                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0                          ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]                      ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~1                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~1                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~2                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~2                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~3                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~3                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~4                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~4                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~5                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~5                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~6                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~6                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~7                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~7                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~8                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~8                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~9                                       ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~9                                 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~10                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~10                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~11                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~11                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~12                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~12                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~13                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~13                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~14                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~14                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~15                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~15                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~16                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~16                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~17                                      ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~17                                ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1                          ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1                    ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]                            ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]                      ; out0             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |small_computer|OUTPUT[1]                                                             ; |small_computer|OUTPUT[1]                                                             ; pin_out          ;
; |small_computer|inst10[1]                                                             ; |small_computer|inst10[1]                                                             ; out              ;
; |small_computer|inst9[7]                                                              ; |small_computer|inst9[7]                                                              ; out              ;
; |small_computer|inst9[6]                                                              ; |small_computer|inst9[6]                                                              ; out              ;
; |small_computer|inst9[5]                                                              ; |small_computer|inst9[5]                                                              ; out              ;
; |small_computer|inst9[4]                                                              ; |small_computer|inst9[4]                                                              ; out              ;
; |small_computer|inst9[3]                                                              ; |small_computer|inst9[3]                                                              ; out              ;
; |small_computer|inst9[2]                                                              ; |small_computer|inst9[2]                                                              ; out              ;
; |small_computer|inst9[1]                                                              ; |small_computer|inst9[1]                                                              ; out              ;
; |small_computer|INPUT[7]                                                              ; |small_computer|INPUT[7]                                                              ; out              ;
; |small_computer|INPUT[6]                                                              ; |small_computer|INPUT[6]                                                              ; out              ;
; |small_computer|INPUT[5]                                                              ; |small_computer|INPUT[5]                                                              ; out              ;
; |small_computer|INPUT[4]                                                              ; |small_computer|INPUT[4]                                                              ; out              ;
; |small_computer|INPUT[3]                                                              ; |small_computer|INPUT[3]                                                              ; out              ;
; |small_computer|INPUT[2]                                                              ; |small_computer|INPUT[2]                                                              ; out              ;
; |small_computer|INPUT[1]                                                              ; |small_computer|INPUT[1]                                                              ; out              ;
; |small_computer|INPUT[0]                                                              ; |small_computer|INPUT[0]                                                              ; out              ;
; |small_computer|mux3_1:inst3|y~0                                                      ; |small_computer|mux3_1:inst3|y~0                                                      ; out              ;
; |small_computer|mux3_1:inst3|y~1                                                      ; |small_computer|mux3_1:inst3|y~1                                                      ; out              ;
; |small_computer|mux3_1:inst3|y[7]                                                     ; |small_computer|mux3_1:inst3|y[7]                                                     ; out              ;
; |small_computer|mux3_1:inst3|y[6]                                                     ; |small_computer|mux3_1:inst3|y[6]                                                     ; out              ;
; |small_computer|pc:inst2|temp~0                                                       ; |small_computer|pc:inst2|temp~0                                                       ; out              ;
; |small_computer|pc:inst2|temp~1                                                       ; |small_computer|pc:inst2|temp~1                                                       ; out              ;
; |small_computer|pc:inst2|temp~8                                                       ; |small_computer|pc:inst2|temp~8                                                       ; out              ;
; |small_computer|pc:inst2|temp~9                                                       ; |small_computer|pc:inst2|temp~9                                                       ; out              ;
; |small_computer|pc:inst2|temp[6]                                                      ; |small_computer|pc:inst2|temp[6]                                                      ; regout           ;
; |small_computer|pc:inst2|temp[7]                                                      ; |small_computer|pc:inst2|temp[7]                                                      ; regout           ;
; |small_computer|reg_group:inst5|r0[4]                                                 ; |small_computer|reg_group:inst5|r0[4]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[1]                                                 ; |small_computer|reg_group:inst5|r1[1]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[5]                                                 ; |small_computer|reg_group:inst5|r1[5]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[6]                                                 ; |small_computer|reg_group:inst5|r1[6]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[7]                                                 ; |small_computer|reg_group:inst5|r1[7]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[1]                                                 ; |small_computer|reg_group:inst5|r2[1]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[2]                                                 ; |small_computer|reg_group:inst5|r2[2]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[3]                                                 ; |small_computer|reg_group:inst5|r2[3]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[4]                                                 ; |small_computer|reg_group:inst5|r2[4]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[5]                                                 ; |small_computer|reg_group:inst5|r2[5]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[6]                                                 ; |small_computer|reg_group:inst5|r2[6]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[7]                                                 ; |small_computer|reg_group:inst5|r2[7]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[2]                                                 ; |small_computer|reg_group:inst5|r3[2]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[5]                                                 ; |small_computer|reg_group:inst5|r3[5]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[6]                                                 ; |small_computer|reg_group:inst5|r3[6]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[7]                                                 ; |small_computer|reg_group:inst5|r3[7]                                                 ; regout           ;
; |small_computer|ins_decode:inst11|HappyNewYear~0                                      ; |small_computer|ins_decode:inst11|HappyNewYear~0                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~2                                      ; |small_computer|ins_decode:inst11|HappyNewYear~2                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~5                                      ; |small_computer|ins_decode:inst11|HappyNewYear~5                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~9                                      ; |small_computer|ins_decode:inst11|HappyNewYear~9                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~14                                     ; |small_computer|ins_decode:inst11|HappyNewYear~14                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~20                                     ; |small_computer|ins_decode:inst11|HappyNewYear~20                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~27                                     ; |small_computer|ins_decode:inst11|HappyNewYear~27                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~35                                     ; |small_computer|ins_decode:inst11|HappyNewYear~35                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~44                                     ; |small_computer|ins_decode:inst11|HappyNewYear~44                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~54                                     ; |small_computer|ins_decode:inst11|HappyNewYear~54                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~65                                     ; |small_computer|ins_decode:inst11|HappyNewYear~65                                     ; out              ;
; |small_computer|ins_decode:inst11|halt                                                ; |small_computer|ins_decode:inst11|halt                                                ; out              ;
; |small_computer|pc:inst2|Add0~9                                                       ; |small_computer|pc:inst2|Add0~9                                                       ; out0             ;
; |small_computer|pc:inst2|Add0~10                                                      ; |small_computer|pc:inst2|Add0~10                                                      ; out0             ;
; |small_computer|pc:inst2|Add0~11                                                      ; |small_computer|pc:inst2|Add0~11                                                      ; out0             ;
; |small_computer|pc:inst2|Add0~12                                                      ; |small_computer|pc:inst2|Add0~12                                                      ; out0             ;
; |small_computer|au:inst6|Add0~24                                                      ; |small_computer|au:inst6|Add0~24                                                      ; out0             ;
; |small_computer|ins_decode:inst11|Equal11~0                                           ; |small_computer|ins_decode:inst11|Equal11~0                                           ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |small_computer|OUTPUT[7]                                                             ; |small_computer|OUTPUT[7]                                                             ; pin_out          ;
; |small_computer|OUTPUT[6]                                                             ; |small_computer|OUTPUT[6]                                                             ; pin_out          ;
; |small_computer|inst10[7]                                                             ; |small_computer|inst10[7]                                                             ; out              ;
; |small_computer|inst10[6]                                                             ; |small_computer|inst10[6]                                                             ; out              ;
; |small_computer|inst9[0]                                                              ; |small_computer|inst9[0]                                                              ; out              ;
; |small_computer|INPUT[7]                                                              ; |small_computer|INPUT[7]                                                              ; out              ;
; |small_computer|INPUT[6]                                                              ; |small_computer|INPUT[6]                                                              ; out              ;
; |small_computer|INPUT[5]                                                              ; |small_computer|INPUT[5]                                                              ; out              ;
; |small_computer|INPUT[4]                                                              ; |small_computer|INPUT[4]                                                              ; out              ;
; |small_computer|INPUT[3]                                                              ; |small_computer|INPUT[3]                                                              ; out              ;
; |small_computer|INPUT[2]                                                              ; |small_computer|INPUT[2]                                                              ; out              ;
; |small_computer|INPUT[1]                                                              ; |small_computer|INPUT[1]                                                              ; out              ;
; |small_computer|INPUT[0]                                                              ; |small_computer|INPUT[0]                                                              ; out              ;
; |small_computer|mux3_1:inst3|y~0                                                      ; |small_computer|mux3_1:inst3|y~0                                                      ; out              ;
; |small_computer|mux3_1:inst3|y~1                                                      ; |small_computer|mux3_1:inst3|y~1                                                      ; out              ;
; |small_computer|mux3_1:inst3|y[7]                                                     ; |small_computer|mux3_1:inst3|y[7]                                                     ; out              ;
; |small_computer|mux3_1:inst3|y[6]                                                     ; |small_computer|mux3_1:inst3|y[6]                                                     ; out              ;
; |small_computer|pc:inst2|temp~0                                                       ; |small_computer|pc:inst2|temp~0                                                       ; out              ;
; |small_computer|pc:inst2|temp~1                                                       ; |small_computer|pc:inst2|temp~1                                                       ; out              ;
; |small_computer|pc:inst2|temp~8                                                       ; |small_computer|pc:inst2|temp~8                                                       ; out              ;
; |small_computer|pc:inst2|temp~9                                                       ; |small_computer|pc:inst2|temp~9                                                       ; out              ;
; |small_computer|pc:inst2|temp[6]                                                      ; |small_computer|pc:inst2|temp[6]                                                      ; regout           ;
; |small_computer|pc:inst2|temp[7]                                                      ; |small_computer|pc:inst2|temp[7]                                                      ; regout           ;
; |small_computer|reg_group:inst5|r0[4]                                                 ; |small_computer|reg_group:inst5|r0[4]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[1]                                                 ; |small_computer|reg_group:inst5|r1[1]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[5]                                                 ; |small_computer|reg_group:inst5|r1[5]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[6]                                                 ; |small_computer|reg_group:inst5|r1[6]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r1[7]                                                 ; |small_computer|reg_group:inst5|r1[7]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[0]                                                 ; |small_computer|reg_group:inst5|r2[0]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[1]                                                 ; |small_computer|reg_group:inst5|r2[1]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[2]                                                 ; |small_computer|reg_group:inst5|r2[2]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[3]                                                 ; |small_computer|reg_group:inst5|r2[3]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[4]                                                 ; |small_computer|reg_group:inst5|r2[4]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[5]                                                 ; |small_computer|reg_group:inst5|r2[5]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[6]                                                 ; |small_computer|reg_group:inst5|r2[6]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r2[7]                                                 ; |small_computer|reg_group:inst5|r2[7]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[2]                                                 ; |small_computer|reg_group:inst5|r3[2]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[5]                                                 ; |small_computer|reg_group:inst5|r3[5]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[6]                                                 ; |small_computer|reg_group:inst5|r3[6]                                                 ; regout           ;
; |small_computer|reg_group:inst5|r3[7]                                                 ; |small_computer|reg_group:inst5|r3[7]                                                 ; regout           ;
; |small_computer|ins_decode:inst11|HappyNewYear~0                                      ; |small_computer|ins_decode:inst11|HappyNewYear~0                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~2                                      ; |small_computer|ins_decode:inst11|HappyNewYear~2                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~5                                      ; |small_computer|ins_decode:inst11|HappyNewYear~5                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~9                                      ; |small_computer|ins_decode:inst11|HappyNewYear~9                                      ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~14                                     ; |small_computer|ins_decode:inst11|HappyNewYear~14                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~20                                     ; |small_computer|ins_decode:inst11|HappyNewYear~20                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~27                                     ; |small_computer|ins_decode:inst11|HappyNewYear~27                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~35                                     ; |small_computer|ins_decode:inst11|HappyNewYear~35                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~44                                     ; |small_computer|ins_decode:inst11|HappyNewYear~44                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~54                                     ; |small_computer|ins_decode:inst11|HappyNewYear~54                                     ; out              ;
; |small_computer|ins_decode:inst11|HappyNewYear~65                                     ; |small_computer|ins_decode:inst11|HappyNewYear~65                                     ; out              ;
; |small_computer|ins_decode:inst11|halt                                                ; |small_computer|ins_decode:inst11|halt                                                ; out              ;
; |small_computer|pc:inst2|Add0~9                                                       ; |small_computer|pc:inst2|Add0~9                                                       ; out0             ;
; |small_computer|pc:inst2|Add0~10                                                      ; |small_computer|pc:inst2|Add0~10                                                      ; out0             ;
; |small_computer|pc:inst2|Add0~11                                                      ; |small_computer|pc:inst2|Add0~11                                                      ; out0             ;
; |small_computer|pc:inst2|Add0~12                                                      ; |small_computer|pc:inst2|Add0~12                                                      ; out0             ;
; |small_computer|au:inst6|Add0~24                                                      ; |small_computer|au:inst6|Add0~24                                                      ; out0             ;
; |small_computer|ins_decode:inst11|Equal11~0                                           ; |small_computer|ins_decode:inst11|Equal11~0                                           ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst5|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; |small_computer|reg_group:inst5|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; |small_computer|reg_group:inst5|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |small_computer|reg_group:inst5|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; |small_computer|reg_group:inst5|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; |small_computer|reg_group:inst5|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |small_computer|reg_group:inst5|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 17 14:19:23 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off small_computer -c small_computer
Info: Using vector source file "E:/my_small_computer/my_small_computer/small_computer.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      87.47 %
Info: Number of transitions in simulation is 18161
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Dec 17 14:19:23 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


