
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	
Date:		Sat Sep 20 17:36:21 2025
Host:		ic22 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (16cores*64cpus*AMD EPYC 7282 16-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[17:36:21.214437] Configured Lic search path (20.02-s004): 5280@lshc:5280@lstc:26585@lshc::1717@lshc

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (385 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setDesignMode -process 7 -node N7
##  Process: 7             (User Set)               
##     Node: N7            (User Set)           
Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/asap7_tech_4x_201209.lef ../lef/asap7sc7p5t_28_L_4x_220121a.lef ../lef/asap7sc7p5t_28_SL_4x_220121a.lef}
<CMD> set init_verilog ../design/misty.v
<CMD> set init_mmmc_file ../scripts/mmmc.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=09/20 17:38:17, mem=735.7M)
#% End Load MMMC data ... (date=09/20 17:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=736.1M, current mem=736.1M)
rc_typ_25

Loading LEF file ../lef/asap7_tech_4x_201209.lef ...

Loading LEF file ../lef/asap7sc7p5t_28_L_4x_220121a.lef ...
Set DBUPerIGU to M1 pitch 576.

Loading LEF file ../lef/asap7sc7p5t_28_SL_4x_220121a.lef ...

viaInitial starts at Sat Sep 20 17:38:17 2025
viaInitial ends at Sat Sep 20 17:38:17 2025
Loading view definition file from ../scripts/mmmc.view
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib.
Read 42 cells in library asap7sc7p5t_AO_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib.
Read 37 cells in library asap7sc7p5t_INVBUF_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib.
Read 34 cells in library asap7sc7p5t_OA_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib.
Read 33 cells in library asap7sc7p5t_SEQ_LVT_TT_nldm_220123.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
Read 56 cells in library asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib.
Read 42 cells in library asap7sc7p5t_AO_SLVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib.
Read 37 cells in library asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib.
Read 34 cells in library asap7sc7p5t_OA_SLVT_TT_nldm_211120.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib.
Read 33 cells in library asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.
Reading tc timing library /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025F/VLSIPDA202510/g114062645/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 14287)
Read 56 cells in library asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.
Library reading multithread flow ended.
*** End library_loading (cpu=0.12min, real=0.03min, mem=93.0M, fe_cpu=0.49min, fe_real=1.97min, fe_mem=1119.4M) ***
#% Begin Load netlist data ... (date=09/20 17:38:19, mem=790.2M)
*** Begin netlist parsing (mem=1119.4M) ***
Created 404 new cells from 10 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design/misty.v'

*** Memory Usage v#1 (Current mem = 1119.383M, initial mem = 387.363M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1119.4M) ***
#% End Load netlist data ... (date=09/20 17:38:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=803.8M, current mem=803.8M)
Top level cell is misty.
Hooked 404 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell misty ...
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 864.
** info: there are 425 modules.
** info: there are 10558 stdCell insts.

*** Memory Usage v#1 (Current mem = 1142.797M, initial mem = 387.363M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:03.1 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_tc
    RC-Corner Name        : rc_typ_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../sdc/misty.sdc' ...
Current (total cpu=0:00:33.2, real=0:02:02, peak res=1490.2M, current mem=1127.6M)
misty
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/misty.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../sdc/misty.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1145.0M, current mem=1145.0M)
Current (total cpu=0:00:33.3, real=0:02:02, peak res=1490.2M, current mem=1145.0M)
Total number of combinational cells: 338
Total number of sequential cells: 66
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
Total number of usable inverters: 42
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HB3xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
Total number of identified usable delay cells: 5
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
view_tc
#% Begin Load MMMC data post ... (date=09/20 17:38:23, mem=1166.2M)
#% End Load MMMC data post ... (date=09/20 17:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.2M, current mem=1166.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> setDesignMode -topRoutingLayer 7
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site asap7sc7p5t -r 1.0 0.66 6.22 6.22 6.22 6.22
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
invalid command name "innovus>"
<CMD> add_tracks -snap_m1_track_to_cell_pins
Start create_tracks
<CMD> add_tracks -mode replace -offsets {M5 vertical 0}
Start create_tracks
<CMD> deleteAllFPObjects
There is no pin guide defined.
**WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
There is no pin blockage which matches the wildcard name [*].
<CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
Multithreaded Timing Analysis is initialized with 8 threads

Estimated cell power/ground rail width = 0.135 um
For 2142 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 2142 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.72 -pin {{data_in[0]} {data_in[1]} {data_in[2]} {data_in[3]} {data_in[4]} {data_in[5]} {data_in[6]} {data_in[7]} {data_in[8]} {data_in[9]} {data_in[10]} {data_in[11]} {data_in[12]} {data_in[13]} {data_in[14]} {data_in[15]} {data_in[16]} {data_in[17]} {data_in[18]} {data_in[19]} {data_in[20]} {data_in[21]} {data_in[22]} {data_in[23]} {data_in[24]} {data_in[25]} {data_in[26]} {data_in[27]} {data_in[28]} {data_in[29]} {data_in[30]} {data_in[31]} {data_in[32]} {data_in[33]} {data_in[34]} {data_in[35]} {data_in[36]} {data_in[37]} {data_in[38]} {data_in[39]} {data_in[40]} {data_in[41]} {data_in[42]} {data_in[43]} {data_in[44]} {data_in[45]} {data_in[46]} {data_in[47]} {data_in[48]} {data_in[49]} {data_in[50]} {data_in[51]} {data_in[52]} {data_in[53]} {data_in[54]} {data_in[55]} {data_in[56]} {data_in[57]} {data_in[58]} {data_in[59]} {data_in[60]} {data_in[61]} {data_in[62]} {data_in[63]} {data_in[64]} {data_in[65]} {data_in[66]} {data_in[67]} {data_in[68]} {data_in[69]} {data_in[70]} {data_in[71]} {data_in[72]} {data_in[73]} {data_in[74]} {data_in[75]} {data_in[76]} {data_in[77]} {data_in[78]} {data_in[79]} {data_in[80]} {data_in[81]} {data_in[82]} {data_in[83]} {data_in[84]} {data_in[85]} {data_in[86]} {data_in[87]} {data_in[88]} {data_in[89]} {data_in[90]} {data_in[91]} {data_in[92]} {data_in[93]} {data_in[94]} {data_in[95]} {data_in[96]} {data_in[97]} {data_in[98]} {data_in[99]} {data_in[100]} {data_in[101]} {data_in[102]} {data_in[103]} {data_in[104]} {data_in[105]} {data_in[106]} {data_in[107]} {data_in[108]} {data_in[109]} {data_in[110]} {data_in[111]} {data_in[112]} {data_in[113]} {data_in[114]} {data_in[115]} {data_in[116]} {data_in[117]} {data_in[118]} {data_in[119]} {data_in[120]} {data_in[121]} {data_in[122]} {data_in[123]} {data_in[124]} {data_in[125]} {data_in[126]} {data_in[127]} clk nreset data_rdy key_rdy EncDec}
**WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
Successfully spread [133] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1806.0M).
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.576 -pin {{data_out[0]} {data_out[1]} {data_out[2]} {data_out[3]} {data_out[4]} {data_out[5]} {data_out[6]} {data_out[7]} {data_out[8]} {data_out[9]} {data_out[10]} {data_out[11]} {data_out[12]} {data_out[13]} {data_out[14]} {data_out[15]} {data_out[16]} {data_out[17]} {data_out[18]} {data_out[19]} {data_out[20]} {data_out[21]} {data_out[22]} {data_out[23]} {data_out[24]} {data_out[25]} {data_out[26]} {data_out[27]} {data_out[28]} {data_out[29]} {data_out[30]} {data_out[31]} data_valid key_valid busy {data_out[32]} {data_out[33]} {data_out[34]} {data_out[35]} {data_out[36]} {data_out[37]} {data_out[38]} {data_out[39]} {data_out[40]} {data_out[41]} {data_out[42]} {data_out[43]} {data_out[44]} {data_out[45]} {data_out[46]} {data_out[47]} {data_out[48]} {data_out[49]} {data_out[50]} {data_out[51]} {data_out[52]} {data_out[53]} {data_out[54]} {data_out[55]} {data_out[56]} {data_out[57]} {data_out[58]} {data_out[59]} {data_out[60]} {data_out[61]} {data_out[62]} {data_out[63]} data_valid key_valid busy}
**WARN: (IMPPTN-3040):	Duplicate pin data_valid found in pin list. Ignoring the pin.
**WARN: (IMPPTN-3040):	Duplicate pin key_valid found in pin list. Ignoring the pin.
**WARN: (IMPPTN-3040):	Duplicate pin busy found in pin list. Ignoring the pin.
Successfully spread [67] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1806.0M).
<CMD> editPin -snap TRACK -pin *
Updated attributes of 200 pin(s) of partition misty
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1806.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=09/20 17:40:09, mem=1367.9M)

Start pin legalization for the partition [misty]:
Moving Pin [data_out[63]] to LEGAL location ( 178.272   70.092 4 )
Moving Pin [data_out[62]] to LEGAL location ( 178.272   70.668 2 )
Moving Pin [data_out[61]] to LEGAL location ( 178.272   71.316 2 )
Moving Pin [data_out[60]] to LEGAL location ( 178.272   71.892 2 )
Moving Pin [data_out[59]] to LEGAL location ( 178.272   72.396 2 )
Moving Pin [data_out[58]] to LEGAL location ( 178.272   72.972 2 )
Moving Pin [data_out[57]] to LEGAL location ( 178.272   73.620 2 )
Moving Pin [data_out[56]] to LEGAL location ( 178.272   74.196 2 )
Moving Pin [data_out[55]] to LEGAL location ( 178.272   74.700 2 )
Moving Pin [data_out[54]] to LEGAL location ( 178.272   75.276 2 )
Moving Pin [data_out[53]] to LEGAL location ( 178.272   75.924 2 )
Moving Pin [data_out[52]] to LEGAL location ( 178.272   76.428 4 )
Moving Pin [data_out[51]] to LEGAL location ( 178.272   77.004 2 )
Moving Pin [data_out[50]] to LEGAL location ( 178.272   77.616 2 )
Moving Pin [data_out[49]] to LEGAL location ( 178.272   78.228 2 )
Moving Pin [data_out[48]] to LEGAL location ( 178.272   78.732 4 )
Moving Pin [data_out[47]] to LEGAL location ( 178.272   79.308 2 )
Moving Pin [data_out[46]] to LEGAL location ( 178.272   79.956 2 )
Moving Pin [data_out[45]] to LEGAL location ( 178.272   80.532 2 )
Moving Pin [data_out[44]] to LEGAL location ( 178.272   81.036 2 )
Moving Pin [data_out[43]] to LEGAL location ( 178.272   81.612 2 )
Moving Pin [data_out[42]] to LEGAL location ( 178.272   82.260 2 )
Moving Pin [data_out[41]] to LEGAL location ( 178.272   82.836 2 )
Moving Pin [data_out[40]] to LEGAL location ( 178.272   83.340 2 )
Moving Pin [data_out[39]] to LEGAL location ( 178.272   83.916 2 )
Moving Pin [data_out[38]] to LEGAL location ( 178.272   84.564 2 )
Moving Pin [data_out[37]] to LEGAL location ( 178.272   85.068 4 )
Moving Pin [data_out[36]] to LEGAL location ( 178.272   85.644 2 )
Moving Pin [data_out[35]] to LEGAL location ( 178.272   86.256 2 )
Moving Pin [data_out[34]] to LEGAL location ( 178.272   86.868 2 )
Moving Pin [data_out[33]] to LEGAL location ( 178.272   87.372 4 )
Moving Pin [data_out[32]] to LEGAL location ( 178.272   87.948 2 )
Moving Pin [data_out[31]] to LEGAL location ( 178.272   90.252 2 )
Moving Pin [data_out[30]] to LEGAL location ( 178.272   90.900 2 )
Moving Pin [data_out[29]] to LEGAL location ( 178.272   91.476 2 )
Moving Pin [data_out[28]] to LEGAL location ( 178.272   91.980 2 )
Moving Pin [data_out[27]] to LEGAL location ( 178.272   92.556 2 )
Moving Pin [data_out[26]] to LEGAL location ( 178.272   93.204 2 )
Moving Pin [data_out[25]] to LEGAL location ( 178.272   93.708 4 )
Moving Pin [data_out[24]] to LEGAL location ( 178.272   94.284 2 )
Moving Pin [data_out[23]] to LEGAL location ( 178.272   94.896 2 )
Moving Pin [data_out[22]] to LEGAL location ( 178.272   95.508 2 )
Moving Pin [data_out[21]] to LEGAL location ( 178.272   96.012 4 )
Moving Pin [data_out[20]] to LEGAL location ( 178.272   96.588 2 )
Moving Pin [data_out[19]] to LEGAL location ( 178.272   97.236 2 )
Moving Pin [data_out[18]] to LEGAL location ( 178.272   97.812 2 )
Moving Pin [data_out[17]] to LEGAL location ( 178.272   98.316 2 )
Moving Pin [data_out[16]] to LEGAL location ( 178.272   98.892 2 )
Moving Pin [data_out[15]] to LEGAL location ( 178.272   99.540 2 )
Moving Pin [data_out[14]] to LEGAL location ( 178.272  100.116 2 )
Moving Pin [data_out[13]] to LEGAL location ( 178.272  100.620 2 )
Moving Pin [data_out[12]] to LEGAL location ( 178.272  101.196 2 )
Moving Pin [data_out[11]] to LEGAL location ( 178.272  101.844 2 )
Moving Pin [data_out[10]] to LEGAL location ( 178.272  102.348 4 )
Moving Pin [data_out[9]] to LEGAL location ( 178.272  102.924 2 )
Moving Pin [data_out[8]] to LEGAL location ( 178.272  103.536 2 )
Moving Pin [data_out[7]] to LEGAL location ( 178.272  104.148 2 )
Moving Pin [data_out[6]] to LEGAL location ( 178.272  104.652 4 )
Moving Pin [data_out[5]] to LEGAL location ( 178.272  105.228 2 )
Moving Pin [data_out[4]] to LEGAL location ( 178.272  105.876 2 )
Moving Pin [data_out[3]] to LEGAL location ( 178.272  106.452 2 )
Moving Pin [data_out[2]] to LEGAL location ( 178.272  106.956 2 )
Moving Pin [data_out[1]] to LEGAL location ( 178.272  107.532 2 )
Moving Pin [data_out[0]] to LEGAL location ( 178.272  108.180 2 )
Moving Pin [data_valid] to LEGAL location ( 178.272   89.676 2 )
Moving Pin [key_valid] to LEGAL location ( 178.272   89.172 2 )
Moving Pin [busy] to LEGAL location ( 178.272   88.596 2 )
Moving Pin [clk] to LEGAL location (   0.000  133.452 2 )
Moving Pin [nreset] to LEGAL location (   0.000  134.220 4 )
Moving Pin [data_rdy] to LEGAL location (   0.000  134.988 4 )
Moving Pin [key_rdy] to LEGAL location (   0.000  135.612 2 )
Moving Pin [EncDec] to LEGAL location (   0.000  136.404 2 )
Moving Pin [data_in[127]] to LEGAL location (   0.000  132.696 2 )
Moving Pin [data_in[126]] to LEGAL location (   0.000  132.084 2 )
Moving Pin [data_in[125]] to LEGAL location (   0.000  131.340 4 )
Moving Pin [data_in[124]] to LEGAL location (   0.000  130.572 4 )
Moving Pin [data_in[123]] to LEGAL location (   0.000  129.924 2 )
Moving Pin [data_in[122]] to LEGAL location (   0.000  129.132 2 )
Moving Pin [data_in[121]] to LEGAL location (   0.000  128.460 4 )
Moving Pin [data_in[120]] to LEGAL location (   0.000  127.764 2 )
Moving Pin [data_in[119]] to LEGAL location (   0.000  126.972 2 )
Moving Pin [data_in[118]] to LEGAL location (   0.000  126.348 4 )
Moving Pin [data_in[117]] to LEGAL location (   0.000  125.580 4 )
Moving Pin [data_in[116]] to LEGAL location (   0.000  124.812 2 )
Moving Pin [data_in[115]] to LEGAL location (   0.000  124.056 2 )
Moving Pin [data_in[114]] to LEGAL location (   0.000  123.444 2 )
Moving Pin [data_in[113]] to LEGAL location (   0.000  122.700 4 )
Moving Pin [data_in[112]] to LEGAL location (   0.000  121.932 4 )
Moving Pin [data_in[111]] to LEGAL location (   0.000  121.284 2 )
Moving Pin [data_in[110]] to LEGAL location (   0.000  120.492 2 )
Moving Pin [data_in[109]] to LEGAL location (   0.000  119.820 4 )
Moving Pin [data_in[108]] to LEGAL location (   0.000  119.124 2 )
Moving Pin [data_in[107]] to LEGAL location (   0.000  118.332 2 )
Moving Pin [data_in[106]] to LEGAL location (   0.000  117.708 4 )
Moving Pin [data_in[105]] to LEGAL location (   0.000  116.940 4 )
Moving Pin [data_in[104]] to LEGAL location (   0.000  116.172 2 )
Moving Pin [data_in[103]] to LEGAL location (   0.000  115.416 2 )
Moving Pin [data_in[102]] to LEGAL location (   0.000  114.804 2 )
Moving Pin [data_in[101]] to LEGAL location (   0.000  114.060 4 )
Moving Pin [data_in[100]] to LEGAL location (   0.000  113.292 4 )
Moving Pin [data_in[99]] to LEGAL location (   0.000  112.644 2 )
Moving Pin [data_in[98]] to LEGAL location (   0.000  111.852 2 )
Moving Pin [data_in[97]] to LEGAL location (   0.000  111.180 4 )
Moving Pin [data_in[96]] to LEGAL location (   0.000  110.484 2 )
Moving Pin [data_in[95]] to LEGAL location (   0.000  109.692 2 )
Moving Pin [data_in[94]] to LEGAL location (   0.000  109.068 4 )
Moving Pin [data_in[93]] to LEGAL location (   0.000  108.300 4 )
Moving Pin [data_in[92]] to LEGAL location (   0.000  107.532 2 )
Moving Pin [data_in[91]] to LEGAL location (   0.000  106.776 2 )
Moving Pin [data_in[90]] to LEGAL location (   0.000  106.164 2 )
Moving Pin [data_in[89]] to LEGAL location (   0.000  105.420 4 )
Moving Pin [data_in[88]] to LEGAL location (   0.000  104.652 4 )
Moving Pin [data_in[87]] to LEGAL location (   0.000  104.004 2 )
Moving Pin [data_in[86]] to LEGAL location (   0.000  103.212 2 )
Moving Pin [data_in[85]] to LEGAL location (   0.000  102.540 4 )
Moving Pin [data_in[84]] to LEGAL location (   0.000  101.844 2 )
Moving Pin [data_in[83]] to LEGAL location (   0.000  101.052 2 )
Moving Pin [data_in[82]] to LEGAL location (   0.000  100.428 4 )
Moving Pin [data_in[81]] to LEGAL location (   0.000   99.660 4 )
Moving Pin [data_in[80]] to LEGAL location (   0.000   98.892 2 )
Moving Pin [data_in[79]] to LEGAL location (   0.000   98.136 2 )
Moving Pin [data_in[78]] to LEGAL location (   0.000   97.524 2 )
Moving Pin [data_in[77]] to LEGAL location (   0.000   96.780 4 )
Moving Pin [data_in[76]] to LEGAL location (   0.000   96.012 4 )
Moving Pin [data_in[75]] to LEGAL location (   0.000   95.364 2 )
Moving Pin [data_in[74]] to LEGAL location (   0.000   94.572 2 )
Moving Pin [data_in[73]] to LEGAL location (   0.000   93.900 4 )
Moving Pin [data_in[72]] to LEGAL location (   0.000   93.204 2 )
Moving Pin [data_in[71]] to LEGAL location (   0.000   92.412 2 )
Moving Pin [data_in[70]] to LEGAL location (   0.000   91.788 4 )
Moving Pin [data_in[69]] to LEGAL location (   0.000   91.020 4 )
Moving Pin [data_in[68]] to LEGAL location (   0.000   90.252 2 )
Moving Pin [data_in[67]] to LEGAL location (   0.000   89.496 2 )
Moving Pin [data_in[66]] to LEGAL location (   0.000   88.884 2 )
Moving Pin [data_in[65]] to LEGAL location (   0.000   88.140 4 )
Moving Pin [data_in[64]] to LEGAL location (   0.000   87.372 4 )
Moving Pin [data_in[63]] to LEGAL location (   0.000   86.724 2 )
Moving Pin [data_in[62]] to LEGAL location (   0.000   85.932 2 )
Moving Pin [data_in[61]] to LEGAL location (   0.000   85.260 4 )
Moving Pin [data_in[60]] to LEGAL location (   0.000   84.564 2 )
Moving Pin [data_in[59]] to LEGAL location (   0.000   83.772 2 )
Moving Pin [data_in[58]] to LEGAL location (   0.000   83.148 4 )
Moving Pin [data_in[57]] to LEGAL location (   0.000   82.380 4 )
Moving Pin [data_in[56]] to LEGAL location (   0.000   81.612 2 )
Moving Pin [data_in[55]] to LEGAL location (   0.000   80.856 2 )
Moving Pin [data_in[54]] to LEGAL location (   0.000   80.244 2 )
Moving Pin [data_in[53]] to LEGAL location (   0.000   79.500 4 )
Moving Pin [data_in[52]] to LEGAL location (   0.000   78.732 4 )
Moving Pin [data_in[51]] to LEGAL location (   0.000   78.084 2 )
Moving Pin [data_in[50]] to LEGAL location (   0.000   77.292 2 )
Moving Pin [data_in[49]] to LEGAL location (   0.000   76.620 4 )
Moving Pin [data_in[48]] to LEGAL location (   0.000   75.924 2 )
Moving Pin [data_in[47]] to LEGAL location (   0.000   75.132 2 )
Moving Pin [data_in[46]] to LEGAL location (   0.000   74.508 4 )
Moving Pin [data_in[45]] to LEGAL location (   0.000   73.740 4 )
Moving Pin [data_in[44]] to LEGAL location (   0.000   72.972 2 )
Moving Pin [data_in[43]] to LEGAL location (   0.000   72.216 2 )
Moving Pin [data_in[42]] to LEGAL location (   0.000   71.604 2 )
Moving Pin [data_in[41]] to LEGAL location (   0.000   70.860 4 )
Moving Pin [data_in[40]] to LEGAL location (   0.000   70.092 4 )
Moving Pin [data_in[39]] to LEGAL location (   0.000   69.444 2 )
Moving Pin [data_in[38]] to LEGAL location (   0.000   68.652 2 )
Moving Pin [data_in[37]] to LEGAL location (   0.000   67.980 4 )
Moving Pin [data_in[36]] to LEGAL location (   0.000   67.284 2 )
Moving Pin [data_in[35]] to LEGAL location (   0.000   66.492 2 )
Moving Pin [data_in[34]] to LEGAL location (   0.000   65.868 4 )
Moving Pin [data_in[33]] to LEGAL location (   0.000   65.100 4 )
Moving Pin [data_in[32]] to LEGAL location (   0.000   64.332 2 )
Moving Pin [data_in[31]] to LEGAL location (   0.000   63.576 2 )
Moving Pin [data_in[30]] to LEGAL location (   0.000   62.964 2 )
Moving Pin [data_in[29]] to LEGAL location (   0.000   62.220 4 )
Moving Pin [data_in[28]] to LEGAL location (   0.000   61.452 4 )
Moving Pin [data_in[27]] to LEGAL location (   0.000   60.804 2 )
Moving Pin [data_in[26]] to LEGAL location (   0.000   60.012 2 )
Moving Pin [data_in[25]] to LEGAL location (   0.000   59.340 4 )
Moving Pin [data_in[24]] to LEGAL location (   0.000   58.644 2 )
Moving Pin [data_in[23]] to LEGAL location (   0.000   57.852 2 )
Moving Pin [data_in[22]] to LEGAL location (   0.000   57.228 4 )
Moving Pin [data_in[21]] to LEGAL location (   0.000   56.460 4 )
Moving Pin [data_in[20]] to LEGAL location (   0.000   55.692 2 )
Moving Pin [data_in[19]] to LEGAL location (   0.000   54.936 2 )
Moving Pin [data_in[18]] to LEGAL location (   0.000   54.324 2 )
Moving Pin [data_in[17]] to LEGAL location (   0.000   53.580 4 )
Moving Pin [data_in[16]] to LEGAL location (   0.000   52.812 4 )
Moving Pin [data_in[15]] to LEGAL location (   0.000   52.164 2 )
Moving Pin [data_in[14]] to LEGAL location (   0.000   51.372 2 )
Moving Pin [data_in[13]] to LEGAL location (   0.000   50.700 4 )
Moving Pin [data_in[12]] to LEGAL location (   0.000   50.004 2 )
Moving Pin [data_in[11]] to LEGAL location (   0.000   49.212 2 )
Moving Pin [data_in[10]] to LEGAL location (   0.000   48.588 4 )
Moving Pin [data_in[9]] to LEGAL location (   0.000   47.820 4 )
Moving Pin [data_in[8]] to LEGAL location (   0.000   47.052 2 )
Moving Pin [data_in[7]] to LEGAL location (   0.000   46.296 2 )
Moving Pin [data_in[6]] to LEGAL location (   0.000   45.684 2 )
Moving Pin [data_in[5]] to LEGAL location (   0.000   44.940 4 )
Moving Pin [data_in[4]] to LEGAL location (   0.000   44.172 4 )
Moving Pin [data_in[3]] to LEGAL location (   0.000   43.524 2 )
Moving Pin [data_in[2]] to LEGAL location (   0.000   42.732 2 )
Moving Pin [data_in[1]] to LEGAL location (   0.000   42.060 4 )
Moving Pin [data_in[0]] to LEGAL location (   0.000   41.364 2 )
Summary report for top level: [misty] 
	Total Pads                         : 0
	Total Pins                         : 200
	Legally Assigned Pins              : 200
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
200 pin(s) of the Partition misty were legalized.
End pin legalization for the partition [misty].

#% End legalizePin (date=09/20 17:40:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=1367.9M, current mem=1297.5M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Pad -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M6 right M6} -width {top 2.176 bottom 2.176 left 2.176 right 2.176} -spacing {top 0.384 bottom 0.384 left 0.384 right 0.384} -offset {top 0.384 bottom 0.384 left 0.384 right 0.384} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1721.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M6   |        4       |       NA       |
|   V6   |        8       |        0       |
|   M7   |        4       |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
<CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VDD -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset -0.044 -stop_offset -0.044
#% Begin addStripe (date=09/20 17:41:15, mem=1301.8M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1720.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Stripe generation is complete.
addStripe created 77 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       77       |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=09/20 17:41:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.2M, current mem=1303.2M)
<CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VSS -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset 1.036 -stop_offset -0.044
#% Begin addStripe (date=09/20 17:41:15, mem=1303.2M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1720.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Stripe generation is complete.
addStripe created 77 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       77       |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=09/20 17:41:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1303.6M, current mem=1303.6M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -set_to_set_distance 12.960 -skip_via_on_pin Standardcell -stacked_via_top_layer Pad -spacing 0.360 -xleft_offset 0.360 -layer M3 -width 0.936 -nets {VDD VSS} -stacked_via_bottom_layer M2 -start_from left
#% Begin addStripe (date=09/20 17:41:15, mem=1303.6M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1720.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
*** Stripes and vias are being generated (current mem: 1720.289)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1720.289M)
  stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1720.289M)
Stripe generation is complete.
addStripe created 26 wires.
ViaGen created 2210 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V2   |      2002      |        0       |
|   M3   |       26       |       NA       |
|   V3   |       52       |        0       |
|   V4   |       52       |        0       |
|   V5   |       52       |        0       |
|   V6   |       52       |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=09/20 17:41:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1304.6M, current mem=1304.6M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -direction horizontal -set_to_set_distance 21.6 -skip_via_on_pin Standardcell -stacked_via_top_layer M7 -spacing 0.864 -layer M4 -width 0.864 -nets {VDD VSS} -stacked_via_bottom_layer M3 -start_from bottom
#% Begin addStripe (date=09/20 17:41:15, mem=1304.6M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1720.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1720.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
*** Stripes and vias are being generated (current mem: 1720.289)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1720.289M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1720.289M)
  stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1720.289M)
Stripe generation is complete.
addStripe created 16 wires.
ViaGen created 272 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |       208      |        0       |
|   M4   |       16       |       NA       |
|   V4   |       32       |        0       |
|   V5   |       32       |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=09/20 17:41:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1304.9M, current mem=1304.9M)
<CMD> setSrouteMode -reset
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { M1(1) M7(1) } -blockPinTarget { nearestTarget } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -deleteExistingRoutes -allowJogging 0 -crossoverViaLayerRange { M1(1) Pad(10) } -nets { VDD VSS } -allowLayerChange 0 -targetViaLayerRange { M1(1) Pad(10) }
#% Begin sroute (date=09/20 17:41:28, mem=1305.7M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
**WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
*** Begin SPECIAL ROUTE on Sat Sep 20 17:41:28 2025 ***
SPECIAL ROUTE ran on directory: /users/course/2025F/VLSIPDA202510/g114062645/HW1/run
SPECIAL ROUTE ran on machine: ic22 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 2.79Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteNoLayerChangeRoute set to true
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithDrcClean"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3243.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 424 macros, 156 used
Read in 2297 components
  2297 core components: 155 unplaced, 0 placed, 2142 fixed
Read in 200 physical pins
  200 physical pins: 0 unplaced, 200 placed, 0 fixed
Read in 200 nets
Read in 2 special nets, 2 routed
Read in 4794 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 7.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 0  open: 308
  Number of Followpin connections: 154
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3246.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 200 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
sroute created 154 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       154      |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End sroute (date=09/20 17:41:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=1316.1M, current mem=1316.1M)
<CMD> editPowerVia -add_vias 1 -orthogonal_only 0
#% Begin editPowerVia (date=09/20 17:41:28, mem=1316.1M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.

Multi-CPU acceleration using 8 CPU(s).
Clone Via Engine is enabled.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 165.46 x 0.86 at (89.06, 49.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (89.06, 49.54).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 165.46 x 0.86 at (89.06, 92.74).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (89.06, 92.74).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 165.46 x 0.86 at (89.06, 135.94).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (89.06, 135.94).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 165.60 x 0.86 at (89.14, 49.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (89.14, 49.54).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 165.60 x 0.86 at (89.14, 92.74).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (89.14, 92.74).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 165.60 x 0.86 at (89.14, 135.94).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (89.14, 135.94).
Type 'man IMPPP-528' for more detail.
ViaGen created 154 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |       154      |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:41:29, total cpu=0:00:00.4, real=0:00:00.0, peak res=1319.6M, current mem=1319.6M)
<CMD> place_opt_design
**INFO: User settings:
setDesignMode -bottomRoutingLayer    2
setDesignMode -node                  N7
setDesignMode -process               7
setDesignMode -topRoutingLayer       7
setExtractRCMode -coupling_c_th      3
setExtractRCMode -relative_c_th      0.03
setExtractRCMode -total_c_th         5
setDelayCalMode -engine              aae
setPlaceMode -place_detail_dpt_flow  true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:43.6/0:05:08.1 (0.1), mem = 1746.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:43.8/0:05:08.2 (0.1), mem = 1692.1M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1447 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 2142 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 5636 (60.5%) nets
3		: 1239 (13.3%) nets
4     -	14	: 2254 (24.2%) nets
15    -	39	: 149 (1.6%) nets
40    -	79	: 26 (0.3%) nets
80    -	159	: 12 (0.1%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=11324 (2142 fixed + 9182 movable) #buf cell=7 #inv cell=1133 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9316 #term=35389 #term/net=3.80, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=200
stdCell: 11324 single + 0 double + 0 multi
Total standard cell length = 15.9138 (mm), area = 0.0172 (mm^2)
Average module density = 0.615.
Density for the design = 0.615.
       = stdcell_area 69391 sites (16188 um^2) / alloc_area 112914 sites (26341 um^2).
Pin Density = 0.3020.
            = total # of pins 35389 / total area 117198.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.805e+04 (3.18e+04 6.27e+03)
              Est.  stn bbox = 4.107e+04 (3.42e+04 6.82e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1749.6M
Iteration  2: Total net bbox = 3.805e+04 (3.18e+04 6.27e+03)
              Est.  stn bbox = 4.107e+04 (3.42e+04 6.82e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1749.6M
*** Finished SKP initialization (cpu=0:00:07.0, real=0:00:04.0)***
Iteration  3: Total net bbox = 3.437e+04 (2.74e+04 6.99e+03)
              Est.  stn bbox = 3.913e+04 (3.09e+04 8.27e+03)
              cpu = 0:00:09.1 real = 0:00:04.0 mem = 2773.5M
Iteration  4: Total net bbox = 7.744e+04 (4.36e+04 3.38e+04)
              Est.  stn bbox = 9.109e+04 (5.07e+04 4.03e+04)
              cpu = 0:00:07.4 real = 0:00:02.0 mem = 2834.5M
Iteration  5: Total net bbox = 7.744e+04 (4.36e+04 3.38e+04)
              Est.  stn bbox = 9.109e+04 (5.07e+04 4.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2834.5M
Iteration  6: Total net bbox = 1.297e+05 (7.14e+04 5.83e+04)
              Est.  stn bbox = 1.566e+05 (8.52e+04 7.14e+04)
              cpu = 0:00:24.0 real = 0:00:05.0 mem = 2909.5M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration  7: Total net bbox = 1.542e+05 (8.48e+04 6.94e+04)
              Est.  stn bbox = 1.863e+05 (1.02e+05 8.48e+04)
              cpu = 0:00:28.0 real = 0:00:05.0 mem = 2685.5M
Iteration  8: Total net bbox = 1.542e+05 (8.48e+04 6.94e+04)
              Est.  stn bbox = 1.863e+05 (1.02e+05 8.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2685.5M
Iteration  9: Total net bbox = 1.634e+05 (9.07e+04 7.27e+04)
              Est.  stn bbox = 1.973e+05 (1.09e+05 8.87e+04)
              cpu = 0:00:52.7 real = 0:00:11.0 mem = 2677.7M
Iteration 10: Total net bbox = 1.634e+05 (9.07e+04 7.27e+04)
              Est.  stn bbox = 1.973e+05 (1.09e+05 8.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2677.7M
Iteration 11: Total net bbox = 1.479e+05 (7.76e+04 7.03e+04)
              Est.  stn bbox = 1.777e+05 (9.24e+04 8.54e+04)
              cpu = 0:01:16 real = 0:00:14.0 mem = 2677.7M
Iteration 12: Total net bbox = 1.479e+05 (7.76e+04 7.03e+04)
              Est.  stn bbox = 1.777e+05 (9.24e+04 8.54e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2677.7M
Iteration 13: Total net bbox = 1.479e+05 (7.76e+04 7.03e+04)
              Est.  stn bbox = 1.777e+05 (9.24e+04 8.54e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2677.7M
Finished Global Placement (cpu=0:03:18, real=0:00:42.0, mem=2677.7M)
Keep Tdgp Graph and DB for later use
Info: 7 clock gating cells identified, 0 (on average) moved 0/3
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:03 mem=2680.8M) ***
Total net bbox length = 1.479e+05 (7.761e+04 7.025e+04) (ext = 1.133e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9182 insts, mean move: 0.62 um, max move: 12.24 um 
	Max move on inst (randomize_FO_sched_FIi2_S9_a_g20812): (44.44, 158.60) --> (48.02, 167.26)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 2685.1MB
Summary Report:
Instances move: 9182 (out of 9182 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 12.24 um (Instance: randomize_FO_sched_FIi2_S9_a_g20812) (44.44, 158.603) -> (48.024, 167.256)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: OR2x2_ASAP7_75t_SL
Total net bbox length = 1.451e+05 (7.460e+04 7.046e+04) (ext = 1.132e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 2685.1MB
*** Finished refinePlace (0:04:04 mem=2685.1M) ***
*** Finished Initial Placement (cpu=0:03:19, real=0:00:43.0, mem=2673.1M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  view_tc
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1185
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9316 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35189
[NR-eGR] #moved terms           : 18255
[NR-eGR] #off-track terms       : 10631
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9316
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9316 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 0.52% V. EstWL: 1.723270e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       297( 4.42%)        83( 1.23%)        11( 0.16%)         1( 0.01%)   ( 5.83%) 
[NR-eGR]      M3 ( 3)       389( 5.79%)       122( 1.81%)        19( 0.28%)         2( 0.03%)   ( 7.91%) 
[NR-eGR]      M4 ( 4)       127( 1.89%)        14( 0.21%)         3( 0.04%)         0( 0.00%)   ( 2.14%) 
[NR-eGR]      M5 ( 5)        32( 0.48%)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.52%) 
[NR-eGR]      M6 ( 6)        29( 0.45%)         1( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.46%) 
[NR-eGR]      M7 ( 7)         3( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       877( 2.20%)       223( 0.56%)        33( 0.08%)         3( 0.01%)   ( 2.86%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.48% H + 1.06% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 2684.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 119.67, normalized total congestion hotspot area = 550.22 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Iteration  6: Total net bbox = 1.508e+05 (8.49e+04 6.58e+04)
              Est.  stn bbox = 1.820e+05 (1.02e+05 8.01e+04)
              cpu = 0:00:46.4 real = 0:00:09.0 mem = 2919.4M
Iteration  7: Total net bbox = 1.590e+05 (8.86e+04 7.04e+04)
              Est.  stn bbox = 1.920e+05 (1.06e+05 8.58e+04)
              cpu = 0:00:54.6 real = 0:00:11.0 mem = 2914.4M
Iteration  8: Total net bbox = 1.591e+05 (8.89e+04 7.02e+04)
              Est.  stn bbox = 1.922e+05 (1.07e+05 8.56e+04)
              cpu = 0:00:42.3 real = 0:00:09.0 mem = 2909.4M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration  9: Total net bbox = 1.617e+05 (9.01e+04 7.16e+04)
              Est.  stn bbox = 1.945e+05 (1.08e+05 8.69e+04)
              cpu = 0:00:59.4 real = 0:00:11.0 mem = 2909.6M
Iteration 10: Total net bbox = 1.560e+05 (8.46e+04 7.14e+04)
              Est.  stn bbox = 1.874e+05 (1.01e+05 8.65e+04)
              cpu = 0:00:10.7 real = 0:00:02.0 mem = 2941.6M
Move report: Timing Driven Placement moves 9182 insts, mean move: 7.62 um, max move: 52.23 um 
	Max move on inst (g102302): (117.14, 51.70) --> (90.83, 25.78)

Finished Incremental Placement (cpu=0:03:38, real=0:00:43.0, mem=2685.6M)
*** Starting refinePlace (0:07:43 mem=2685.5M) ***
Total net bbox length = 1.576e+05 (8.576e+04 7.183e+04) (ext = 1.081e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9182 insts, mean move: 0.31 um, max move: 11.55 um 
	Max move on inst (CTS_ccl_a_buf_00019): (57.78, 127.44) --> (47.16, 128.38)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2689.9MB
Summary Report:
Instances move: 9182 (out of 9182 movable)
Instances flipped: 0
Mean displacement: 0.31 um
Max displacement: 11.55 um (Instance: CTS_ccl_a_buf_00019) (57.7775, 127.44) -> (47.16, 128.376)
	Length: 14 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx10_ASAP7_75t_SL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.543e+05 (8.234e+04 7.197e+04) (ext = 1.081e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2689.9MB
*** Finished refinePlace (0:07:44 mem=2689.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1185
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9316 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35189
[NR-eGR] #moved terms           : 18255
[NR-eGR] #off-track terms       : 10631
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9316
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9316 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.42% V. EstWL: 1.820664e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       185( 2.75%)        38( 0.57%)         3( 0.04%)         0( 0.00%)   ( 3.36%) 
[NR-eGR]      M3 ( 3)       320( 4.76%)        88( 1.31%)        14( 0.21%)         3( 0.04%)   ( 6.32%) 
[NR-eGR]      M4 ( 4)        69( 1.03%)         7( 0.10%)         0( 0.00%)         0( 0.00%)   ( 1.13%) 
[NR-eGR]      M5 ( 5)        16( 0.24%)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M6 ( 6)         4( 0.06%)         1( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       594( 1.49%)       135( 0.34%)        17( 0.04%)         3( 0.01%)   ( 1.88%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.37% H + 0.43% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 2687.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 112.67, normalized total congestion hotspot area = 459.89 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
Iteration  7: Total net bbox = 1.594e+05 (8.89e+04 7.05e+04)
              Est.  stn bbox = 1.922e+05 (1.06e+05 8.58e+04)
              cpu = 0:00:27.6 real = 0:00:06.0 mem = 2919.5M
Iteration  8: Total net bbox = 1.597e+05 (8.95e+04 7.02e+04)
              Est.  stn bbox = 1.929e+05 (1.07e+05 8.56e+04)
              cpu = 0:00:36.8 real = 0:00:07.0 mem = 2915.5M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration  9: Total net bbox = 1.627e+05 (9.09e+04 7.18e+04)
              Est.  stn bbox = 1.958e+05 (1.09e+05 8.72e+04)
              cpu = 0:01:03 real = 0:00:12.0 mem = 2916.7M
Iteration 10: Total net bbox = 1.563e+05 (8.47e+04 7.16e+04)
              Est.  stn bbox = 1.878e+05 (1.01e+05 8.68e+04)
              cpu = 0:00:10.9 real = 0:00:02.0 mem = 2949.7M
Move report: Timing Driven Placement moves 9182 insts, mean move: 2.77 um, max move: 23.35 um 
	Max move on inst (g101451): (18.43, 137.02) --> (19.10, 159.70)

Finished Incremental Placement (cpu=0:02:24, real=0:00:28.0, mem=2693.7M)
*** Starting refinePlace (0:10:08 mem=2693.7M) ***
Total net bbox length = 1.580e+05 (8.597e+04 7.206e+04) (ext = 1.076e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9181 insts, mean move: 0.31 um, max move: 6.56 um 
	Max move on inst (g13377__9315): (43.78, 129.45) --> (37.22, 129.46)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2698.0MB
Summary Report:
Instances move: 9181 (out of 9182 movable)
Instances flipped: 1
Mean displacement: 0.31 um
Max displacement: 6.56 um (Instance: g13377__9315) (43.779, 129.449) -> (37.224, 129.456)
	Length: 11 sites, height: 1 rows, site name: asap7sc7p5t, cell type: XOR2x2_ASAP7_75t_SL
Total net bbox length = 1.548e+05 (8.262e+04 7.215e+04) (ext = 1.079e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2698.0MB
*** Finished refinePlace (0:10:09 mem=2698.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1185
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9316 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35189
[NR-eGR] #moved terms           : 18255
[NR-eGR] #off-track terms       : 10631
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9316
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9316 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.30% H + 0.54% V. EstWL: 1.823774e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       144( 2.14%)        40( 0.59%)         7( 0.10%)         2( 0.03%)   ( 2.87%) 
[NR-eGR]      M3 ( 3)       298( 4.43%)       102( 1.52%)        10( 0.15%)         0( 0.00%)   ( 6.10%) 
[NR-eGR]      M4 ( 4)        72( 1.07%)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 1.12%) 
[NR-eGR]      M5 ( 5)        21( 0.31%)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M6 ( 6)         4( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       539( 1.35%)       147( 0.37%)        17( 0.04%)         2( 0.01%)   ( 1.77%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.40% H + 0.44% V
Early Global Route congestion estimation runtime: 0.22 seconds, mem = 2695.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 78.11, normalized total congestion hotspot area = 445.89 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0   35000 
[NR-eGR]  M2   (2H)         40572   47217 
[NR-eGR]  M3   (3V)         56082   14078 
[NR-eGR]  M4   (4H)         39664    7307 
[NR-eGR]  M5   (5V)         27599    2634 
[NR-eGR]  M6   (6H)         21430     834 
[NR-eGR]  M7   (7V)          6935       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       192282  107070 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 154772um
[NR-eGR] Total length: 192282um, number of vias: 107070
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1519um, number of vias: 1060
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 2701.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:06, real=0:01:14)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 9:27, real = 0: 1:58, mem = 2322.0M **
*** GlobalPlace #1 [finish] : cpu/real = 0:09:26.9/0:01:58.5 (4.8), totSession cpu/real = 0:10:10.6/0:07:06.7 (1.4), mem = 2322.0M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1570.8M, totSessionCpu=0:10:11 **
GigaOpt running with 8 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:10:10.7/0:07:06.7 (1.4), mem = 2322.0M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2328.02 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1577.2M, totSessionCpu=0:10:12 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2328.02 MB )
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1185
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9316 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35189
[NR-eGR] #moved terms           : 18255
[NR-eGR] #off-track terms       : 10631
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9316
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9316 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.09% V. EstWL: 1.836151e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       169( 2.51%)        37( 0.55%)         4( 0.06%)         2( 0.03%)   ( 3.15%) 
[NR-eGR]      M3 ( 3)       317( 4.71%)        82( 1.22%)         9( 0.13%)         0( 0.00%)   ( 6.07%) 
[NR-eGR]      M4 ( 4)        62( 0.92%)         6( 0.09%)         0( 0.00%)         0( 0.00%)   ( 1.01%) 
[NR-eGR]      M5 ( 5)         6( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M6 ( 6)         2( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       556( 1.40%)       125( 0.31%)        13( 0.03%)         2( 0.01%)   ( 1.75%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.40% H + 0.19% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0   35000 
[NR-eGR]  M2   (2H)         40949   47109 
[NR-eGR]  M3   (3V)         56565   14178 
[NR-eGR]  M4   (4H)         40130    7331 
[NR-eGR]  M5   (5V)         27344    2625 
[NR-eGR]  M6   (6H)         21431     850 
[NR-eGR]  M7   (7V)          7028       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       193447  107093 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 154772um
[NR-eGR] Total length: 193447um, number of vias: 107093
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1567um, number of vias: 1095
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.16 sec, Real: 0.36 sec, Curr Mem: 2332.36 MB )
Extraction called for design 'misty' of instances=11324 and nets=9359 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design misty.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2326.359M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2380.09)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9317
End delay calculation. (MEM=2986.41 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2827.02 CPU=0:00:03.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:02.0 totSessionCpu=0:10:18 mem=2827.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.910  |
|           TNS (ns):| -35.853 |
|    Violating Paths:|   69    |
|          All Paths:|   399   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.066   |      6 (6)       |
|   max_tran     |     7 (553)      |   -0.627   |     7 (553)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.455%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:05, mem = 1667.1M, totSessionCpu=0:10:19 **
*** InitOpt #1 [finish] : cpu/real = 0:00:07.9/0:00:04.8 (1.6), totSession cpu/real = 0:10:18.6/0:07:11.6 (1.4), mem = 2488.5M
** INFO : this run is activating medium effort placeOptDesign flow
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting optimizing excluded clock nets MEM= 2490.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2490.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:10:18.8/0:07:11.7 (1.4), mem = 2490.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.3), totSession cpu/real = 0:10:19.0/0:07:11.8 (1.4), mem = 2606.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:10:19.4/0:07:12.0 (1.4), mem = 2606.2M
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.9/0:00:01.7 (1.1), totSession cpu/real = 0:10:21.3/0:07:13.8 (1.4), mem = 2563.2M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:10:21.4/0:07:13.9 (1.4), mem = 2555.9M
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.2 (1.4), totSession cpu/real = 0:10:23.0/0:07:15.0 (1.4), mem = 2563.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:23.0/0:07:15.1 (1.4), mem = 2563.9M
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|   939|    -0.69|     9|     9|    -0.07|     0|     0|     0|     0|    -0.91|   -35.85|       0|       0|       0| 61.45%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.81|   -35.13|      19|       0|      16| 61.50%| 0:00:00.0|  3197.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.81|   -35.13|       0|       0|       0| 61.50%| 0:00:00.0|  3197.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:01.0 mem=3197.4M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:05.3/0:00:01.8 (3.0), totSession cpu/real = 0:10:28.3/0:07:16.8 (1.4), mem = 2646.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:10, mem = 1798.4M, totSessionCpu=0:10:28 **

Active setup views:
 view_tc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:28.5/0:07:16.9 (1.4), mem = 2809.6M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 8 clock nets excluded
*info: 40 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.812  TNS Slack -35.133 
+--------+--------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+--------+---------+------------+--------+----------+---------+------------------------------+
|  -0.812| -35.133|   61.50%|   0:00:00.0| 3040.1M|   view_tc|  default| data_out[5]                  |
|  -0.385| -13.320|   61.73%|   0:00:02.0| 3355.5M|   view_tc|  default| data_out[8]                  |
|  -0.290|  -9.914|   61.98%|   0:00:01.0| 3382.5M|   view_tc|  default| data_out[5]                  |
|  -0.282|  -9.353|   62.05%|   0:00:02.0| 3382.5M|   view_tc|  default| data_out[5]                  |
|  -0.273|  -9.008|   62.12%|   0:00:01.0| 3382.5M|   view_tc|  default| data_out[5]                  |
|  -0.223|  -6.613|   62.22%|   0:00:01.0| 3401.6M|   view_tc|  default| data_out[8]                  |
|  -0.202|  -6.038|   62.31%|   0:00:01.0| 3401.6M|   view_tc|  default| data_out[40]                 |
|  -0.185|  -5.402|   62.35%|   0:00:00.0| 3401.6M|   view_tc|  default| data_out[40]                 |
|  -0.185|  -5.069|   62.39%|   0:00:01.0| 3401.6M|   view_tc|  default| data_out[40]                 |
|  -0.154|  -4.375|   62.45%|   0:00:01.0| 3401.6M|   view_tc|  default| data_out[5]                  |
|  -0.133|  -3.694|   62.60%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[40]                 |
|  -0.126|  -3.195|   62.65%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[40]                 |
|  -0.128|  -3.292|   62.69%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[40]                 |
|  -0.126|  -3.382|   62.73%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.126|  -3.342|   62.79%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.122|  -3.252|   62.82%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.753|   62.83%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.733|   62.88%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.718|   62.90%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.709|   62.90%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.710|   62.91%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.710|   62.91%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.710|   62.91%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.710|   62.91%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.702|   62.92%|   0:00:00.0| 3420.7M|   view_tc|  default| data_out[5]                  |
|  -0.115|  -2.702|   62.93%|   0:00:01.0| 3420.7M|   view_tc|  default| data_out[5]                  |
+--------+--------+---------+------------+--------+----------+---------+------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:33 real=0:00:17.0 mem=3420.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:33 real=0:00:17.0 mem=3420.7M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        241 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.115  TNS Slack -2.702 
*** GlobalOpt #1 [finish] : cpu/real = 0:01:35.3/0:00:18.7 (5.1), totSession cpu/real = 0:12:03.8/0:07:35.6 (1.6), mem = 2813.0M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.115
*** Check timing (0:00:00.0)
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:12:04.0/0:07:35.8 (1.6), mem = 3185.4M
Reclaim Optimization WNS Slack -0.115  TNS Slack -2.702 Density 62.93
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   62.93%|        -|  -0.115|  -2.702|   0:00:00.0| 3187.4M|
|   62.93%|        0|  -0.115|  -2.702|   0:00:00.0| 3187.4M|
|   62.93%|       21|  -0.115|  -2.701|   0:00:01.0| 3359.1M|
|   62.88%|       14|  -0.115|  -2.701|   0:00:00.0| 3359.1M|
|   60.42%|     1244|  -0.081|  -1.856|   0:00:08.0| 3378.3M|
|   60.37%|       34|  -0.090|  -2.238|   0:00:00.0| 3378.3M|
|   60.37%|        0|  -0.090|  -2.238|   0:00:01.0| 3378.3M|
|   60.37%|        1|  -0.090|  -2.238|   0:00:00.0| 3378.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.089  TNS Slack -2.238 Density 60.37
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        219 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:35.6) (real = 0:00:12.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:35.6/0:00:11.3 (3.1), totSession cpu/real = 0:12:39.6/0:07:47.1 (1.6), mem = 3378.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:12, mem=2814.56M, totSessionCpu=0:12:40).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** IncrReplace #1 [begin] : totSession cpu/real = 0:12:39.8/0:07:47.3 (1.6), mem = 2807.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  view_tc
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1095
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9555 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35664
[NR-eGR] #moved terms           : 18237
[NR-eGR] #off-track terms       : 10269
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9554
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 219 net(s) in layer range [4, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.632312e+04um
[NR-eGR] Layer group 2: route 9335 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.22% H + 0.50% V. EstWL: 1.828440e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       180( 2.68%)        33( 0.49%)         7( 0.10%)         3( 0.04%)   ( 3.32%) 
[NR-eGR]      M3 ( 3)       317( 4.71%)       102( 1.52%)        14( 0.21%)         0( 0.00%)   ( 6.44%) 
[NR-eGR]      M4 ( 4)       100( 1.49%)         9( 0.13%)         0( 0.00%)         0( 0.00%)   ( 1.62%) 
[NR-eGR]      M5 ( 5)        16( 0.24%)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]      M6 ( 6)        10( 0.15%)         1( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       623( 1.57%)       148( 0.37%)        21( 0.05%)         3( 0.01%)   ( 2.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.59% H + 0.54% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 2818.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 99.11, normalized total congestion hotspot area = 478.67 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Finished SKP initialization (cpu=0:00:02.8, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.535e+05 (8.59e+04 6.75e+04)
              Est.  stn bbox = 1.829e+05 (1.02e+05 8.13e+04)
              cpu = 0:00:06.2 real = 0:00:01.0 mem = 3467.9M
Iteration  7: Total net bbox = 1.609e+05 (8.92e+04 7.17e+04)
              Est.  stn bbox = 1.919e+05 (1.06e+05 8.64e+04)
              cpu = 0:00:11.6 real = 0:00:02.0 mem = 3461.9M
Iteration  8: Total net bbox = 1.604e+05 (8.91e+04 7.13e+04)
              Est.  stn bbox = 1.913e+05 (1.05e+05 8.59e+04)
              cpu = 0:00:09.2 real = 0:00:02.0 mem = 3457.9M
Iteration  9: Total net bbox = 1.622e+05 (8.98e+04 7.25e+04)
              Est.  stn bbox = 1.927e+05 (1.06e+05 8.69e+04)
              cpu = 0:00:16.9 real = 0:00:03.0 mem = 3457.9M
Iteration 10: Total net bbox = 1.558e+05 (8.38e+04 7.20e+04)
              Est.  stn bbox = 1.847e+05 (9.85e+04 8.62e+04)
              cpu = 0:00:05.9 real = 0:00:01.0 mem = 3489.9M
Move report: Timing Driven Placement moves 9421 insts, mean move: 4.99 um, max move: 74.77 um 
	Max move on inst (FE_OFC434_randomize_n_1784): (37.44, 57.10) --> (104.65, 64.66)

Finished Incremental Placement (cpu=0:00:54.0, real=0:00:10.0, mem=3233.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:13:35 mem=3233.9M) ***
Total net bbox length = 1.572e+05 (8.484e+04 7.238e+04) (ext = 1.066e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9421 insts, mean move: 0.32 um, max move: 6.97 um 
	Max move on inst (randomize_FO_sched_FIi2_S9_a_g20652): (49.26, 144.58) --> (56.23, 144.58)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3238.2MB
Summary Report:
Instances move: 9421 (out of 9421 movable)
Instances flipped: 0
Mean displacement: 0.32 um
Max displacement: 6.97 um (Instance: randomize_FO_sched_FIi2_S9_a_g20652) (49.2593, 144.576) -> (56.232, 144.576)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: OR2x2_ASAP7_75t_SL
Total net bbox length = 1.539e+05 (8.138e+04 7.247e+04) (ext = 1.065e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3238.2MB
*** Finished refinePlace (0:13:36 mem=3238.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1095
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9555 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35666
[NR-eGR] #moved terms           : 18239
[NR-eGR] #off-track terms       : 10270
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9555
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 219 net(s) in layer range [4, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.568160e+04um
[NR-eGR] Layer group 2: route 9336 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.81% H + 0.27% V. EstWL: 1.774634e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       174( 2.59%)        43( 0.64%)         8( 0.12%)         1( 0.01%)   ( 3.36%) 
[NR-eGR]      M3 ( 3)       326( 4.85%)       119( 1.77%)        17( 0.25%)         0( 0.00%)   ( 6.87%) 
[NR-eGR]      M4 ( 4)       135( 2.01%)        13( 0.19%)         1( 0.01%)         0( 0.00%)   ( 2.22%) 
[NR-eGR]      M5 ( 5)        11( 0.16%)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M6 ( 6)        26( 0.40%)         3( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.45%) 
[NR-eGR]      M7 ( 7)         1( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       673( 1.69%)       179( 0.45%)        26( 0.07%)         1( 0.00%)   ( 2.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.97% H + 0.63% V
Early Global Route congestion estimation runtime: 0.22 seconds, mem = 3230.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 79.44, normalized total congestion hotspot area = 506.78 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Iteration  7: Total net bbox = 1.640e+05 (9.20e+04 7.20e+04)
              Est.  stn bbox = 1.953e+05 (1.09e+05 8.65e+04)
              cpu = 0:00:08.7 real = 0:00:02.0 mem = 3462.2M
Iteration  8: Total net bbox = 1.637e+05 (9.19e+04 7.19e+04)
              Est.  stn bbox = 1.952e+05 (1.09e+05 8.65e+04)
              cpu = 0:00:08.4 real = 0:00:01.0 mem = 3458.2M
Iteration  9: Total net bbox = 1.664e+05 (9.29e+04 7.35e+04)
              Est.  stn bbox = 1.977e+05 (1.10e+05 8.82e+04)
              cpu = 0:00:18.0 real = 0:00:03.0 mem = 3458.2M
Iteration 10: Total net bbox = 1.596e+05 (8.66e+04 7.30e+04)
              Est.  stn bbox = 1.893e+05 (1.02e+05 8.75e+04)
              cpu = 0:00:06.5 real = 0:00:01.0 mem = 3490.2M
Move report: Timing Driven Placement moves 9421 insts, mean move: 3.78 um, max move: 32.81 um 
	Max move on inst (FE_RC_590_0): (44.14, 157.54) --> (24.27, 170.49)

Finished Incremental Placement (cpu=0:00:43.1, real=0:00:08.0, mem=3234.2M)
*** Starting refinePlace (0:14:20 mem=3234.2M) ***
Total net bbox length = 1.611e+05 (8.764e+04 7.348e+04) (ext = 1.082e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9421 insts, mean move: 0.30 um, max move: 7.52 um 
	Max move on inst (g19976): (29.61, 120.83) --> (22.10, 120.82)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 3234.2MB
Summary Report:
Instances move: 9421 (out of 9421 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 7.52 um (Instance: g19976) (29.614, 120.83) -> (22.104, 120.816)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
Total net bbox length = 1.576e+05 (8.407e+04 7.353e+04) (ext = 1.082e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3234.2MB
*** Finished refinePlace (0:14:21 mem=3234.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1095
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9555 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 35666
[NR-eGR] #moved terms           : 18239
[NR-eGR] #off-track terms       : 10270
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9555
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 219 net(s) in layer range [4, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573128e+04um
[NR-eGR] Layer group 2: route 9336 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.15% H + 0.56% V. EstWL: 1.818914e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       165( 2.45%)        22( 0.33%)         3( 0.04%)   ( 2.83%) 
[NR-eGR]      M3 ( 3)       353( 5.25%)       102( 1.52%)         8( 0.12%)   ( 6.89%) 
[NR-eGR]      M4 ( 4)        94( 1.40%)         7( 0.10%)         0( 0.00%)   ( 1.50%) 
[NR-eGR]      M5 ( 5)        25( 0.37%)         2( 0.03%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]      M6 ( 6)         6( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       643( 1.62%)       133( 0.33%)        11( 0.03%)   ( 1.98%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.29% H + 0.51% V
Early Global Route congestion estimation runtime: 0.24 seconds, mem = 3231.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 86.33, normalized total congestion hotspot area = 484.89 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0   35567 
[NR-eGR]  M2   (2H)         37250   46537 
[NR-eGR]  M3   (3V)         50762   15454 
[NR-eGR]  M4   (4H)         40147    9763 
[NR-eGR]  M5   (5V)         29749    3341 
[NR-eGR]  M6   (6H)         24347    1321 
[NR-eGR]  M7   (7V)         10014       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       192269  111983 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 157601um
[NR-eGR] Total length: 192269um, number of vias: 111983
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1519um, number of vias: 1080
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.15 seconds, mem = 3227.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:42, real=0:00:21.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2871.2M)
Extraction called for design 'misty' of instances=11563 and nets=9598 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design misty.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2871.203M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:12, real = 0:01:02, mem = 1769.9M, totSessionCpu=0:14:23 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2824.36)
Total number of fetched objects 9556
End delay calculation. (MEM=3239.66 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3239.66 CPU=0:00:02.9 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:01:47.3/0:00:22.5 (4.8), totSession cpu/real = 0:14:27.1/0:08:09.8 (1.8), mem = 3239.7M
*** Timing NOT met, worst failing slack is -0.100
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 8 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:14:27.7/0:08:10.1 (1.8), mem = 3271.7M
*info: 8 clock nets excluded
*info: 40 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -2.446 Density 60.37
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.100|-2.446|
|reg2reg   | 0.775| 0.000|
|HEPG      | 0.775| 0.000|
|All Paths |-0.100|-2.446|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  -0.100|   -0.100|  -2.446|   -2.446|   60.37%|   0:00:00.0| 3479.6M|   view_tc|  default| data_out[5]                  |
|  -0.085|   -0.085|  -1.975|   -1.975|   60.41%|   0:00:02.0| 3570.0M|   view_tc|  default| data_out[5]                  |
|  -0.081|   -0.081|  -1.873|   -1.873|   60.44%|   0:00:00.0| 3570.0M|   view_tc|  default| data_out[5]                  |
|  -0.078|   -0.078|  -1.737|   -1.737|   60.45%|   0:00:01.0| 3608.1M|   view_tc|  default| data_out[40]                 |
|  -0.075|   -0.075|  -1.697|   -1.697|   60.49%|   0:00:00.0| 3608.1M|   view_tc|  default| data_out[36]                 |
|  -0.072|   -0.072|  -1.551|   -1.551|   60.52%|   0:00:00.0| 3608.1M|   view_tc|  default| data_out[36]                 |
|  -0.068|   -0.068|  -1.539|   -1.539|   60.56%|   0:00:01.0| 3608.1M|   view_tc|  default| data_out[36]                 |
|  -0.064|   -0.064|  -1.459|   -1.459|   60.62%|   0:00:00.0| 3608.1M|   view_tc|  default| data_out[0]                  |
|  -0.062|   -0.062|  -1.375|   -1.375|   60.69%|   0:00:01.0| 3608.1M|   view_tc|  default| data_out[2]                  |
|  -0.061|   -0.061|  -1.332|   -1.332|   60.72%|   0:00:00.0| 3608.1M|   view_tc|  default| data_out[7]                  |
|  -0.059|   -0.059|  -1.318|   -1.318|   60.77%|   0:00:01.0| 3608.1M|   view_tc|  default| data_out[7]                  |
|  -0.056|   -0.056|  -1.261|   -1.261|   60.82%|   0:00:00.0| 3608.1M|   view_tc|  default| data_out[8]                  |
|  -0.054|   -0.054|  -1.188|   -1.188|   60.89%|   0:00:00.0| 3616.1M|   view_tc|  default| data_out[5]                  |
|  -0.052|   -0.052|  -1.142|   -1.142|   60.93%|   0:00:01.0| 3616.1M|   view_tc|  default| data_out[5]                  |
|  -0.049|   -0.049|  -1.045|   -1.045|   61.02%|   0:00:00.0| 3609.1M|   view_tc|  default| data_out[5]                  |
|  -0.047|   -0.047|  -1.028|   -1.028|   61.11%|   0:00:01.0| 3609.1M|   view_tc|  default| data_out[5]                  |
|  -0.044|   -0.044|  -1.043|   -1.043|   61.23%|   0:00:00.0| 3609.1M|   view_tc|  default| data_out[5]                  |
|  -0.042|   -0.042|  -0.971|   -0.971|   61.32%|   0:00:01.0| 3617.1M|   view_tc|  default| data_out[36]                 |
|  -0.039|   -0.039|  -0.837|   -0.837|   61.42%|   0:00:01.0| 3662.3M|   view_tc|  default| data_out[0]                  |
|  -0.035|   -0.035|  -0.753|   -0.753|   61.50%|   0:00:01.0| 3662.3M|   view_tc|  default| data_out[4]                  |
|  -0.033|   -0.033|  -0.723|   -0.723|   61.58%|   0:00:00.0| 3662.3M|   view_tc|  default| data_out[4]                  |
|  -0.031|   -0.031|  -0.661|   -0.661|   61.71%|   0:00:01.0| 3670.3M|   view_tc|  default| data_out[4]                  |
|  -0.028|   -0.028|  -0.559|   -0.559|   61.79%|   0:00:00.0| 3670.3M|   view_tc|  default| data_out[4]                  |
|  -0.028|   -0.028|  -0.515|   -0.515|   61.95%|   0:00:01.0| 3689.3M|   view_tc|  default| data_out[4]                  |
|  -0.025|   -0.025|  -0.487|   -0.487|   61.97%|   0:00:00.0| 3689.3M|   view_tc|  default| data_out[4]                  |
|  -0.025|   -0.025|  -0.472|   -0.472|   62.15%|   0:00:01.0| 3689.3M|   view_tc|  default| data_out[4]                  |
|  -0.022|   -0.022|  -0.430|   -0.430|   62.23%|   0:00:01.0| 3689.3M|   view_tc|  default| data_out[5]                  |
|  -0.017|   -0.017|  -0.355|   -0.355|   62.43%|   0:00:00.0| 3689.3M|   view_tc|  default| data_out[5]                  |
|  -0.015|   -0.015|  -0.303|   -0.303|   62.79%|   0:00:02.0| 3689.3M|   view_tc|  default| data_out[0]                  |
|  -0.013|   -0.013|  -0.257|   -0.257|   63.03%|   0:00:01.0| 3676.3M|   view_tc|  default| data_out[36]                 |
|  -0.011|   -0.011|  -0.166|   -0.166|   63.21%|   0:00:00.0| 3676.3M|   view_tc|  default| data_out[5]                  |
|  -0.009|   -0.009|  -0.122|   -0.122|   63.42%|   0:00:01.0| 3676.3M|   view_tc|  default| data_out[5]                  |
|  -0.007|   -0.007|  -0.104|   -0.104|   63.55%|   0:00:01.0| 3676.3M|   view_tc|  default| data_out[5]                  |
|  -0.005|   -0.005|  -0.071|   -0.071|   63.66%|   0:00:01.0| 3676.3M|   view_tc|  default| data_out[5]                  |
|  -0.006|   -0.006|  -0.048|   -0.048|   63.93%|   0:00:01.0| 3684.3M|   view_tc|  default| data_out[36]                 |
|  -0.003|   -0.003|  -0.018|   -0.018|   64.04%|   0:00:01.0| 3684.3M|   view_tc|  default| data_out[36]                 |
|  -0.002|   -0.002|  -0.003|   -0.003|   64.24%|   0:00:01.0| 3684.3M|   view_tc|  default| data_out[5]                  |
|  -0.001|   -0.001|  -0.001|   -0.001|   64.37%|   0:00:01.0| 3684.3M|   view_tc|  default| data_out[5]                  |
|   0.002|    0.002|   0.000|    0.000|   64.50%|   0:00:00.0| 3668.3M|   view_tc|  default| data_out[36]                 |
|   0.003|    0.003|   0.000|    0.000|   65.05%|   0:00:05.0| 3668.3M|   view_tc|  default| data_out[0]                  |
|   0.004|    0.004|   0.000|    0.000|   65.15%|   0:00:01.0| 3668.3M|   view_tc|  default| data_out[36]                 |
|   0.004|    0.004|   0.000|    0.000|   65.35%|   0:00:02.0| 3697.5M|   view_tc|  default| data_out[7]                  |
|   0.005|    0.005|   0.000|    0.000|   65.35%|   0:00:01.0| 3697.5M|   view_tc|  default| data_out[40]                 |
|   0.006|    0.006|   0.000|    0.000|   65.40%|   0:00:01.0| 3697.5M|   view_tc|  default| data_out[7]                  |
|   0.006|    0.006|   0.000|    0.000|   65.40%|   0:00:00.0| 3697.5M|   view_tc|  default| data_out[7]                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+

*** Finish Core Optimize Step (cpu=0:02:51 real=0:00:35.0 mem=3697.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:51 real=0:00:35.0 mem=3697.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.863|0.000|
|HEPG      |0.863|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 65.40
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:17:22.2/0:08:47.1 (2.0), mem = 3697.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.40
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   65.40%|        -|   0.000|   0.000|   0:00:00.0| 3697.5M|
|   63.71%|      323|   0.000|   0.000|   0:00:03.0| 3697.5M|
|   61.67%|      996|  -0.001|  -0.002|   0:00:05.0| 3697.5M|
|   61.51%|      110|  -0.001|  -0.002|   0:00:02.0| 3697.5M|
|   61.50%|       16|  -0.001|  -0.002|   0:00:00.0| 3697.5M|
|   61.49%|        1|  -0.001|  -0.002|   0:00:00.0| 3697.5M|
|   61.49%|        0|  -0.001|  -0.002|   0:00:00.0| 3697.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 61.49
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        303 | default  |
| M6 (z=6)  |         69 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 3708 skipped = 0, called in commitmove = 1123, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:33.0) (real = 0:00:10.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:33.0/0:00:10.4 (3.2), totSession cpu/real = 0:17:55.2/0:08:57.5 (2.0), mem = 3697.5M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:10, mem=3604.51M, totSessionCpu=0:17:55).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:17:55 mem=3600.5M) ***
Total net bbox length = 1.631e+05 (8.713e+04 7.601e+04) (ext = 1.078e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3600.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1343 insts, mean move: 0.58 um, max move: 2.81 um 
	Max move on inst (FE_RC_47_0): (62.50, 48.46) --> (60.77, 49.54)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3601.8MB
Summary Report:
Instances move: 1343 (out of 9770 movable)
Instances flipped: 13
Mean displacement: 0.58 um
Max displacement: 2.81 um (Instance: FE_RC_47_0) (62.496, 48.456) -> (60.768, 49.536)
	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x4_ASAP7_75t_SL
Total net bbox length = 1.635e+05 (8.737e+04 7.615e+04) (ext = 1.078e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3601.8MB
*** Finished refinePlace (0:17:56 mem=3601.8M) ***
*** maximum move = 2.81 um ***
*** Finished re-routing un-routed nets (3601.8M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3601.9M) ***
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 61.49
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.002|
|reg2reg   | 0.870| 0.000|
|HEPG      | 0.870| 0.000|
|All Paths |-0.001|-0.002|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  -0.001|   -0.001|  -0.002|   -0.002|   61.49%|   0:00:00.0| 3601.8M|   view_tc|  default| data_out[36]                 |
|   0.001|    0.001|   0.000|    0.000|   62.22%|   0:00:06.0| 3698.8M|   view_tc|  default| data_out[37]                 |
|   0.003|    0.003|   0.000|    0.000|   62.45%|   0:00:02.0| 3717.9M|   view_tc|  default| data_out[37]                 |
|   0.004|    0.004|   0.000|    0.000|   62.64%|   0:00:02.0| 3717.9M|   view_tc|  default| data_out[37]                 |
|   0.005|    0.005|   0.000|    0.000|   62.69%|   0:00:01.0| 3717.9M|   view_tc|  default| data_out[36]                 |
|   0.007|    0.007|   0.000|    0.000|   62.74%|   0:00:01.0| 3717.9M|   view_tc|  default| data_out[36]                 |
|   0.007|    0.007|   0.000|    0.000|   62.74%|   0:00:00.0| 3717.9M|   view_tc|  default| data_out[36]                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+

*** Finish Core Optimize Step (cpu=0:01:08 real=0:00:12.0 mem=3717.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:00:12.0 mem=3717.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.007|0.000|
|reg2reg   |0.879|0.000|
|HEPG      |0.879|0.000|
|All Paths |0.007|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.007 TNS Slack 0.000 Density 62.74
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:19:04.4/0:09:10.4 (2.1), mem = 3717.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 62.74
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   62.74%|        -|   0.000|   0.000|   0:00:00.0| 3717.9M|
|   61.72%|      189|   0.000|   0.000|   0:00:02.0| 3717.9M|
|   60.80%|      428|  -0.001|  -0.002|   0:00:03.0| 3717.9M|
|   60.77%|       12|  -0.001|  -0.002|   0:00:01.0| 3717.9M|
|   60.77%|        0|  -0.001|  -0.002|   0:00:00.0| 3717.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 60.77
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        287 | default  |
| M6 (z=6)  |         54 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1507 skipped = 0, called in commitmove = 440, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:20.7) (real = 0:00:07.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:20.7/0:00:06.8 (3.1), totSession cpu/real = 0:19:25.1/0:09:17.1 (2.1), mem = 3717.9M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:07, mem=3605.90M, totSessionCpu=0:19:25).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:19:25 mem=3602.9M) ***
Total net bbox length = 1.643e+05 (8.771e+04 7.657e+04) (ext = 1.078e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3602.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 536 insts, mean move: 0.60 um, max move: 3.24 um 
	Max move on inst (FE_OCPC657_FE_RN_98_0): (34.63, 112.18) --> (34.63, 115.42)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3610.0MB
Summary Report:
Instances move: 536 (out of 9662 movable)
Instances flipped: 5
Mean displacement: 0.60 um
Max displacement: 3.24 um (Instance: FE_OCPC657_FE_RN_98_0) (34.632, 112.176) -> (34.632, 115.416)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx4_ASAP7_75t_SL
Total net bbox length = 1.644e+05 (8.781e+04 7.663e+04) (ext = 1.078e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3610.0MB
*** Finished refinePlace (0:19:26 mem=3610.0M) ***
*** maximum move = 3.24 um ***
*** Finished re-routing un-routed nets (3604.0M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=3604.0M) ***
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 60.77
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  -0.001|   -0.001|  -0.002|   -0.002|   60.77%|   0:00:00.0| 3604.0M|   view_tc|  default| data_out[37]                 |
|   0.001|    0.001|   0.000|    0.000|   60.99%|   0:00:01.0| 3661.3M|   view_tc|  default| data_out[37]                 |
|   0.001|    0.001|   0.000|    0.000|   61.17%|   0:00:01.0| 3661.3M|   view_tc|  default| data_out[37]                 |
|   0.002|    0.002|   0.000|    0.000|   61.34%|   0:00:02.0| 3680.4M|   view_tc|  default| data_out[34]                 |
|   0.002|    0.002|   0.000|    0.000|   61.56%|   0:00:01.0| 3680.4M|   view_tc|  default| data_out[34]                 |
|   0.003|    0.003|   0.000|    0.000|   61.67%|   0:00:02.0| 3680.4M|   view_tc|  default| data_out[34]                 |
|   0.006|    0.006|   0.000|    0.000|   61.70%|   0:00:00.0| 3680.4M|   view_tc|  default| data_out[1]                  |
|   0.006|    0.006|   0.000|    0.000|   61.70%|   0:00:00.0| 3680.4M|   view_tc|  default| data_out[1]                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+

*** Finish Core Optimize Step (cpu=0:00:46.8 real=0:00:07.0 mem=3680.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:46.8 real=0:00:07.0 mem=3680.4M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:20:14 mem=3608.4M) ***
Total net bbox length = 1.658e+05 (8.844e+04 7.734e+04) (ext = 1.078e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 400 insts, mean move: 1.20 um, max move: 5.18 um 
	Max move on inst (FE_RC_1116_0): (147.60, 153.22) --> (150.62, 151.06)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3655.9MB
Summary Report:
Instances move: 400 (out of 9726 movable)
Instances flipped: 3
Mean displacement: 1.20 um
Max displacement: 5.18 um (Instance: FE_RC_1116_0) (147.6, 153.216) -> (150.624, 151.056)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
Total net bbox length = 1.661e+05 (8.859e+04 7.749e+04) (ext = 1.078e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3655.9MB
*** Finished refinePlace (0:20:14 mem=3655.9M) ***
*** maximum move = 5.18 um ***
*** Finished re-routing un-routed nets (3609.9M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3609.9M) ***
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 61.70
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.879|0.000|
|HEPG      |0.879|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        289 | default  |
| M6 (z=6)  |         58 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:05:45 real=0:01:15 mem=3609.9M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:05:46.8/0:01:16.4 (4.5), totSession cpu/real = 0:20:14.5/0:09:26.4 (2.1), mem = 3047.2M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:20:14.7/0:09:26.6 (2.1), mem = 3419.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.70%|        -|   0.000|   0.000|   0:00:00.0| 3419.6M|
|   60.53%|      408|  -0.005|  -0.062|   0:00:11.0| 3728.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.062 Density 60.53
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        275 | default  |
| M6 (z=6)  |         61 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:45.5) (real = 0:00:12.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:45.5/0:00:11.9 (3.8), totSession cpu/real = 0:21:00.3/0:09:38.6 (2.2), mem = 3728.6M
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:12, mem=3061.91M, totSessionCpu=0:21:00).
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:21:00.5/0:09:38.7 (2.2), mem = 3434.3M
Reclaim Optimization WNS Slack -0.005  TNS Slack -0.062 Density 60.53
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.53%|        -|  -0.005|  -0.062|   0:00:00.0| 3434.3M|
|   60.53%|      127|  -0.005|  -0.069|   0:00:02.0| 3607.0M|
|   60.51%|        6|  -0.005|  -0.069|   0:00:00.0| 3607.0M|
|   59.94%|      269|  -0.003|  -0.022|   0:00:04.0| 3607.0M|
|   59.88%|       36|  -0.003|  -0.021|   0:00:00.0| 3607.0M|
|   59.88%|        3|  -0.003|  -0.021|   0:00:00.0| 3607.0M|
|   59.88%|        0|  -0.003|  -0.021|   0:00:00.0| 3607.0M|
|   59.88%|       67|  -0.003|  -0.025|   0:00:01.0| 3607.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.025 Density 59.88
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        132 | default  |
| M6 (z=6)  |         32 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1090 skipped = 0, called in commitmove = 308, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:22.6) (real = 0:00:08.0) **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:21:23 mem=3588.0M) ***
Total net bbox length = 1.657e+05 (8.832e+04 7.734e+04) (ext = 1.079e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 348 insts, mean move: 0.99 um, max move: 5.62 um 
	Max move on inst (FE_OFC797_n_5050): (153.22, 155.38) --> (150.84, 152.14)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3630.5MB
Summary Report:
Instances move: 348 (out of 9668 movable)
Instances flipped: 8
Mean displacement: 0.99 um
Max displacement: 5.62 um (Instance: FE_OFC797_n_5050) (153.216, 155.376) -> (150.84, 152.136)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
Total net bbox length = 1.658e+05 (8.841e+04 7.741e+04) (ext = 1.079e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3630.5MB
*** Finished refinePlace (0:21:24 mem=3630.5M) ***
*** maximum move = 5.62 um ***
*** Finished re-routing un-routed nets (3588.5M) ***
**WARN: (EMS-27):	Message (IMPSP-376) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=3588.5M) ***
*** AreaOpt #5 [finish] : cpu/real = 0:00:23.3/0:00:08.5 (2.7), totSession cpu/real = 0:21:23.8/0:09:47.3 (2.2), mem = 3588.5M
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:09, mem=3064.81M, totSessionCpu=0:21:24).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:21:24.0/0:09:47.4 (2.2), mem = 3064.8M
Info: 8 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.02|       0|       0|       0| 59.88%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.02|       0|       0|       0| 59.88%| 0:00:00.0|  3437.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        132 | default  |
| M6 (z=6)  |         32 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3437.2M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:01.3/0:00:00.8 (1.8), totSession cpu/real = 0:21:25.3/0:09:48.1 (2.2), mem = 3065.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.025 -> -0.025
Begin: GigaOpt TNS non-legal recovery
Info: 8 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:21:25.6/0:09:48.4 (2.2), mem = 3065.5M
*info: 8 clock nets excluded
*info: 41 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.025 Density 59.88
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.025|
|reg2reg   | 0.885| 0.000|
|HEPG      | 0.885| 0.000|
|All Paths |-0.003|-0.025|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  -0.003|   -0.003|  -0.025|   -0.025|   59.88%|   0:00:00.0| 3439.9M|   view_tc|  default| data_out[35]                 |
|   0.000|    0.000|   0.000|    0.000|   59.94%|   0:00:02.0| 3652.6M|   view_tc|       NA| NA                           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:02.0 mem=3652.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:02.0 mem=3652.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.865|0.000|
|HEPG      |0.865|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

*** Starting refinePlace (0:21:33 mem=3633.6M) ***
Total net bbox length = 1.659e+05 (8.843e+04 7.744e+04) (ext = 1.079e+04)
**WARN: (IMPSP-2041):	Found 4284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3633.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 12 insts, mean move: 0.95 um, max move: 3.24 um 
	Max move on inst (FE_OFC251_FE_RN_2_0): (38.30, 44.14) --> (39.38, 46.30)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3650.8MB
Summary Report:
Instances move: 12 (out of 9674 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 3.24 um (Instance: FE_OFC251_FE_RN_2_0) (38.304, 44.136) -> (39.384, 46.296)
	Length: 8 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx6_ASAP7_75t_SL
Total net bbox length = 1.659e+05 (8.843e+04 7.745e+04) (ext = 1.079e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3650.8MB
*** Finished refinePlace (0:21:33 mem=3650.8M) ***
*** maximum move = 3.24 um ***
*** Finished re-routing un-routed nets (3633.8M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=3633.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.94
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.865|0.000|
|HEPG      |0.865|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        135 | default  |
| M6 (z=6)  |         31 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:02.0 mem=3633.8M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:07.9/0:00:03.0 (2.6), totSession cpu/real = 0:21:33.5/0:09:51.5 (2.2), mem = 3076.1M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 166 nets on 9809 nets : 
z=4 : 135 nets
z=6 : 31 nets

Active setup views:
 view_tc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'misty' of instances=11816 and nets=9852 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design misty.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3012.008M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2977.13)
Total number of fetched objects 9809
End delay calculation. (MEM=3328.66 CPU=0:00:02.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3328.66 CPU=0:00:02.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:21:39 mem=3328.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 4850 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1136
[NR-eGR] #PG Blockages       : 4850
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9808 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36140
[NR-eGR] #moved terms           : 18703
[NR-eGR] #off-track terms       : 10443
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 8 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9808
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.255120e+03um
[NR-eGR] Layer group 2: route 135 net(s) in layer range [4, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.413072e+04um
[NR-eGR] Layer group 3: route 9642 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.20% H + 0.47% V. EstWL: 1.881425e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       213( 3.17%)        27( 0.40%)         4( 0.06%)   ( 3.63%) 
[NR-eGR]      M3 ( 3)       359( 5.34%)       103( 1.53%)        15( 0.22%)   ( 7.09%) 
[NR-eGR]      M4 ( 4)        83( 1.23%)        10( 0.15%)         0( 0.00%)   ( 1.38%) 
[NR-eGR]      M5 ( 5)        21( 0.31%)         1( 0.01%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]      M6 ( 6)        17( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       693( 1.74%)       141( 0.35%)        19( 0.05%)   ( 2.14%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.47% H + 0.57% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 0.31 sec, Curr Mem: 3360.67 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        136.67 |        515.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 136.67, normalized total congestion hotspot area = 515.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    13.90    65.74   117.58   121.90 |      154.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   130.54    87.34   169.42   121.90 |       40.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   117.58    22.54   165.10    39.82 |       30.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    78.70   130.54   121.90   143.50 |       23.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |     5.26   130.54    39.82   147.82 |       21.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        137.56 |        545.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 137.56, normalized total congestion hotspot area = 545.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    13.90    65.74   117.58   121.90 |      154.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   130.54    87.34   169.42   121.90 |       40.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   117.58    22.54   165.10    39.82 |       30.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    78.70   130.54   121.90   143.50 |       23.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |     5.26   130.54    39.82   147.82 |       23.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:29, real = 0:02:47, mem = 1952.5M, totSessionCpu=0:21:40 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.867  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   399   |   332   |   399   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.938%
Routing Overflow: 0.47% H and 0.57% V
------------------------------------------------------------------
**optDesign ... cpu = 0:11:30, real = 0:02:49, mem = 1955.1M, totSessionCpu=0:21:41 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:20:57, real = 0:04:47, mem = 2923.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-376           26  Library has same-mask rule, but tracks h...
WARNING   IMPSP-2041          10  Found %d fixed insts that could not be c...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 40 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:20:57.0/0:04:47.5 (4.4), totSession cpu/real = 0:21:40.6/0:09:55.6 (2.2), mem = 2923.3M
<CMD> routeDesign
#% Begin routeDesign (date=09/20 17:46:29, mem=1886.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1886.24 (MB), peak = 2504.46 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          5.5
setDesignMode -bottomRoutingLayer              2
setDesignMode -node                            N7
setDesignMode -process                         7
setDesignMode -topRoutingLayer                 7
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2935.4M, init mem=2952.1M)
*info: Placed = 11816          (Fixed = 2142)
*info: Unplaced = 0           
Placement Density:59.94%(15788/26341)
Placement Density (including fixed std cells):61.40%(16787/27340)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2936.1M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2926.6M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=09/20 17:46:29, mem=1798.8M)

globalDetailRoute

#Start globalDetailRoute on Sat Sep 20 17:46:29 2025
#
#Generating timing data, please wait...
#9809 total nets, 9808 already routed, 9808 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.70 (MB), peak = 2504.46 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -0.019 -> -0.010, r2r 0.000 -> 0.000, unit 1.000, clk period 1.843 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1907.64 (MB), peak = 2504.46 (MB)
#Library Standard Delay: 5.50ps
#Slack threshold: 11.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1908.52 (MB), peak = 2504.46 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.34 (MB), peak = 2504.46 (MB)
#Default setup view is reset to view_tc.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1932.36 (MB), peak = 2504.46 (MB)
#Current view: view_tc 
#Current enabled view: view_tc 
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:04, memory = 1927.90 (MB), peak = 2504.46 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=9852)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Start routing data preparation on Sat Sep 20 17:46:34 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 9850 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1940.94 (MB), peak = 2504.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1944.57 (MB), peak = 2504.46 (MB)
#Start instance access analysis using 8 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.11 (MB)
#Total memory = 1944.68 (MB)
#Peak memory = 2504.46 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 166
#	(M4)135 (M6)31 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 166
#	net priority                  : 166
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |       166 |
#| Preferred Layer Effort   |       166 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (4)         |      135 |
#| M6 (6)         |       31 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1944.70 (MB), peak = 2504.46 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 44 (skipped).
#Total number of routable nets = 9808.
#Total number of nets in the design = 9852.
#9808 routable nets do not have any wires.
#9808 nets will be global routed.
#166 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#
#Finished routing data preparation on Sat Sep 20 17:46:34 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.14 (MB)
#Total memory = 1945.30 (MB)
#Peak memory = 2504.46 (MB)
#
#
#Start global routing on Sat Sep 20 17:46:34 2025
#
#
#Start global routing initialization on Sat Sep 20 17:46:34 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Sep 20 17:46:34 2025
#
#Start routing resource analysis on Sat Sep 20 17:46:34 2025
#
#Routing resource analysis is done on Sat Sep 20 17:46:34 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         985         169        6724     0.00%
#  M3             V        1005         232        6724    15.47%
#  M4             H         814          92        6724     0.00%
#  M5             V         805          19        6724     0.00%
#  M6             H         376          36        6724     7.27%
#  M7             V         383          30        6724     7.08%
#  --------------------------------------------------------------
#  Total                   4369      10.29%       40344     4.97%
#
#
#
#
#Global routing data preparation is done on Sat Sep 20 17:46:34 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1944.21 (MB), peak = 2504.46 (MB)
#
#
#Global routing initialization is done on Sat Sep 20 17:46:34 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1944.29 (MB), peak = 2504.46 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1945.89 (MB), peak = 2504.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1945.99 (MB), peak = 2504.46 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 3...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1942.61 (MB), peak = 2504.46 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1942.57 (MB), peak = 2504.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 44 (skipped).
#Total number of routable nets = 9808.
#Total number of nets in the design = 9852.
#
#9808 routable nets have routed wires.
#166 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          166               166            9642  
#------------------------------------------------------------
#        Total          166               166            9642  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          166               166            9642  
#------------------------------------------------------------
#        Total          166               166            9642  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2            7(0.10%)      1(0.01%)   (0.12%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      7(0.02%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.02% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |        315.00 |        813.00 |     8.64   103.68   168.48   172.80 |
[hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(H)    |         39.00 |         39.00 |   177.12     4.32   178.28   172.80 |
[hotspot] |   M7(V)    |         39.00 |         39.00 |     4.32   177.12   172.80   177.99 |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M1)   315.00 | (M1)   813.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 197770 um.
#Total half perimeter of net bounding box = 176286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30563 um.
#Total wire length on LAYER M3 = 36225 um.
#Total wire length on LAYER M4 = 53334 um.
#Total wire length on LAYER M5 = 46762 um.
#Total wire length on LAYER M6 = 21706 um.
#Total wire length on LAYER M7 = 9180 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 87225
#Up-Via Summary (total 87225):
#           
#-----------------------
# M1              35142
# M2              26622
# M3              12702
# M4               9203
# M5               2495
# M6               1061
#-----------------------
#                 87225 
#
#Total number of involved regular nets 3206
#Maximum src to sink distance  186.8
#Average of max src_to_sink distance  35.2
#Average of ave src_to_sink distance  23.9
#Total number of involved priority nets 166
#Maximum src to sink distance for priority net 173.3
#Average of max src_to_sink distance for priority net 67.4
#Average of ave src_to_sink distance for priority net 45.3
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -3.68 (MB)
#Total memory = 1941.61 (MB)
#Peak memory = 2504.46 (MB)
#
#Finished global routing on Sat Sep 20 17:46:50 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1940.81 (MB), peak = 2504.46 (MB)
#Start Track Assignment.
#Done with 21093 horizontal wires in 3 hboxes and 19583 vertical wires in 3 hboxes.
#Done with 4315 horizontal wires in 3 hboxes and 3048 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         29966.71 	  0.13%  	  0.00% 	  0.00%
# M3         35460.29 	  0.07%  	  0.00% 	  0.00%
# M4         53283.33 	  0.03%  	  0.00% 	  0.00%
# M5         46619.37 	  0.03%  	  0.00% 	  0.00%
# M6         21724.82 	  0.46%  	  0.00% 	  0.00%
# M7          9217.81 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      196272.33  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 194390 um.
#Total half perimeter of net bounding box = 176286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 29365 um.
#Total wire length on LAYER M3 = 35094 um.
#Total wire length on LAYER M4 = 52878 um.
#Total wire length on LAYER M5 = 46315 um.
#Total wire length on LAYER M6 = 21585 um.
#Total wire length on LAYER M7 = 9153 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 87225
#Up-Via Summary (total 87225):
#           
#-----------------------
# M1              35142
# M2              26622
# M3              12702
# M4               9203
# M5               2495
# M6               1061
#-----------------------
#                 87225 
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1940.97 (MB), peak = 2504.46 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        M6        M7        Total 
#	367       406       118       112       1003      
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Generating the tQuantus model file automatically.
#num_tile=18184 avg_aspect_ratio=1.238918 
#Vertical num_row 49 per_row= 368 halo= 49000 
#hor_num_col = 87 final aspect_ratio= 1.164872
#Build RC corners: cpu time = 00:00:22, elapsed time = 00:00:25, memory = 1957.11 (MB), peak = 2504.46 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 1961.37 (MB)
#Peak memory = 2504.46 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 2861 horizontal wires in 3 hboxes and 3644 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with 8 threads on machine with  2.79GHz 512KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#Total 9808 nets were built. 230 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:01 .
#   Increased memory =   136.20 (MB), total memory =  2099.08 (MB), peak memory =  2504.46 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1984.13 (MB), peak = 2504.46 (MB)
#RC Statistics: 48964 Res, 32554 Ground Cap, 45 XCap (Edge to Edge)
#RC V/H edge ratio: 0.42, Avg V/H Edge Length: 7174.22 (31576), Avg L-Edge Length: 24087.43 (13009)
#Register nets and terms for rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_wlFIwr.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 68894 nodes, 59086 edges, and 100 xcaps
#230 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_wlFIwr.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3171.871M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_wlFIwr.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell misty has rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_wlFIwr.rcdb.d specified
Cell misty, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 3139.871M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 39.23 (MB)
#Total memory = 1980.44 (MB)
#Peak memory = 2504.46 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -1.635 -> -0.887, r2r 0.000 -> 0.000, unit 1.000, clk period 1.843 (ns)
#Stage 1: cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1999.42 (MB), peak = 2504.46 (MB)
#Library Standard Delay: 5.50ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2000.30 (MB), peak = 2504.46 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2000.94 (MB), peak = 2504.46 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = -1.499573 (late)
*** writeDesignTiming (0:00:00.7) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2001.23 (MB), peak = 2504.46 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 9808
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |       166 |
#| Preferred Layer Effort   |       166 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (4)         |      135 |
#| M6 (6)         |       31 |
#+----------------+----------+
#
#----------------------------------------------------
Current (total cpu=0:22:48, real=0:11:04, peak res=2504.5M, current mem=1775.7M)
misty
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1786.5M, current mem=1786.5M)
Current (total cpu=0:22:49, real=0:11:04, peak res=2504.5M, current mem=1786.5M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.46 (MB), peak = 2504.46 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 9808
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 352 horizontal wires in 3 hboxes and 427 vertical wires in 3 hboxes.
#Done with 45 horizontal wires in 3 hboxes and 89 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         29934.95 	  0.08%  	  0.00% 	  0.00%
# M3         35446.85 	  0.05%  	  0.00% 	  0.00%
# M4         53269.41 	  0.03%  	  0.00% 	  0.00%
# M5         46614.48 	  0.02%  	  0.00% 	  0.00%
# M6         21732.47 	  0.46%  	  0.00% 	  0.00%
# M7          9216.13 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      196214.29  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 194347 um.
#Total half perimeter of net bounding box = 176286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 29326 um.
#Total wire length on LAYER M3 = 35088 um.
#Total wire length on LAYER M4 = 52870 um.
#Total wire length on LAYER M5 = 46314 um.
#Total wire length on LAYER M6 = 21595 um.
#Total wire length on LAYER M7 = 9155 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 87225
#Up-Via Summary (total 87225):
#           
#-----------------------
# M1              35142
# M2              26622
# M3              12702
# M4               9203
# M5               2495
# M6               1061
#-----------------------
#                 87225 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1787.72 (MB), peak = 2504.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:00:53
#Increased memory = -149.47 (MB)
#Total memory = 1787.73 (MB)
#Peak memory = 2504.46 (MB)
#Using multithreading with 8 threads.
#Start reading timing information from file .timing_file_14494.tif.gz ...
#Read in timing information for 200 ports, 9674 instances from timing file .timing_file_14494.tif.gz.
#
#Start Detail Routing...
#start initial detail routing ...
#   number of violations = 3484
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            7        0        0        0       38     1263        0     1308
#	M2          177      189      341        0       90        0       47      844
#	M3           88       63       77       84       47        0        4      363
#	M4            0       19       38       92      588        0       56      793
#	M5            0        3        6        3        0        0        8       20
#	M6          136        1        3        5        9        0        1      155
#	M7            1        0        0        0        0        0        0        1
#	Totals      409      275      465      184      772     1263      116     3484
#cpu time = 00:01:34, elapsed time = 00:00:12, memory = 1900.16 (MB), peak = 2504.46 (MB)
#start 1st optimization iteration ...
#   number of violations = 1117
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            0        0        0        0        0      414        0      414
#	M2           57      109       41        0       50        0        3      260
#	M3           22       17        6        7       16        0        2       70
#	M4            0        4        0       12      263        0        7      286
#	M5            0        0        0        0        0        0        0        0
#	M6           83        0        0        1        1        0        0       85
#	M7            2        0        0        0        0        0        0        2
#	Totals      164      130       47       20      330      414       12     1117
#cpu time = 00:00:57, elapsed time = 00:00:07, memory = 1896.47 (MB), peak = 2504.46 (MB)
#start 2nd optimization iteration ...
#   number of violations = 300
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color    EolKO   CorSpc   NUTWre   Totals
#	M1            0        0        0        0        0        0       93       93
#	M2           10       20        9        0       18        0        0       57
#	M3            1        1        0        0        1        0        0        3
#	M4            0        2        0        2      106        2        0      112
#	M5            0        0        0        0        0        0        0        0
#	M6           31        0        0        0        3        0        0       34
#	M7            1        0        0        0        0        0        0        1
#	Totals       43       23        9        2      128        2       93      300
#cpu time = 00:00:36, elapsed time = 00:00:05, memory = 1890.87 (MB), peak = 2504.46 (MB)
#start 3rd optimization iteration ...
#   number of violations = 156
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color   CutSpc    EolKO   NUTWre   Totals
#	M1            0        0        0        0        0        0       41       41
#	M2            8       12        5        0        0       11        0       36
#	M3            0        0        0        0        0        1        0        1
#	M4            0        0        0        1        1       49        0       51
#	M5            0        0        0        0        0        0        0        0
#	M6           25        0        0        0        0        1        0       26
#	M7            1        0        0        0        0        0        0        1
#	Totals       34       12        5        1        1       62       41      156
#cpu time = 00:00:10, elapsed time = 00:00:02, memory = 1889.80 (MB), peak = 2504.46 (MB)
#start 4th optimization iteration ...
#   number of violations = 74
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        9        9
#	M2            5        7        6        3        1        3        0       25
#	M3            2        2        0        0        0        0        0        4
#	M4            0        1        1       25        1        0        0       28
#	M5            0        0        0        0        0        0        0        0
#	M6            6        0        0        2        0        0        0        8
#	Totals       13       10        7       30        2        3        9       74
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1889.95 (MB), peak = 2504.46 (MB)
#start 5th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0        8        8
#	M2            4        4        2        3        0       13
#	M3            0        0        0        0        0        0
#	M4            0        0        0       13        0       13
#	M5            0        0        0        0        0        0
#	M6            1        0        0        0        0        1
#	Totals        5        4        2       16        8       35
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1889.74 (MB), peak = 2504.46 (MB)
#start 6th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         EOLSpc    EolKO   NUTWre   Totals
#	M1            0        0        4        4
#	M2            1        0        0        1
#	M3            0        0        0        0
#	M4            0        9        0        9
#	Totals        1        9        4       14
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1889.82 (MB), peak = 2504.46 (MB)
#start 7th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         EOLSpc    EolKO   NUTWre   Totals
#	M1            0        0        2        2
#	M2            1        0        0        1
#	M3            0        0        0        0
#	M4            0        3        0        3
#	Totals        1        3        2        6
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1888.61 (MB), peak = 2504.46 (MB)
#start 8th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         EOLSpc    EolKO   NUTWre   Totals
#	M1            0        0        1        1
#	M2            1        1        0        2
#	M3            0        0        0        0
#	M4            0        1        0        1
#	Totals        1        2        1        4
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1888.59 (MB), peak = 2504.46 (MB)
#start 9th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         EOLSpc   NUTWre   Totals
#	M1            0        1        1
#	M2            1        0        1
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1889.49 (MB), peak = 2504.46 (MB)
#start 10th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         EOLSpc   NUTWre   Totals
#	M1            0        1        1
#	M2            1        0        1
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.11 (MB), peak = 2504.46 (MB)
#start 11th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          EolKO   NUTWre   Totals
#	M1            0        1        1
#	M2            0        0        0
#	M3            0        0        0
#	M4            2        0        2
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.95 (MB), peak = 2504.46 (MB)
#start 12th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          EolKO   NUTWre   Totals
#	M1            0        1        1
#	M2            0        0        0
#	M3            0        0        0
#	M4            2        0        2
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.01 (MB), peak = 2504.46 (MB)
#start 13th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   NUTWre   Totals
#	M1            0        1        1
#	M2            0        0        0
#	M3            0        0        0
#	M4            1        0        1
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.89 (MB), peak = 2504.46 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.91 (MB), peak = 2504.46 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.80 (MB), peak = 2504.46 (MB)
#start 16th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.75 (MB), peak = 2504.46 (MB)
#Complete Detail Routing.
#Total wire length = 200965 um.
#Total half perimeter of net bounding box = 176286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41287 um.
#Total wire length on LAYER M3 = 44451 um.
#Total wire length on LAYER M4 = 46837 um.
#Total wire length on LAYER M5 = 39302 um.
#Total wire length on LAYER M6 = 20333 um.
#Total wire length on LAYER M7 = 8755 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98370
#Up-Via Summary (total 98370):
#           
#-----------------------
# M1              36475
# M2              37138
# M3              12301
# M4               8690
# M5               2619
# M6               1147
#-----------------------
#                 98370 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:32
#Elapsed time = 00:00:29
#Increased memory = 100.10 (MB)
#Total memory = 1887.83 (MB)
#Peak memory = 2504.46 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 0
#Complete Detail Routing.
#Total wire length = 200965 um.
#Total half perimeter of net bounding box = 176286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41287 um.
#Total wire length on LAYER M3 = 44451 um.
#Total wire length on LAYER M4 = 46837 um.
#Total wire length on LAYER M5 = 39302 um.
#Total wire length on LAYER M6 = 20333 um.
#Total wire length on LAYER M7 = 8755 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98370
#Up-Via Summary (total 98370):
#           
#-----------------------
# M1              36475
# M2              37138
# M3              12301
# M4               8690
# M5               2619
# M6               1147
#-----------------------
#                 98370 
#
#Total number of DRC violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1887.76 (MB), peak = 2504.46 (MB)
#
#Start Post Route via swapping...
#98.22% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1887.47 (MB), peak = 2504.46 (MB)
#CELL_VIEW misty,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 200965 um.
#Total half perimeter of net bounding box = 176286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41287 um.
#Total wire length on LAYER M3 = 44451 um.
#Total wire length on LAYER M4 = 46837 um.
#Total wire length on LAYER M5 = 39302 um.
#Total wire length on LAYER M6 = 20333 um.
#Total wire length on LAYER M7 = 8755 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98370
#Up-Via Summary (total 98370):
#           
#-----------------------
# M1              36475
# M2              37138
# M3              12301
# M4               8690
# M5               2619
# M6               1147
#-----------------------
#                 98370 
#
#detailRoute Statistics:
#Cpu time = 00:03:38
#Elapsed time = 00:00:30
#Increased memory = 99.74 (MB)
#Total memory = 1887.47 (MB)
#Peak memory = 2504.46 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:04:48
#Elapsed time = 00:01:27
#Increased memory = 79.32 (MB)
#Total memory = 1878.15 (MB)
#Peak memory = 2504.46 (MB)
#Number of warnings = 6
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Sep 20 17:47:56 2025
#
% End globalDetailRoute (date=09/20 17:47:56, total cpu=0:04:48, real=0:01:27, peak res=2304.9M, current mem=1867.4M)
#Default setup view is reset to view_tc.
#Default setup view is reset to view_tc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:04:49, elapsed time = 00:01:28, memory = 1848.34 (MB), peak = 2504.46 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=09/20 17:47:57, total cpu=0:04:49, real=0:01:28, peak res=2304.9M, current mem=1848.3M)
<CMD> editPowerVia -delete_vias 1 -top_layer 7 -bottom_layer 6
#% Begin editPowerVia (date=09/20 17:47:57, mem=1848.3M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 60 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.9M, current mem=1850.9M)
<CMD> editPowerVia -delete_vias 1 -top_layer 6 -bottom_layer 5
#% Begin editPowerVia (date=09/20 17:47:57, mem=1850.9M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 84 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1850.9M, current mem=1850.9M)
<CMD> editPowerVia -delete_vias 1 -top_layer 5 -bottom_layer 4
#% Begin editPowerVia (date=09/20 17:47:57, mem=1850.9M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 84 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.9M, current mem=1850.9M)
<CMD> editPowerVia -delete_vias 1 -top_layer 4 -bottom_layer 3
#% Begin editPowerVia (date=09/20 17:47:57, mem=1850.9M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 260 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.9M, current mem=1850.9M)
<CMD> editPowerVia -delete_vias 1 -top_layer 3 -bottom_layer 2
#% Begin editPowerVia (date=09/20 17:47:57, mem=1850.9M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 2002 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1851.0M, current mem=1851.0M)
<CMD> editPowerVia -delete_vias 1 -top_layer 2 -bottom_layer 1
#% Begin editPowerVia (date=09/20 17:47:57, mem=1851.0M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 154 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.0M, current mem=1851.0M)
<CMD> editPowerVia -add_vias 1
#% Begin editPowerVia (date=09/20 17:47:57, mem=1851.0M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.

Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 6.30) (171.79, 6.37).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 50.58) (171.79, 50.65).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 28.98) (171.79, 29.05).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 93.78) (171.79, 93.85).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 72.18) (171.79, 72.25).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 115.38) (171.79, 115.45).
Clone Via Engine is enabled.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 136.98) (171.79, 137.05).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 158.58) (171.79, 158.65).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 51.66) (171.79, 51.73).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 7.38) (171.79, 7.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 94.86) (171.79, 94.93).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 73.26) (171.79, 73.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 138.06) (171.79, 138.13).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 30.06) (171.79, 30.13).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 116.46) (171.79, 116.53).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 159.66) (171.79, 159.73).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 52.74) (171.79, 52.81).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 8.46) (171.79, 8.53).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 139.14) (171.79, 139.21).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 95.94) (171.79, 96.01).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
ViaGen created 4492 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |      2002      |        0       |
|   V2   |      2002      |        0       |
|   V3   |       260      |        0       |
|   V4   |       84       |        0       |
|   V5   |       84       |        0       |
|   V6   |       60       |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=09/20 17:47:58, total cpu=0:00:00.8, real=0:00:00.0, peak res=1852.3M, current mem=1852.3M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3098.02 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'misty' of instances=11816 and nets=9852 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design misty.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3110.031M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=3181.7)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9809
End delay calculation. (MEM=3706.69 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3547.3 CPU=0:00:03.8 REAL=0:00:02.0)
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   data_out[39]       (^) checked with  leading edge of 'clk'
Beginpoint: round_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_tc
Other End Arrival Time          0.000
- External Delay              925.000
+ Phase Shift                 1843.000
= Required Time               918.000
- Arrival Time                924.400
= Slack Time                   -6.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |          Cell           |  Delay | Arrival | Required | 
     |                              |                |                         |        |  Time   |   Time   | 
     |------------------------------+----------------+-------------------------+--------+---------+----------| 
     | round_reg_reg[2]             | CLK ^          |                         |        |   0.000 |   -6.400 | 
     | round_reg_reg[2]             | CLK ^ -> Q ^   | DFFHQx4_ASAP7_75t_SL    | 47.300 |  47.300 |   40.900 | 
     | FE_OCPC1132_round_reg_2      | A ^ -> Y v     | INVx4_ASAP7_75t_SL      |  9.100 |  56.400 |   50.000 | 
     | g29324__7482_dup1            | A v -> Y v     | AND2x4_ASAP7_75t_SL     | 16.600 |  73.000 |   66.600 | 
     | g29301__5107_dup1            | A v -> Y ^     | NAND2x1p5_ASAP7_75t_SL  |  9.000 |  82.000 |   75.600 | 
     | FE_RC_1014_0                 | B ^ -> Y v     | NOR3xp33_ASAP7_75t_SL   | 12.300 |  94.300 |   87.900 | 
     | FE_RC_756_0                  | D v -> Y ^     | NOR4xp75_ASAP7_75t_SL   | 18.600 | 112.900 |  106.500 | 
     | FE_RC_849_0                  | A1 ^ -> Y v    | AOI21x1_ASAP7_75t_SL    | 14.100 | 127.000 |  120.600 | 
     | FE_OCPC650_FE_RN_98_0        | A v -> Y v     | BUFx6f_ASAP7_75t_SL     | 24.300 | 151.300 |  144.900 | 
     | FE_OCPC652_FE_RN_98_0        | A v -> Y ^     | INVx6_ASAP7_75t_SL      | 11.500 | 162.800 |  156.400 | 
     | g28625__7410                 | B1 ^ -> Y ^    | AO221x2_ASAP7_75t_SL    | 25.600 | 188.400 |  182.000 | 
     | g28524__2802                 | A ^ -> Y v     | NOR2x1p5_ASAP7_75t_SL   | 10.800 | 199.200 |  192.800 | 
     | g28473__4733                 | B v -> Y v     | XNOR2x1_ASAP7_75t_SL    | 21.300 | 220.500 |  214.100 | 
     | FE_OCPC1002_randomize_n_1356 | A v -> Y ^     | INVx2_ASAP7_75t_SL      |  7.600 | 228.100 |  221.700 | 
     | g101218_dup                  | A2 ^ -> Y ^    | OA21x2_ASAP7_75t_SL     | 16.900 | 245.000 |  238.600 | 
     | g101200_dup                  | A ^ -> Y ^     | AND2x4_ASAP7_75t_SL     | 18.900 | 263.900 |  257.500 | 
     | FE_RC_35_1                   | A ^ -> Y ^     | XOR2x1_ASAP7_75t_SL     | 18.100 | 282.000 |  275.600 | 
     | FE_RC_36_0                   | A ^ -> Y v     | INVx3_ASAP7_75t_SL      |  9.400 | 291.400 |  285.000 | 
     | g100812_dup1                 | A v -> Y v     | AND2x6_ASAP7_75t_SL     | 23.300 | 314.700 |  308.300 | 
     | FE_DBTC18_n_1734             | A v -> Y ^     | INVx5_ASAP7_75t_SL      | 16.900 | 331.600 |  325.200 | 
     | FE_RC_115_0                  | A ^ -> Y v     | NOR2x1p5_ASAP7_75t_SL   | 10.200 | 341.800 |  335.400 | 
     | g102235                      | C2 v -> Y v    | AO222x2_ASAP7_75t_SL    | 29.000 | 370.800 |  364.400 | 
     | g99716                       | B v -> Y ^     | NOR4xp75_ASAP7_75t_SL   | 20.400 | 391.200 |  384.800 | 
     | g99671                       | B ^ -> Y v     | NAND3x1_ASAP7_75t_SL    | 11.000 | 402.200 |  395.800 | 
     | g99643_dup                   | A1 v -> Y ^    | AOI22x1_ASAP7_75t_SL    | 17.000 | 419.200 |  412.800 | 
     | FE_RC_91_0                   | B ^ -> Y v     | NAND2x2_ASAP7_75t_SL    |  8.900 | 428.100 |  421.700 | 
     | g99613_dup                   | A v -> Y v     | XOR2x2_ASAP7_75t_SL     | 24.400 | 452.500 |  446.100 | 
     | g99394                       | A v -> Y v     | AND2x6_ASAP7_75t_SL     | 23.300 | 475.800 |  469.400 | 
     | FE_OCPC2511_n_3020           | A v -> Y v     | BUFx6f_ASAP7_75t_SL     | 19.600 | 495.400 |  489.000 | 
     | g99233                       | B v -> Y v     | AND2x4_ASAP7_75t_SL     | 16.100 | 511.500 |  505.100 | 
     | FE_RC_222_0                  | B2 v -> Y ^    | AOI22x1_ASAP7_75t_SL    | 10.500 | 522.000 |  515.600 | 
     | g98572                       | A ^ -> Y v     | NAND2x1_ASAP7_75t_SL    |  7.900 | 529.900 |  523.500 | 
     | FE_RC_99_1                   | D v -> Y ^     | NOR4xp75_ASAP7_75t_SL   | 23.000 | 552.900 |  546.500 | 
     | g97970                       | A2 ^ -> Y ^    | OA21x2_ASAP7_75t_SL     | 22.700 | 575.600 |  569.200 | 
     | FE_RC_270_1                  | B ^ -> Y v     | NAND4xp75_ASAP7_75t_SL  | 13.300 | 588.900 |  582.500 | 
     | g97790                       | B v -> Y v     | AND2x4_ASAP7_75t_SL     | 23.900 | 612.800 |  606.400 | 
     | g97718                       | B v -> Y v     | AND2x4_ASAP7_75t_SL     | 19.800 | 632.600 |  626.200 | 
     | g97616                       | A1 v -> Y ^    | AOI22x1_ASAP7_75t_SL    | 11.100 | 643.700 |  637.300 | 
     | FE_RC_244_1                  | C ^ -> Y v     | OAI221xp5_ASAP7_75t_SL  | 18.200 | 661.900 |  655.500 | 
     | FE_RC_236_0                  | B v -> Y ^     | NOR4xp75_ASAP7_75t_SL   | 25.000 | 686.900 |  680.500 | 
     | g97365                       | B ^ -> Y v     | NAND2x1p5_ASAP7_75t_SL  | 11.000 | 697.900 |  691.500 | 
     | g97319                       | B v -> Y ^     | NOR2x1_ASAP7_75t_SL     |  9.400 | 707.300 |  700.900 | 
     | g97314_dup                   | B ^ -> Y ^     | OR2x6_ASAP7_75t_SL      | 24.500 | 731.800 |  725.400 | 
     | g97121_dup1                  | B ^ -> Y ^     | AND2x4_ASAP7_75t_SL     | 18.600 | 750.400 |  744.000 | 
     | g96996_dup                   | B ^ -> Y ^     | AND2x2_ASAP7_75t_SL     | 19.100 | 769.500 |  763.100 | 
     | g96806_dup1                  | B ^ -> Y ^     | AND2x4_ASAP7_75t_SL     | 20.900 | 790.400 |  784.000 | 
     | g96579                       | B ^ -> Y v     | NAND2xp5_ASAP7_75t_SL   | 10.100 | 800.500 |  794.100 | 
     | FE_OFC1752_n_5423            | A v -> Y ^     | INVx1_ASAP7_75t_SL      |  8.800 | 809.300 |  802.900 | 
     | FE_RC_816_0                  | A ^ -> Y v     | NOR2x1_ASAP7_75t_SL     |  8.400 | 817.700 |  811.300 | 
     | FE_RC_886_0                  | B v -> Y ^     | NAND3xp33_ASAP7_75t_SL  |  9.600 | 827.300 |  820.900 | 
     | g102027                      | C ^ -> Y v     | O2A1O1Ixp5_ASAP7_75t_SL | 12.200 | 839.500 |  833.100 | 
     | g96119__6783                 | A2 v -> Y ^    | AOI21x1_ASAP7_75t_SL    | 15.700 | 855.200 |  848.800 | 
     | g96097__8246                 | B ^ -> Y v     | NOR2x1_ASAP7_75t_SL     | 11.000 | 866.200 |  859.800 | 
     | FE_RC_220_0                  | A1 v -> Y ^    | AOI21x1_ASAP7_75t_SL    | 10.800 | 877.000 |  870.600 | 
     | g96055__5477                 | A ^ -> Y v     | NAND2x1p5_ASAP7_75t_SL  |  7.300 | 884.300 |  877.900 | 
     | FE_RC_43_0                   | B v -> Y v     | XNOR2x1_ASAP7_75t_SL    | 19.200 | 903.500 |  897.100 | 
     | FE_RC_41_0                   | A2 v -> Y ^    | OAI21x1_ASAP7_75t_SL    | 19.600 | 923.100 |  916.700 | 
     |                              | data_out[39] ^ |                         |  1.300 | 924.400 |  918.000 | 
     +-------------------------------------------------------------------------------------------------------+ 

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1897.3M, totSessionCpu=0:26:38 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           5.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -timingEngine                                  .timing_file_14494.tif.gz
setDesignMode -bottomRoutingLayer                               2
setDesignMode -node                                             N7
setDesignMode -process                                          7
setDesignMode -topRoutingLayer                                  7
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { view_tc }
setOptMode -activeSetupViews                                    { view_tc }
setOptMode -autoSetupViews                                      { view_tc}
setOptMode -autoTDGRSetupViews                                  { view_tc}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_dpt_flow                             true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               forcedIdeal
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:26:38.4/0:11:59.9 (2.2), mem = 3224.5M
*** InitOpt #2 [begin] : totSession cpu/real = 0:26:38.4/0:11:59.9 (2.2), mem = 3224.5M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2115.3M, totSessionCpu=0:26:39 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin checking placement ... (start mem=3212.5M, init mem=3276.5M)
*info: Placed = 11816          (Fixed = 2142)
*info: Unplaced = 0           
Placement Density:59.94%(15788/26341)
Placement Density (including fixed std cells):61.40%(16787/27340)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:00.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=3212.5M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** InitOpt #2 [finish] : cpu/real = 0:00:02.3/0:00:01.0 (2.4), totSession cpu/real = 0:26:40.7/0:12:00.9 (2.2), mem = 3212.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=9852)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sat Sep 20 17:48:27 2025
#
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1945.70 (MB), peak = 2504.46 (MB)
#Start routing data preparation on Sat Sep 20 17:48:27 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 9850 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1952.59 (MB), peak = 2504.46 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1954.31 (MB), peak = 2504.46 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1954.31 (MB)
#Peak memory = 2504.46 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with 8 threads on machine with  2.79GHz 512KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#Total 9808 nets were built. 220 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   196.34 (MB), total memory =  2150.73 (MB), peak memory =  2504.46 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_WBizD6.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1979.18 (MB), peak = 2504.46 (MB)
#RC Statistics: 62034 Res, 35508 Ground Cap, 428 XCap (Edge to Edge)
#RC V/H edge ratio: 0.54, Avg V/H Edge Length: 9028.24 (32955), Avg L-Edge Length: 14703.80 (17555)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_WBizD6.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 71848 nodes, 62040 edges, and 898 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.11 (MB), peak = 2504.46 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_WBizD6.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3236.805M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_WBizD6.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell misty has rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_WBizD6.rcdb.d specified
Cell misty, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 3236.805M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 22.73 (MB)
#Total memory = 1975.32 (MB)
#Peak memory = 2504.46 (MB)
#
#220 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42211860)
#Calculate SNet Signature in MT (83795855)
#Run time and memory report for RC extraction:
#RC extraction running on  2.79GHz 512KB Cache 64CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/8, scale score = 0.18.
#    Increased memory =     0.01 (MB), total memory =  1945.94 (MB), peak memory =  2504.46 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1945.93 (MB), peak memory =  2504.46 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.45/8, scale score = 0.93.
#    Increased memory =     0.01 (MB), total memory =  1945.93 (MB), peak memory =  2504.46 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1945.91 (MB), peak memory =  2504.46 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.73/8, scale score = 0.84.
#    Increased memory =     0.02 (MB), total memory =  1945.93 (MB), peak memory =  2504.46 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.44/8, scale score = 0.68.
#    Increased memory =     0.97 (MB), total memory =  1945.91 (MB), peak memory =  2504.46 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=3179.93 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:26:50.2/0:12:05.8 (2.2), mem = 3179.9M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3230.59)
Total number of fetched objects 9809
End delay calculation. (MEM=3909.88 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3750.48 CPU=0:00:03.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:02.0 totSessionCpu=0:26:55 mem=3750.5M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.5 real=0:00:03.0 totSessionCpu=0:26:55 mem=3750.5M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3761.29)
Total number of fetched objects 9809
AAE_INFO-618: Total number of nets in the design is 9852,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3742.37 CPU=0:00:04.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3742.37 CPU=0:00:04.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3742.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3742.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3344.52)
Glitch Analysis: View view_tc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View view_tc -- Total Number of Nets Analyzed = 9809. 
Total number of fetched objects 9809
AAE_INFO-618: Total number of nets in the design is 9852,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3871.77 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3871.77 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:02.0 totSessionCpu=0:27:03 mem=3869.8M)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.863  | -0.011  |
|           TNS (ns):| -0.148  |  0.000  | -0.148  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   399   |   332   |   399   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.938%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:13.4/0:00:05.0 (2.7), totSession cpu/real = 0:27:03.7/0:12:10.9 (2.2), mem = 3900.3M
**optDesign ... cpu = 0:00:26, real = 0:00:12, mem = 2180.0M, totSessionCpu=0:27:04 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3357.77M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #4 [begin] : totSession cpu/real = 0:27:04.3/0:12:11.0 (2.2), mem = 3357.8M
Info: 8 clock nets excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.15|       0|       0|       0| 59.94%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.15|       0|       0|       0| 59.94%| 0:00:00.0|  3923.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        135 | default  |
| M6 (z=6)  |         31 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3923.5M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:02.0/0:00:01.7 (1.2), totSession cpu/real = 0:27:06.2/0:12:12.7 (2.2), mem = 3462.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:29, real = 0:00:13, mem = 2265.7M, totSessionCpu=0:27:06 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3462.45M).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.02min mem=3462.5M)
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.863  | -0.011  |
|           TNS (ns):| -0.148  |  0.000  | -0.148  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   399   |   332   |   399   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.938%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:14, mem = 2264.6M, totSessionCpu=0:27:07 **
*** Timing NOT met, worst failing slack is -0.011
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 8 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:27:06.9/0:12:13.1 (2.2), mem = 3631.6M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 8 clock nets excluded
*info: 41 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.148 Density 59.94
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.011|-0.148|
|reg2reg   | 0.863| 0.000|
|HEPG      | 0.863| 0.000|
|All Paths |-0.011|-0.148|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+
|  -0.011|   -0.011|  -0.148|   -0.148|   59.94%|   0:00:00.0| 3938.7M|   view_tc|  default| data_out[39]                 |
|   0.000|    0.000|   0.000|    0.000|   60.22%|   0:00:01.0| 4417.7M|   view_tc|       NA| NA                           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:01.0 mem=4417.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.2 real=0:00:01.0 mem=4417.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.867|0.000|
|HEPG      |0.867|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 60.22
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.867|0.000|
|HEPG      |0.867|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |        138 | default  |
| M6 (z=6)  |         31 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:07.9 real=0:00:02.0 mem=4417.7M) ***
*** WnsOpt #2 [finish] : cpu/real = 0:00:09.9/0:00:03.8 (2.6), totSession cpu/real = 0:27:16.8/0:12:16.8 (2.2), mem = 3730.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:40, real = 0:00:18, mem = 2408.4M, totSessionCpu=0:27:18 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3731.37M, totSessionCpu=0:27:18).
**optDesign ... cpu = 0:00:40, real = 0:00:18, mem = 2407.5M, totSessionCpu=0:27:18 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:27:18 mem=3964.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3964.1MB
Summary Report:
Instances move: 0 (out of 9685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3964.1MB
*** Finished refinePlace (0:27:19 mem=3964.1M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.867 ns

Start Layer Assignment ...
WNS(0.867ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 9863.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 168 (1.7%)

Set Prefer Layer Routing Effort ...
Total Net(9861) IPOed(20) PreferLayer(6) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 9863.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 230 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 295 (3.0%)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.867  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   399   |   332   |   399   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.217%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:19, mem = 2335.4M, totSessionCpu=0:27:20 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 20
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 20
*** EcoRoute #1 [begin] : totSession cpu/real = 0:27:20.3/0:12:18.7 (2.2), mem = 3668.1M

globalDetailRoute

#Start globalDetailRoute on Sat Sep 20 17:48:44 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=9863)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 44 (skipped).
#Total number of routable nets = 9819.
#Total number of nets in the design = 9863.
#187 routable nets do not have any wires.
#9632 routable nets have routed wires.
#187 nets will be global routed.
#36 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#358 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Sat Sep 20 17:48:45 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 9861 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Processed 143/0 dirty instances, 33/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(117 insts marked dirty, reset pre-exisiting dirty flag on 117 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2260.28 (MB), peak = 2722.56 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2263.59 (MB), peak = 2722.56 (MB)
#Start instance access analysis using 8 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 2263.68 (MB)
#Peak memory = 2722.56 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Sep 20 17:48:45 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = -71.41 (MB)
#Total memory = 2263.68 (MB)
#Peak memory = 2722.56 (MB)
#
#
#Start global routing on Sat Sep 20 17:48:45 2025
#
#
#Start global routing initialization on Sat Sep 20 17:48:45 2025
#
#Number of eco nets is 187
#
#Start global routing data preparation on Sat Sep 20 17:48:45 2025
#
#Start routing resource analysis on Sat Sep 20 17:48:45 2025
#
#Routing resource analysis is done on Sat Sep 20 17:48:45 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         488         666        6724     0.00%
#  M3             V         560         677        6724    15.47%
#  M4             H         466         440        6724     0.00%
#  M5             V         536         288        6724     0.00%
#  M6             H         166         246        6724    14.05%
#  M7             V         290         123        6724     7.66%
#  --------------------------------------------------------------
#  Total                   2507      47.56%       40344     6.20%
#
#  230 nets (2.33%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Sep 20 17:48:45 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2265.48 (MB), peak = 2722.56 (MB)
#
#
#Global routing initialization is done on Sat Sep 20 17:48:45 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2265.48 (MB), peak = 2722.56 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2266.14 (MB), peak = 2722.56 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2266.14 (MB), peak = 2722.56 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 44 (skipped).
#Total number of routable nets = 9819.
#Total number of nets in the design = 9863.
#
#9819 routable nets have routed wires.
#36 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#358 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 19           17                17             151  
#-------------------------------------------------------------------------------
#        Total                 19           17                17             151  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                230          164               164            9425  
#-------------------------------------------------------------------------------
#        Total                230          164               164            9425  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            1(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 200990 um.
#Total half perimeter of net bounding box = 176380 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41309 um.
#Total wire length on LAYER M3 = 44464 um.
#Total wire length on LAYER M4 = 46832 um.
#Total wire length on LAYER M5 = 39310 um.
#Total wire length on LAYER M6 = 20320 um.
#Total wire length on LAYER M7 = 8755 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98409
#Up-Via Summary (total 98409):
#           
#-----------------------
# M1              36477
# M2              37148
# M3              12314
# M4               8702
# M5               2620
# M6               1148
#-----------------------
#                 98409 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.52 (MB)
#Total memory = 2266.20 (MB)
#Peak memory = 2722.56 (MB)
#
#Finished global routing on Sat Sep 20 17:48:46 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2265.39 (MB), peak = 2722.56 (MB)
#Start Track Assignment.
#Done with 22 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
#Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 200994 um.
#Total half perimeter of net bounding box = 176380 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41309 um.
#Total wire length on LAYER M3 = 44467 um.
#Total wire length on LAYER M4 = 46832 um.
#Total wire length on LAYER M5 = 39311 um.
#Total wire length on LAYER M6 = 20320 um.
#Total wire length on LAYER M7 = 8755 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98409
#Up-Via Summary (total 98409):
#           
#-----------------------
# M1              36477
# M2              37148
# M3              12314
# M4               8702
# M5               2620
# M6               1148
#-----------------------
#                 98409 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2265.76 (MB), peak = 2722.56 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        Total 
#	1         4         5         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = -68.90 (MB)
#Total memory = 2265.98 (MB)
#Peak memory = 2722.56 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 12.8% of the total area was rechecked for DRC, and 29.6% required routing.
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            0        0        0        0        2       21        1       24
#	M2            3        3       15        0        1        0        1       23
#	M3            2        2        1        2        0        0        0        7
#	M4            0        1        2        2        7        0        2       14
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals        6        6       18        4       10       21        4       69
#117 out of 11827 instances (1.0%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            0        0        0        0        2       21        1       24
#	M2            3        3       15        0        1        0        1       23
#	M3            2        2        1        2        0        0        0        7
#	M4            0        1        2        2        7        0        2       14
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	Totals        6        6       18        4       10       21        4       69
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 2271.80 (MB), peak = 2722.56 (MB)
#start 1st optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         EOLSpc    EolKO   CorSpc   NUTWre   Totals
#	M1            0        0        0        9        9
#	M2            0        0        0        0        0
#	M3            0        0        0        0        0
#	M4            1        9        1        0       11
#	Totals        1        9        1        9       20
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2264.88 (MB), peak = 2722.56 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          EolKO   NUTWre   Totals
#	M1            0        1        1
#	M2            0        0        0
#	M3            0        0        0
#	M4            4        0        4
#	Totals        4        1        5
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2264.52 (MB), peak = 2722.56 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   NUTWre   Totals
#	M1            0        1        1
#	M2            0        0        0
#	M3            0        0        0
#	M4            1        0        1
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2264.25 (MB), peak = 2722.56 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2264.53 (MB), peak = 2722.56 (MB)
#start 5th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2264.29 (MB), peak = 2722.56 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 201027 um.
#Total half perimeter of net bounding box = 176380 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41325 um.
#Total wire length on LAYER M3 = 44495 um.
#Total wire length on LAYER M4 = 46831 um.
#Total wire length on LAYER M5 = 39303 um.
#Total wire length on LAYER M6 = 20319 um.
#Total wire length on LAYER M7 = 8754 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98494
#Up-Via Summary (total 98494):
#           
#-----------------------
# M1              36493
# M2              37216
# M3              12312
# M4               8703
# M5               2623
# M6               1147
#-----------------------
#                 98494 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:02
#Increased memory = -1.69 (MB)
#Total memory = 2264.29 (MB)
#Peak memory = 2722.56 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 0
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 201027 um.
#Total half perimeter of net bounding box = 176380 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 41325 um.
#Total wire length on LAYER M3 = 44495 um.
#Total wire length on LAYER M4 = 46831 um.
#Total wire length on LAYER M5 = 39303 um.
#Total wire length on LAYER M6 = 20319 um.
#Total wire length on LAYER M7 = 8754 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 98494
#Up-Via Summary (total 98494):
#           
#-----------------------
# M1              36493
# M2              37216
# M3              12312
# M4               8703
# M5               2623
# M6               1147
#-----------------------
#                 98494 
#
#Total number of DRC violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2263.50 (MB), peak = 2722.56 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:02
#Increased memory = -2.48 (MB)
#Total memory = 2263.50 (MB)
#Peak memory = 2722.56 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:05
#Increased memory = -319.22 (MB)
#Total memory = 2016.15 (MB)
#Peak memory = 2722.56 (MB)
#Number of warnings = 4
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Sep 20 17:48:50 2025
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:17.8/0:00:05.2 (3.4), totSession cpu/real = 0:27:38.0/0:12:24.0 (2.2), mem = 3382.3M
**optDesign ... cpu = 0:01:00, real = 0:00:25, mem = 2009.7M, totSessionCpu=0:27:38 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=9863)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sat Sep 20 17:48:50 2025
#
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.99 (MB), peak = 2722.56 (MB)
#Start routing data preparation on Sat Sep 20 17:48:50 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 9861 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2025.84 (MB), peak = 2722.56 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /users/course/2025F/VLSIPDA202510/g114062645/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2026.84 (MB), peak = 2722.56 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2026.84 (MB)
#Peak memory = 2722.56 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with 8 threads on machine with  2.79GHz 512KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#Total 9819 nets were built. 220 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:02 .
#   Increased memory =   199.52 (MB), total memory =  2226.91 (MB), peak memory =  2722.56 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_SEyNJB.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2054.61 (MB), peak = 2722.56 (MB)
#RC Statistics: 62043 Res, 35507 Ground Cap, 428 XCap (Edge to Edge)
#RC V/H edge ratio: 0.53, Avg V/H Edge Length: 9018.97 (32943), Avg L-Edge Length: 14712.61 (17587)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_SEyNJB.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 71869 nodes, 62050 edges, and 898 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2050.48 (MB), peak = 2722.56 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_SEyNJB.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3467.652M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_SEyNJB.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell misty has rcdb /tmp/innovus_temp_14494_ic22_g114062645_wiexg2/nr14494_SEyNJB.rcdb.d specified
Cell misty, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 3467.652M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 24.69 (MB)
#Total memory = 2050.53 (MB)
#Peak memory = 2722.56 (MB)
#
#220 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(10425071)
#Calculate SNet Signature in MT (65305232)
#Run time and memory report for RC extraction:
#RC extraction running on  2.79GHz 512KB Cache 64CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.52/8, scale score = 0.19.
#    Increased memory =     0.00 (MB), total memory =  2024.70 (MB), peak memory =  2722.56 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2024.70 (MB), peak memory =  2722.56 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  7.45/8, scale score = 0.93.
#    Increased memory =     0.00 (MB), total memory =  2024.70 (MB), peak memory =  2722.56 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2024.70 (MB), peak memory =  2722.56 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.51/8, scale score = 0.81.
#    Increased memory =     0.00 (MB), total memory =  2024.70 (MB), peak memory =  2722.56 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.56/8, scale score = 0.57.
#    Increased memory =    -0.79 (MB), total memory =  2024.70 (MB), peak memory =  2722.56 (MB)
**optDesign ... cpu = 0:01:10, real = 0:00:30, mem = 2024.7M, totSessionCpu=0:27:48 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: misty
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3392.01)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 9820
AAE_INFO-618: Total number of nets in the design is 9863,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3924.87 CPU=0:00:04.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3924.87 CPU=0:00:04.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3924.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3924.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3479.02)
Glitch Analysis: View view_tc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View view_tc -- Total Number of Nets Analyzed = 9820. 
Total number of fetched objects 9820
AAE_INFO-618: Total number of nets in the design is 9863,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3995.22 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3995.22 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:27:56 mem=3993.2M)
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.865  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   399   |   332   |   399   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.217%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:19, real = 0:00:32, mem = 2264.4M, totSessionCpu=0:27:57 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:19, real = 0:00:32, mem = 2264.4M, totSessionCpu=0:27:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3508.53M, totSessionCpu=0:27:57).
**optDesign ... cpu = 0:01:19, real = 0:00:33, mem = 2264.4M, totSessionCpu=0:27:57 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:19, real = 0:00:33, mem = 2261.9M, totSessionCpu=0:27:57 **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.865  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   399   |   332   |   399   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.217%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:00:35, mem = 2266.8M, totSessionCpu=0:27:58 **
 ReSet Options after AAE Based Opt flow 
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:01:20.0/0:00:34.1 (2.3), totSession cpu/real = 0:27:58.4/0:12:34.1 (2.2), mem = 3510.8M
<CMD> report_timing
Path 1: MET Late External Delay Assertion 
Endpoint:   data_out[36]       (^) checked with  leading edge of 'clk'
Beginpoint: round_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_tc
Other End Arrival Time          0.000
- External Delay              925.000
+ Phase Shift                 1843.000
= Required Time               918.000
- Arrival Time                918.000
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |          Cell          |  Delay | Arrival | Required | 
     |                         |                |                        |        |  Time   |   Time   | 
     |-------------------------+----------------+------------------------+--------+---------+----------| 
     | round_reg_reg[2]        | CLK ^          |                        |        |   0.000 |    0.000 | 
     | round_reg_reg[2]        | CLK ^ -> Q ^   | DFFHQx4_ASAP7_75t_SL   | 47.000 |  47.000 |   47.000 | 
     | FE_OCPC1132_round_reg_2 | A ^ -> Y v     | INVx4_ASAP7_75t_SL     |  9.100 |  56.100 |   56.100 | 
     | g29324__7482_dup        | A v -> Y v     | AND2x4_ASAP7_75t_SL    | 18.600 |  74.700 |   74.700 | 
     | g29301__5107_dup        | A v -> Y ^     | NAND2xp5_ASAP7_75t_SL  | 10.000 |  84.700 |   84.700 | 
     | FE_RC_90_0              | A ^ -> Y v     | NOR3xp33_ASAP7_75t_SL  |  9.800 |  94.500 |   94.500 | 
     | g29155__7410            | B v -> Y v     | AND2x2_ASAP7_75t_SL    | 19.700 | 114.200 |  114.200 | 
     | g28925__5526_dup        | A v -> Y v     | OR2x6_ASAP7_75t_SL     | 23.000 | 137.200 |  137.200 | 
     | FE_OCPC527_FE_RN_10     | A v -> Y v     | BUFx6f_ASAP7_75t_SL    | 23.800 | 161.000 |  161.000 | 
     | g28724__5526            | B v -> Y ^     | NAND2x2_ASAP7_75t_SL   |  8.300 | 169.300 |  169.300 | 
     | g28674__5115            | A ^ -> Y v     | NAND2x1p5_ASAP7_75t_SL |  7.100 | 176.400 |  176.400 | 
     | FE_RC_343_1             | A2 v -> Y ^    | OAI21x1_ASAP7_75t_SL   | 10.500 | 186.900 |  186.900 | 
     | g28488__8428            | A ^ -> Y ^     | XOR2xp5_ASAP7_75t_SL   | 20.500 | 207.400 |  207.400 | 
     | g101774                 | B ^ -> Y ^     | OR2x2_ASAP7_75t_SL     | 17.200 | 224.600 |  224.600 | 
     | g101428                 | A ^ -> Y ^     | XNOR2x1_ASAP7_75t_SL   | 18.000 | 242.600 |  242.600 | 
     | FE_RC_10_0_dup2         | A1 ^ -> Y ^    | OA21x2_ASAP7_75t_SL    | 20.300 | 262.900 |  262.900 | 
     | g100948_dup             | A ^ -> Y ^     | XOR2x1_ASAP7_75t_SL    | 17.000 | 279.900 |  279.900 | 
     | FE_OFC1177_FE_RN_169    | A ^ -> Y ^     | BUFx3_ASAP7_75t_SL     | 15.100 | 295.000 |  295.000 | 
     | g100812_dup1            | B ^ -> Y ^     | AND2x6_ASAP7_75t_SL    | 21.500 | 316.500 |  316.500 | 
     | g100645                 | B ^ -> Y ^     | AND2x4_ASAP7_75t_SL    | 26.800 | 343.300 |  343.300 | 
     | FE_RC_86_1              | B2 ^ -> Y ^    | AO22x2_ASAP7_75t_SL    | 22.500 | 365.800 |  365.800 | 
     | FE_RC_904_0             | A ^ -> Y v     | NOR4xp75_ASAP7_75t_SL  |  5.600 | 371.400 |  371.400 | 
     | FE_RC_305_1             | C v -> Y ^     | NAND3xp33_ASAP7_75t_SL | 13.600 | 385.000 |  385.000 | 
     | FE_RC_161_0             | A2 ^ -> Y v    | OAI21x1_ASAP7_75t_SL   | 13.200 | 398.200 |  398.200 | 
     | g102201                 | B v -> Y ^     | NAND3x2_ASAP7_75t_SL   | 28.800 | 427.000 |  427.000 | 
     | FE_RC_761_0             | B ^ -> Y ^     | XNOR2x1_ASAP7_75t_SL   | 22.800 | 449.800 |  449.800 | 
     | FE_OFC174_n_581         | A ^ -> Y ^     | BUFx12f_ASAP7_75t_SL   | 17.700 | 467.500 |  467.500 | 
     | g99553_dup2             | B ^ -> Y ^     | AND2x4_ASAP7_75t_SL    | 18.900 | 486.400 |  486.400 | 
     | g99452_dup              | B ^ -> Y ^     | AND2x2_ASAP7_75t_SL    | 15.100 | 501.500 |  501.500 | 
     | FE_OFC1047_FE_RN_136    | A ^ -> Y v     | INVx2_ASAP7_75t_SL     |  9.300 | 510.800 |  510.800 | 
     | FE_RC_71_0              | A1 v -> Y v    | OA221x2_ASAP7_75t_SL   | 28.200 | 539.000 |  539.000 | 
     | g98579                  | B v -> Y ^     | NAND2x1p5_ASAP7_75t_SL | 10.300 | 549.300 |  549.300 | 
     | g98507                  | B ^ -> Y v     | NOR2x1p5_ASAP7_75t_SL  |  7.500 | 556.800 |  556.800 | 
     | FE_RC_209_1             | A3 v -> Y v    | AO31x2_ASAP7_75t_SL    | 14.900 | 571.700 |  571.700 | 
     | g97819_dup              | A v -> Y v     | AND3x2_ASAP7_75t_SL    | 14.600 | 586.300 |  586.300 | 
     | FE_RC_12_0              | B v -> Y ^     | NAND2x1_ASAP7_75t_SL   |  9.700 | 596.000 |  596.000 | 
     | FE_RC_9_1               | B ^ -> Y ^     | OA21x2_ASAP7_75t_SL    | 19.300 | 615.300 |  615.300 | 
     | FE_RC_10_1              | A ^ -> Y v     | INVx5_ASAP7_75t_SL     |  7.500 | 622.800 |  622.800 | 
     | FE_OCPC2275_n_6921      | A v -> Y v     | BUFx6f_ASAP7_75t_SL    | 17.000 | 639.800 |  639.800 | 
     | g97669                  | A v -> Y v     | AND2x4_ASAP7_75t_SL    | 14.100 | 653.900 |  653.900 | 
     | g97607                  | B v -> Y ^     | NAND2x1_ASAP7_75t_SL   |  8.600 | 662.500 |  662.500 | 
     | g97415_dup              | B ^ -> Y ^     | AND3x1_ASAP7_75t_SL    | 16.700 | 679.200 |  679.200 | 
     | FE_RC_500_0             | B ^ -> Y v     | NAND2xp5_ASAP7_75t_SL  |  9.000 | 688.200 |  688.200 | 
     | FE_RC_498_0             | A v -> Y ^     | NOR2x1_ASAP7_75t_SL    |  9.400 | 697.600 |  697.600 | 
     | g97234                  | B ^ -> Y ^     | OR2x2_ASAP7_75t_SL     | 20.000 | 717.600 |  717.600 | 
     | FE_OFC1850_n_4908       | A ^ -> Y v     | INVx5_ASAP7_75t_SL     |  8.800 | 726.400 |  726.400 | 
     | g97126_dup              | A v -> Y v     | AND2x4_ASAP7_75t_SL    | 19.600 | 746.000 |  746.000 | 
     | g96985                  | B v -> Y v     | AND2x4_ASAP7_75t_SL    | 16.700 | 762.700 |  762.700 | 
     | FE_OFC804_n_5096        | A v -> Y ^     | INVx1_ASAP7_75t_SL     | 11.000 | 773.700 |  773.700 | 
     | g96795                  | A ^ -> Y ^     | OR2x2_ASAP7_75t_SL     | 19.900 | 793.600 |  793.600 | 
     | g96675                  | A ^ -> Y v     | NAND3x1_ASAP7_75t_SL   |  6.300 | 799.900 |  799.900 | 
     | g96347                  | B1 v -> Y ^    | AOI22xp5_ASAP7_75t_SL  | 11.400 | 811.300 |  811.300 | 
     | FE_RC_559_0             | B ^ -> Y v     | OAI21xp5_ASAP7_75t_SL  | 11.200 | 822.500 |  822.500 | 
     | g96169__5477            | A1 v -> Y ^    | AOI21x1_ASAP7_75t_SL   | 11.900 | 834.400 |  834.400 | 
     | FE_RC_1218_0            | C ^ -> Y v     | NAND4xp75_ASAP7_75t_SL | 11.100 | 845.500 |  845.500 | 
     | FE_RC_1216_0            | B v -> Y v     | OR2x6_ASAP7_75t_SL     | 19.300 | 864.800 |  864.800 | 
     | FE_RC_180_1             | B v -> Y v     | XNOR2x1_ASAP7_75t_SL   | 20.600 | 885.400 |  885.400 | 
     | FE_RC_952_0             | A2 v -> Y ^    | OAI21xp5_ASAP7_75t_SL  | 10.300 | 895.700 |  895.700 | 
     | FE_RC_951_0             | A ^ -> Y ^     | OR2x2_ASAP7_75t_SL     | 19.800 | 915.500 |  915.500 | 
     |                         | data_out[36] ^ |                        |  2.500 | 918.000 |  918.000 | 
     +-------------------------------------------------------------------------------------------------+ 

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3480.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 7 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:18.0  ELAPSED TIME: 8.00  MEM: 1086.6M) ***

<CMD> report_timing > timing.rpt
<CMD> summaryReport -noHtml -outfile summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell misty.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summary.rpt
<CMD> verify_drc > drc.rpt
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3532.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 7 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:17.6  ELAPSED TIME: 8.00  MEM: 1070.6M) ***

<CMD> saveDesign -tgz ../best_result/best_result.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/20 17:50:40, mem=2277.7M)
% Begin Save ccopt configuration ... (date=09/20 17:50:40, mem=2277.7M)
% End Save ccopt configuration ... (date=09/20 17:50:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2278.7M, current mem=2278.7M)
% Begin Save netlist data ... (date=09/20 17:50:40, mem=2278.7M)
Writing Binary DB to ../best_result/best_result.enc.dat/vbin/misty.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/20 17:50:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2278.8M, current mem=2278.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ../best_result/best_result.enc.dat/misty.route.congmap.gz ...
% Begin Save AAE data ... (date=09/20 17:50:40, mem=2278.9M)
Saving AAE Data ...
% End Save AAE data ... (date=09/20 17:50:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2279.0M, current mem=2279.0M)
Saving preference file ../best_result/best_result.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file ../best_result/best_result.enc.dat/misty.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sat Sep 20 17:50:40 2025)
Saving property file ../best_result/best_result.enc.dat/misty.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3667.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=3667.0M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=3651.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ../best_result/best_result.enc.dat/misty.apa ...
#
Saving preRoute extracted patterns in file '../best_result/best_result.enc.dat/misty.techData.gz' ...
Saving preRoute extraction data in directory '../best_result/best_result.enc.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/20 17:50:41, mem=2279.7M)
% End Save power constraints data ... (date=09/20 17:50:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2279.8M, current mem=2279.8M)
rc_typ_25
rc_typ_25
rc_typ_25
Performing gzip and tar of design...Generated self-contained gzipped design: best_result.enc.dat.tar.gz
**WARN: (IMPIMEX-4001):	Restart Innovus as the in-memory design may be pointing to files in the gzipped testcase tarfile.
#% End save design ... (date=09/20 17:50:49, total cpu=0:00:01.2, real=0:00:09.0, peak res=2280.7M, current mem=2280.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPIMEX-4001         1  Restart Innovus as the in-memory design ...
*** Message Summary: 1 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 3654.953M, initial mem = 387.363M) ***
*** Message Summary: 260 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:28:40, real=0:14:49, mem=3655.0M) ---
