var g_data = {"14":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_a","l":"Verilog","sn":11,"du":{"n":"work.dual_port_memory_latency","s":5,"b":1},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"b":1},{"n":"dut_a","s":14,"z":1}],"loc":{"cp":100.00,"data":{"s":[41,41,1],"b":[6,6,1],"fc":[4,4,1]}}},"15":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_b","l":"Verilog","sn":11,"du":{"n":"work.hamming_encoder","s":6,"b":1},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"b":1},{"n":"dut_b","s":15,"z":1}],"loc":{"cp":92.50,"data":{"s":[4,4,1],"fe":[20,17,1]}}},"16":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_c","l":"Verilog","sn":11,"du":{"n":"work.hamming_encoder","s":6,"b":1},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"b":1},{"n":"dut_c","s":16,"z":1}],"loc":{"cp":92.50,"data":{"s":[4,4,1],"fe":[20,17,1]}}},"17":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_d","l":"Verilog","sn":11,"du":{"n":"work.dual_port_multi_bank_memory","s":7,"b":1},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"b":1},{"n":"dut_d","s":17,"z":1}],"loc":{"cp":100.00,"data":{"s":[7,7,1]}}},"24":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_e","l":"Verilog","sn":11,"du":{"n":"work.hamming_decoder","s":10,"b":1},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"b":1},{"n":"dut_e","s":24,"z":1}],"loc":{"cp":50.00,"data":{"s":[9,9,1],"b":[2,2,1],"fc":[1,0,1],"fe":[20,0,1]}}},"25":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f","l":"Verilog","sn":11,"du":{"n":"work.hamming_decoder","s":10,"b":1},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"b":1},{"n":"dut_f","s":25,"z":1}],"loc":{"cp":56.25,"data":{"s":[9,9,1],"b":[2,2,1],"fc":[1,0,1],"fe":[20,5,1]}}},"13":{"st":"inst","pa":0,"n":"/top_testbench/dut","l":"Verilog","sn":9,"du":{"n":"work.dual_port_memory_top_module","s":4,"b":0},"bc":[{"n":"top_testbench","s":11,"b":1},{"n":"dut","s":13,"z":1}],"children":[{"n":"dut_f","id":25,"zf":1,"tc":56.25,"s":100.00,"b":100.00,"fc":0.00,"fe":25.00},{"n":"dut_e","id":24,"zf":1,"tc":50.00,"s":100.00,"b":100.00,"fc":0.00,"fe":0.00},{"n":"dut_d","id":17,"zf":1,"tc":100.00,"s":100.00},{"n":"dut_c","id":16,"zf":1,"tc":92.50,"s":100.00,"fe":85.00},{"n":"dut_b","id":15,"zf":1,"tc":92.50,"s":100.00,"fe":85.00},{"n":"dut_a","id":14,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":78.85,"data":{"s":[74,74],"b":[10,10],"fc":[6,4],"fe":[80,39]}}},"11":{"st":"inst","pa":0,"n":"/top_testbench","l":"Verilog","sn":9,"du":{"n":"work.top_testbench","s":2,"b":0},"bc":[{"n":"top_testbench","s":11,"z":1}],"children":[{"n":"dut","id":13,"zf":1,"tc":78.85,"s":100.00,"b":100.00,"fc":66.66,"fe":48.75}],"rec":{"cp":78.85,"data":{"s":[74,74],"b":[10,10],"fc":[6,4],"fe":[80,39]}}},"5":{"st":"du","pa":0,"n":"work.dual_port_memory_latency","l":"Verilog","sn":12,"one_inst":14,"loc":{"cp":100.00,"data":{"s":[41,41,1],"b":[6,6,1],"fc":[4,4,1]}}},"7":{"st":"du","pa":0,"n":"work.dual_port_multi_bank_memory","l":"Verilog","sn":14,"one_inst":17,"loc":{"cp":100.00,"data":{"s":[7,7,1]}}},"10":{"st":"du","pa":0,"n":"work.hamming_decoder","l":"Verilog","sn":17,"loc":{"cp":60.00,"data":{"s":[9,9,1],"b":[2,2,1],"fc":[1,0,1],"fe":[20,8,1]}}},"6":{"st":"du","pa":0,"n":"work.hamming_encoder","l":"Verilog","sn":13,"loc":{"cp":100.00,"data":{"s":[4,4,1],"fe":[20,20,1]}}}};
processSummaryData(g_data);