ARM Linker, RVCT2.2 [Build 686]

================================================================================

Image Symbol Table

    Local Symbols

    Symbol Name                              Value     Ov Type        Size  Object(Section)

    ../../basic.s                            0x00000000   Number         0  basic.o ABSOLUTE
    ../../dcheck.s                           0x00000000   Number         0  dcheck.o ABSOLUTE
    ../../dcheck1.s                          0x00000000   Number         0  dcheck1.o ABSOLUTE
    ../../dcmp.s                             0x00000000   Number         0  dcmp.o ABSOLUTE
    ../../dcmp4.s                            0x00000000   Number         0  dcmp4.o ABSOLUTE
    ../../dcmpin.s                           0x00000000   Number         0  dcmpin.o ABSOLUTE
    ../../ddiv.s                             0x00000000   Number         0  ddiv.o ABSOLUTE
    ../../deqf.s                             0x00000000   Number         0  deqf.o ABSOLUTE
    ../../dfix.s                             0x00000000   Number         0  dfix.o ABSOLUTE
    ../../dfixll.s                           0x00000000   Number         0  dfixll.o ABSOLUTE
    ../../dfixu.s                            0x00000000   Number         0  dfixu.o ABSOLUTE
    ../../dfixull.s                          0x00000000   Number         0  dfixull.o ABSOLUTE
    ../../dflt.s                             0x00000000   Number         0  dflt.o ABSOLUTE
    ../../dfltll.s                           0x00000000   Number         0  dfltll.o ABSOLUTE
    ../../dgeqf.s                            0x00000000   Number         0  dgeqf.o ABSOLUTE
    ../../dleqf.s                            0x00000000   Number         0  dleqf.o ABSOLUTE
    ../../drem.s                             0x00000000   Number         0  drem.o ABSOLUTE
    ../../drnd.s                             0x00000000   Number         0  drnd.o ABSOLUTE
    ../../dsqrt.s                            0x00000000   Number         0  dsqrt.o ABSOLUTE
    ../../dunder.s                           0x00000000   Number         0  dunder.o ABSOLUTE
    ../../except.s                           0x00000000   Number         0  except.o ABSOLUTE
    ../../fcheck.s                           0x00000000   Number         0  fcheck.o ABSOLUTE
    ../../fcheck1.s                          0x00000000   Number         0  fcheck1.o ABSOLUTE
    ../../fcmp.s                             0x00000000   Number         0  fcmp.o ABSOLUTE
    ../../fcmp4.s                            0x00000000   Number         0  fcmp4.o ABSOLUTE
    ../../fcmpin.s                           0x00000000   Number         0  fcmpin.o ABSOLUTE
    ../../fdiv.s                             0x00000000   Number         0  fdiv.o ABSOLUTE
    ../../fenv.c                             0x00000000   Number         0  _fptrap.o ABSOLUTE
    ../../feqf.s                             0x00000000   Number         0  feqf.o ABSOLUTE
    ../../ffix.s                             0x00000000   Number         0  ffix.o ABSOLUTE
    ../../ffixll.s                           0x00000000   Number         0  ffixll.o ABSOLUTE
    ../../ffixu.s                            0x00000000   Number         0  ffixu.o ABSOLUTE
    ../../ffixull.s                          0x00000000   Number         0  ffixull.o ABSOLUTE
    ../../fflt.s                             0x00000000   Number         0  fflt.o ABSOLUTE
    ../../ffltll.s                           0x00000000   Number         0  ffltll.o ABSOLUTE
    ../../fgeqf.s                            0x00000000   Number         0  fgeqf.o ABSOLUTE
    ../../fleqf.s                            0x00000000   Number         0  fleqf.o ABSOLUTE
    ../../fnorm2.s                           0x00000000   Number         0  fnorm2.o ABSOLUTE
    ../../frem.s                             0x00000000   Number         0  frem.o ABSOLUTE
    ../../frnd.s                             0x00000000   Number         0  frnd.o ABSOLUTE
    ../../fsqrt.s                            0x00000000   Number         0  fsqrt.o ABSOLUTE
    ../../funder.s                           0x00000000   Number         0  funder.o ABSOLUTE
    ../../heapalloc.c                        0x00000000   Number         0  hguard.o ABSOLUTE
    ../../retnan.s                           0x00000000   Number         0  retnan.o ABSOLUTE
    ../../scalbn.s                           0x00000000   Number         0  scalbn_clz.o ABSOLUTE
    ../../scalbnf.s                          0x00000000   Number         0  scalbnf_clz.o ABSOLUTE
    ../../trapv.s                            0x00000000   Number         0  trapv.o ABSOLUTE
    E:/build_e/MSF00428_Symbian_OS_vTB101SF/epoc32/build/compsupp/c_e6d93ac3ff59be8b/dfprvct2_2_vfpv2_dll/armv5/dfprvct2_2_vfpv2{000a0000}.s 0x00000000   Number         0  dfprvct2_2_vfpv2{000a0000}.exp ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\dllexp.cpp 0x00000000   Number         0  dllexp.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\no_extras.cpp 0x00000000   Number         0  no_extras.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\compsupp\rvct\ucppinit.cpp 0x00000000   Number         0  ucppinit.o ABSOLUTE
    E:\Synergy\kernelhwsrv\kernel\eka\euser\epoc\arm\uc_dll.cpp 0x00000000   Number         0  uc_dll.o ABSOLUTE
    E:\\Synergy\\kernelhwsrv\\kernel\\eka\\compsupp\\rvct\\ucppinit.cpp 0x00000000   Number         0  ucppinit.o ABSOLUTE
    E:\\build_e\\MSF00428_Symbian_OS_vTB101SF\\epoc32\\build\\euser\\c_ccca38e4f8558738\\edll_lib\\armv5\\urel\\uc_dll_.cpp 0x00000000   Number         0  uc_dll_.o ABSOLUTE
    E:\build_e\MSF00428_Symbian_OS_vTB101SF\epoc32\build\euser\c_ccca38e4f8558738\edll_lib\armv5\urel\uc_dll_.cpp 0x00000000   Number         0  uc_dll_.o ABSOLUTE
    .emb_text                                0x00008000   Section       40  uc_dll_.o(.emb_text)
    .emb_text                                0x00008028   Section       52  ucppinit.o(.emb_text)
    loop                                     0x0000803c   ARM Code       0  ucppinit.o(.emb_text)
    base                                     0x00008054   Data           0  ucppinit.o(.emb_text)
    limit                                    0x00008058   Data           0  ucppinit.o(.emb_text)
    .text                                    0x00008064   Section       60  uc_dll.o(.text)
    .text                                    0x000080a0   Section        4  hguard.o(.text)
    .text                                    0x000080a4   Section        4  dllexp.o(.text)
    .text                                    0x000080a8   Section       60  _fptrap.o(.text)
    $v0                                      0x000080e4   ARM Code       0  basic.o(x$fpl$basic)
    x$fpl$basic                              0x000080e4   Section       32  basic.o(x$fpl$basic)
    $v0                                      0x00008104   ARM Code       0  dcheck.o(x$fpl$dcheck)
    x$fpl$dcheck                             0x00008104   Section       64  dcheck.o(x$fpl$dcheck)
    dcheck_except                            0x0000813c   ARM Code       0  dcheck.o(x$fpl$dcheck)
    $v0                                      0x00008144   ARM Code       0  dcheck1.o(x$fpl$dcheck1)
    x$fpl$dcheck1                            0x00008144   Section       24  dcheck1.o(x$fpl$dcheck1)
    $v0                                      0x0000815c   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    x$fpl$dcmp4                              0x0000815c   Section      144  dcmp4.o(x$fpl$dcmp4)
    dcmp4_InfNaN                             0x00008194   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    dcmp4e_InfNaN                            0x000081dc   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    $v0                                      0x000081ec   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    x$fpl$dcmpinfnan                         0x000081ec   Section      128  dcmpin.o(x$fpl$dcmpinfnan)
    dcmp_neg                                 0x0000822c   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    dcmp_clear_v                             0x00008248   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    dcmp_found_NaN                           0x0000825c   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    $v0                                      0x0000826c   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    x$fpl$dcmpinfnan                         0x0000826c   Section      100  fcmpin.o(x$fpl$dcmpinfnan)
    fcmp_neg                                 0x00008298   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    fcmp_clear_v                             0x000082b0   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    fcmp_found_NaN                           0x000082c4   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    $v0                                      0x000082d0   ARM Code       0  ddiv.o(x$fpl$ddiv)
    x$fpl$ddiv                               0x000082d0   Section       20  ddiv.o(x$fpl$ddiv)
    $v0                                      0x000082e4   ARM Code       0  deqf.o(x$fpl$deqf)
    x$fpl$deqf                               0x000082e4   Section       36  deqf.o(x$fpl$deqf)
    dcmpeq_InfNaN                            0x000082fc   ARM Code       0  deqf.o(x$fpl$deqf)
    $v0                                      0x00008308   ARM Code       0  dfix.o(x$fpl$dfix)
    x$fpl$dfix                               0x00008308   Section       16  dfix.o(x$fpl$dfix)
    $v0                                      0x00008318   ARM Code       0  dfix.o(x$fpl$dfixr)
    x$fpl$dfixr                              0x00008318   Section       16  dfix.o(x$fpl$dfixr)
    $v0                                      0x00008328   ARM Code       0  dfixu.o(x$fpl$dfixu)
    x$fpl$dfixu                              0x00008328   Section       64  dfixu.o(x$fpl$dfixu)
    _dfixu_use_vfp                           0x00008330   ARM Code       0  dfixu.o(x$fpl$dfixu)
    _dfixu_negative                          0x00008340   ARM Code       0  dfixu.o(x$fpl$dfixu)
    _dfixu_ivo                               0x00008354   ARM Code       0  dfixu.o(x$fpl$dfixu)
    $v0                                      0x00008368   ARM Code       0  dfixu.o(x$fpl$dfixur)
    x$fpl$dfixur                             0x00008368   Section       80  dfixu.o(x$fpl$dfixur)
    _dfixu_r_use_vfp                         0x00008370   ARM Code       0  dfixu.o(x$fpl$dfixur)
    _dfixu_r_negative                        0x00008380   ARM Code       0  dfixu.o(x$fpl$dfixur)
    _dfixu_r_ivo                             0x000083a0   ARM Code       0  dfixu.o(x$fpl$dfixur)
    $v0                                      0x000083b8   ARM Code       0  dflt.o(x$fpl$dflt)
    x$fpl$dflt                               0x000083b8   Section       16  dflt.o(x$fpl$dflt)
    $v0                                      0x000083c8   ARM Code       0  dfltll.o(x$fpl$dfltll)
    x$fpl$dfltll                             0x000083c8   Section      168  dfltll.o(x$fpl$dfltll)
    dfltll_normalise                         0x000083e4   ARM Code       0  dfltll.o(x$fpl$dfltll)
    $v0                                      0x00008470   ARM Code       0  dflt.o(x$fpl$dfltu)
    x$fpl$dfltu                              0x00008470   Section       16  dflt.o(x$fpl$dfltu)
    $v0                                      0x00008480   ARM Code       0  dgeqf.o(x$fpl$dgeqf)
    x$fpl$dgeqf                              0x00008480   Section       36  dgeqf.o(x$fpl$dgeqf)
    dcmpge_InfNaN                            0x00008498   ARM Code       0  dgeqf.o(x$fpl$dgeqf)
    $v0                                      0x000084a4   ARM Code       0  dleqf.o(x$fpl$dleqf)
    x$fpl$dleqf                              0x000084a4   Section       36  dleqf.o(x$fpl$dleqf)
    dcmple_InfNaN                            0x000084bc   ARM Code       0  dleqf.o(x$fpl$dleqf)
    $v0                                      0x000084c8   ARM Code       0  ddiv.o(x$fpl$drdiv)
    x$fpl$drdiv                              0x000084c8   Section       20  ddiv.o(x$fpl$drdiv)
    $v0                                      0x000084dc   ARM Code       0  drem.o(x$fpl$drem)
    x$fpl$drem                               0x000084dc   Section      756  drem.o(x$fpl$drem)
    drem_normalised                          0x00008508   ARM Code       0  drem.o(x$fpl$drem)
    drem_loop                                0x00008520   ARM Code       0  drem.o(x$fpl$drem)
    drem_subtract                            0x00008528   ARM Code       0  drem.o(x$fpl$drem)
    drem_nonegate                            0x00008544   ARM Code       0  drem.o(x$fpl$drem)
    drem_renormsmall                         0x0000854c   ARM Code       0  drem.o(x$fpl$drem)
    drem_renormbig                           0x00008564   ARM Code       0  drem.o(x$fpl$drem)
    drem_loopdone                            0x000085dc   ARM Code       0  drem.o(x$fpl$drem)
    drem_roundeven                           0x0000860c   ARM Code       0  drem.o(x$fpl$drem)
    drem_done                                0x00008618   ARM Code       0  drem.o(x$fpl$drem)
    drem_zero                                0x0000863c   ARM Code       0  drem.o(x$fpl$drem)
    drem_zerodenorm                          0x00008650   ARM Code       0  drem.o(x$fpl$drem)
    drem_done_op2                            0x0000866c   ARM Code       0  drem.o(x$fpl$drem)
    drem_renorm_op1                          0x00008678   ARM Code       0  drem.o(x$fpl$drem)
    drem_renorm_op2                          0x000086f4   ARM Code       0  drem.o(x$fpl$drem)
    drem_naninf                              0x00008770   ARM Code       0  drem.o(x$fpl$drem)
    drem_ivo_pop                             0x000087bc   ARM Code       0  drem.o(x$fpl$drem)
    drem_ivo                                 0x000087c0   ARM Code       0  drem.o(x$fpl$drem)
    $v0                                      0x000087d0   ARM Code       0  drnd.o(x$fpl$drnd)
    x$fpl$drnd                               0x000087d0   Section      300  drnd.o(x$fpl$drnd)
    drnd_round_top                           0x00008828   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_round_top_nocarry                   0x00008840   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_mediumsmall                         0x00008844   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_smallish                            0x00008858   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_round_bot                           0x00008874   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_round_bot_nocarry                   0x00008890   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_half                                0x00008894   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_uncommon                            0x000088a8   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_small                               0x000088b8   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_roundz                              0x000088c8   ARM Code       0  drnd.o(x$fpl$drnd)
    drnd_biguncommon                         0x000088dc   ARM Code       0  drnd.o(x$fpl$drnd)
    $v0                                      0x000088fc   ARM Code       0  dsqrt.o(x$fpl$dsqrt)
    x$fpl$dsqrt                              0x000088fc   Section       16  dsqrt.o(x$fpl$dsqrt)
    $v0                                      0x0000890c   ARM Code       0  dunder.o(x$fpl$dunder)
    x$fpl$dunder                             0x0000890c   Section      492  dunder.o(x$fpl$dunder)
    dunder_hiloword                          0x00008984   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_hiword                            0x000089a4   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_roundbit                          0x000089c8   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_stickyonly                        0x000089e0   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_round                             0x000089ec   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_roundup                           0x00008a0c   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_rerounded                         0x00008a14   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_roundeven                         0x00008a24   ARM Code       0  dunder.o(x$fpl$dunder)
    dunder_trap                              0x00008af0   ARM Code       0  dunder.o(x$fpl$dunder)
    $v0                                      0x00008af8   ARM Code       0  except.o(x$fpl$exception)
    x$fpl$exception                          0x00008af8   Section      356  except.o(x$fpl$exception)
    overflow                                 0x00008b78   ARM Code       0  except.o(x$fpl$exception)
    underflow                                0x00008b88   ARM Code       0  except.o(x$fpl$exception)
    divide_by_zero                           0x00008b98   ARM Code       0  except.o(x$fpl$exception)
    inexact                                  0x00008bcc   ARM Code       0  except.o(x$fpl$exception)
    return_result                            0x00008bdc   ARM Code       0  except.o(x$fpl$exception)
    ovf_return                               0x00008be4   ARM Code       0  except.o(x$fpl$exception)
    return_Inf                               0x00008bf0   ARM Code       0  except.o(x$fpl$exception)
    return_NaN                               0x00008c10   ARM Code       0  except.o(x$fpl$exception)
    prototype_double_Inf                     0x00008c38   Data           0  except.o(x$fpl$exception)
    prototype_single_Inf                     0x00008c48   Data           0  except.o(x$fpl$exception)
    prototype_double_NaN                     0x00008c50   Data           0  except.o(x$fpl$exception)
    prototype_single_NaN                     0x00008c58   Data           0  except.o(x$fpl$exception)
    $v0                                      0x00008c5c   ARM Code       0  fcheck.o(x$fpl$fcheck)
    x$fpl$fcheck                             0x00008c5c   Section       36  fcheck.o(x$fpl$fcheck)
    $v0                                      0x00008c80   ARM Code       0  fcheck1.o(x$fpl$fcheck1)
    x$fpl$fcheck1                            0x00008c80   Section       24  fcheck1.o(x$fpl$fcheck1)
    $v0                                      0x00008c98   ARM Code       0  dcmp.o(x$fpl$fcmp)
    x$fpl$fcmp                               0x00008c98   Section      144  dcmp.o(x$fpl$fcmp)
    $v0                                      0x00008d28   ARM Code       0  fcmp.o(x$fpl$fcmp)
    x$fpl$fcmp                               0x00008d28   Section      144  fcmp.o(x$fpl$fcmp)
    $v0                                      0x00008db8   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    x$fpl$fcmp4                              0x00008db8   Section       72  fcmp4.o(x$fpl$fcmp4)
    fcmp4_InfNaN                             0x00008df0   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    $v0                                      0x00008e00   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    x$fpl$fcmp4e                             0x00008e00   Section       72  fcmp4.o(x$fpl$fcmp4e)
    fcmp4e_InfNaN                            0x00008e38   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    $v0                                      0x00008e48   ARM Code       0  fdiv.o(x$fpl$fdiv)
    x$fpl$fdiv                               0x00008e48   Section       20  fdiv.o(x$fpl$fdiv)
    $v0                                      0x00008e5c   ARM Code       0  feqf.o(x$fpl$feqf)
    x$fpl$feqf                               0x00008e5c   Section       36  feqf.o(x$fpl$feqf)
    fcmpeq_InfNaN                            0x00008e74   ARM Code       0  feqf.o(x$fpl$feqf)
    $v0                                      0x00008e80   ARM Code       0  ffix.o(x$fpl$ffix)
    x$fpl$ffix                               0x00008e80   Section       16  ffix.o(x$fpl$ffix)
    $v0                                      0x00008e90   ARM Code       0  ffix.o(x$fpl$ffixr)
    x$fpl$ffixr                              0x00008e90   Section       16  ffix.o(x$fpl$ffixr)
    $v0                                      0x00008ea0   ARM Code       0  ffixu.o(x$fpl$ffixu)
    x$fpl$ffixu                              0x00008ea0   Section       64  ffixu.o(x$fpl$ffixu)
    _ffixu_use_vfp                           0x00008ea8   ARM Code       0  ffixu.o(x$fpl$ffixu)
    _ffixu_negative                          0x00008eb8   ARM Code       0  ffixu.o(x$fpl$ffixu)
    _ffixu_ivo                               0x00008ecc   ARM Code       0  ffixu.o(x$fpl$ffixu)
    $v0                                      0x00008ee0   ARM Code       0  ffixu.o(x$fpl$ffixur)
    x$fpl$ffixur                             0x00008ee0   Section       68  ffixu.o(x$fpl$ffixur)
    _ffixu_r_use_vfp                         0x00008ee8   ARM Code       0  ffixu.o(x$fpl$ffixur)
    _ffixu_r_negative                        0x00008ef8   ARM Code       0  ffixu.o(x$fpl$ffixur)
    _ffixu_r_ivo                             0x00008f10   ARM Code       0  ffixu.o(x$fpl$ffixur)
    $v0                                      0x00008f24   ARM Code       0  fflt.o(x$fpl$fflt)
    x$fpl$fflt                               0x00008f24   Section       16  fflt.o(x$fpl$fflt)
    $v0                                      0x00008f34   ARM Code       0  ffltll.o(x$fpl$ffltll)
    x$fpl$ffltll                             0x00008f34   Section      140  ffltll.o(x$fpl$ffltll)
    fltll_normalise                          0x00008f50   ARM Code       0  ffltll.o(x$fpl$ffltll)
    $v0                                      0x00008fc0   ARM Code       0  fflt.o(x$fpl$ffltu)
    x$fpl$ffltu                              0x00008fc0   Section       16  fflt.o(x$fpl$ffltu)
    $v0                                      0x00008fd0   ARM Code       0  fgeqf.o(x$fpl$fgeqf)
    x$fpl$fgeqf                              0x00008fd0   Section       36  fgeqf.o(x$fpl$fgeqf)
    fcmpge_InfNaN                            0x00008fe8   ARM Code       0  fgeqf.o(x$fpl$fgeqf)
    $v0                                      0x00008ff4   ARM Code       0  fleqf.o(x$fpl$fleqf)
    x$fpl$fleqf                              0x00008ff4   Section       36  fleqf.o(x$fpl$fleqf)
    fcmple_InfNaN                            0x0000900c   ARM Code       0  fleqf.o(x$fpl$fleqf)
    $v0                                      0x00009018   ARM Code       0  fnorm2.o(x$fpl$fnorm2)
    x$fpl$fnorm2                             0x00009018   Section       80  fnorm2.o(x$fpl$fnorm2)
    fnorm_b                                  0x0000904c   ARM Code       0  fnorm2.o(x$fpl$fnorm2)
    $v0                                      0x00009068   ARM Code       0  fdiv.o(x$fpl$frdiv)
    x$fpl$frdiv                              0x00009068   Section       20  fdiv.o(x$fpl$frdiv)
    $v0                                      0x0000907c   ARM Code       0  frem.o(x$fpl$frem)
    x$fpl$frem                               0x0000907c   Section      408  frem.o(x$fpl$frem)
    frem_dorem                               0x000090b4   ARM Code       0  frem.o(x$fpl$frem)
    frem_loop                                0x000090b8   ARM Code       0  frem.o(x$fpl$frem)
    frem_nosub                               0x000090dc   ARM Code       0  frem.o(x$fpl$frem)
    frem_nearlydone                          0x000090e8   ARM Code       0  frem.o(x$fpl$frem)
    frem_lastsub                             0x00009100   ARM Code       0  frem.o(x$fpl$frem)
    frem_reconstruct                         0x0000910c   ARM Code       0  frem.o(x$fpl$frem)
    frem_check_denormal                      0x0000915c   ARM Code       0  frem.o(x$fpl$frem)
    frem_iszero                              0x0000917c   ARM Code       0  frem.o(x$fpl$frem)
    frem_roundeven                           0x00009188   ARM Code       0  frem.o(x$fpl$frem)
    frem_renorm_1                            0x00009194   ARM Code       0  frem.o(x$fpl$frem)
    frem_renorm_topbit                       0x000091a0   ARM Code       0  frem.o(x$fpl$frem)
    frem_renorm_done                         0x000091a8   ARM Code       0  frem.o(x$fpl$frem)
    frem_naninf                              0x000091b8   ARM Code       0  frem.o(x$fpl$frem)
    frem_denorm0                             0x000091f0   ARM Code       0  frem.o(x$fpl$frem)
    frem_ivo                                 0x00009208   ARM Code       0  frem.o(x$fpl$frem)
    $v0                                      0x00009214   ARM Code       0  frnd.o(x$fpl$frnd)
    x$fpl$frnd                               0x00009214   Section      176  frnd.o(x$fpl$frnd)
    frnd_round                               0x00009254   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_round_nocarry                       0x00009268   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_half                                0x0000926c   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_uncommon                            0x00009280   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_small                               0x00009290   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_roundz                              0x000092a0   ARM Code       0  frnd.o(x$fpl$frnd)
    frnd_biguncommon                         0x000092ac   ARM Code       0  frnd.o(x$fpl$frnd)
    $v0                                      0x000092c4   ARM Code       0  fsqrt.o(x$fpl$fsqrt)
    x$fpl$fsqrt                              0x000092c4   Section       16  fsqrt.o(x$fpl$fsqrt)
    $v0                                      0x000092d4   ARM Code       0  funder.o(x$fpl$funder)
    x$fpl$funder                             0x000092d4   Section      296  funder.o(x$fpl$funder)
    _funder_rerounded                        0x00009358   ARM Code       0  funder.o(x$fpl$funder)
    _funder_exact                            0x0000935c   ARM Code       0  funder.o(x$fpl$funder)
    _funder_lostmant                         0x00009360   ARM Code       0  funder.o(x$fpl$funder)
    _funder_returninx                        0x0000938c   ARM Code       0  funder.o(x$fpl$funder)
    funder_trap                              0x000093f4   ARM Code       0  funder.o(x$fpl$funder)
    $v0                                      0x000093fc   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    x$fpl$llsfromd                           0x000093fc   Section      196  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_neg                           0x00009444   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_neg_noovf                     0x0000945c   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_minint                        0x00009488   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    ll_sfrom_d_ivo                           0x00009494   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    $v0                                      0x000094c0   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    x$fpl$llsfromdr                          0x000094c0   Section      316  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_neg                         0x00009544   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_neg_noovf                   0x0000955c   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_minint                      0x000095c4   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    ll_sfrom_d_r_ivo                         0x000095d0   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    $v0                                      0x000095fc   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    x$fpl$llsfromf                           0x000095fc   Section      140  ffixll.o(x$fpl$llsfromf)
    ll_sfrom_fnegative                       0x0000962c   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    ll_sfrom_fivo                            0x00009660   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    $v0                                      0x00009688   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    x$fpl$llsfromfr                          0x00009688   Section      216  ffixll.o(x$fpl$llsfromfr)
    ll_sfrom_f_rnegative                     0x000096dc   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    ll_sfrom_f_rivo                          0x00009738   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    $v0                                      0x00009760   ARM Code       0  dfixull.o(x$fpl$llufromd)
    x$fpl$llufromd                           0x00009760   Section      172  dfixull.o(x$fpl$llufromd)
    ll_ufrom_d_neg                           0x000097c8   ARM Code       0  dfixull.o(x$fpl$llufromd)
    ll_ufrom_d_ivo                           0x000097e0   ARM Code       0  dfixull.o(x$fpl$llufromd)
    $v0                                      0x0000980c   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    x$fpl$llufromdr                          0x0000980c   Section      256  dfixull.o(x$fpl$llufromdr)
    ll_ufrom_d_r_neg                         0x000098b0   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    ll_ufrom_d_r_ivo                         0x000098dc   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    x$fpl$llufromf                           0x0000990c   Section      128  ffixull.o(x$fpl$llufromf)
    $v0                                      0x0000991c   ARM Code       0  ffixull.o(x$fpl$llufromf)
    ll_ufrom_f_negative                      0x0000994c   ARM Code       0  ffixull.o(x$fpl$llufromf)
    ll_ufrom_f_ivo                           0x00009964   ARM Code       0  ffixull.o(x$fpl$llufromf)
    x$fpl$llufromfr                          0x0000998c   Section      168  ffixull.o(x$fpl$llufromfr)
    $v0                                      0x0000999c   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    ll_ufrom_f_r_negative                    0x000099f0   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    ll_ufrom_f_r_ivo                         0x00009a0c   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    $v0                                      0x00009a34   ARM Code       0  retnan.o(x$fpl$retnan)
    x$fpl$retnan                             0x00009a34   Section      172  retnan.o(x$fpl$retnan)
    return_umaxint                           0x00009a94   ARM Code       0  retnan.o(x$fpl$retnan)
    return_zero                              0x00009aac   ARM Code       0  retnan.o(x$fpl$retnan)
    return_lognan                            0x00009ab8   ARM Code       0  retnan.o(x$fpl$retnan)
    return_fpnan                             0x00009ac4   ARM Code       0  retnan.o(x$fpl$retnan)
    $v0                                      0x00009ae0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    x$fpl$scalbn                             0x00009ae0   Section      268  scalbn_clz.o(x$fpl$scalbn)
    scalbn_normalised                        0x00009b14   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_underflow                         0x00009b40   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_overflow                          0x00009b50   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scanbn_denorm                            0x00009b70   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_verysmalldenormal                 0x00009bb0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn_infnan                            0x00009bd0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    $v0                                      0x00009bec   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    x$fpl$scalbnf                            0x00009bec   Section      188  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_normalised                       0x00009c1c   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_underflow                        0x00009c4c   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_overflow                         0x00009c5c   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_denorm                           0x00009c74   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf_infnan                           0x00009c90   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    $v0                                      0x00009ca8   ARM Code       0  trapv.o(x$fpl$trapveneer)
    x$fpl$trapveneer                         0x00009ca8   Section      140  trapv.o(x$fpl$trapveneer)
    cmp_specflags_unordered                  0x00009cec   ARM Code       0  trapv.o(x$fpl$trapveneer)
    cmp_generic                              0x00009cf8   ARM Code       0  trapv.o(x$fpl$trapveneer)
    cmp_boolean                              0x00009d28   ARM Code       0  trapv.o(x$fpl$trapveneer)
    .ARM.exidx                               0x00009d34   Section        8  ucppinit.o(.ARM.exidx)

    Global Symbols

    Symbol Name                              Value     Ov Type        Size  Object(Section)

    BuildAttributes$$THUMB_ISAv2$ARM_ISAv5$M$VFPv2$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$ROPI$IEEEJ$EBA8$UX$REQ8$PRES8$EABIv2 0x00000000   Number         0  anon$$obj.o ABSOLUTE
    dfprvct2_2{000a0000}.dll                 0x00000000   Data           0  anon$$obj.o ABSOLUTE
    drtrvct2_2{000a0000}.dll                 0x00000000   Data           0  anon$$obj.o ABSOLUTE
    SHT$$INIT_ARRAY$$Base                     - Undefined Weak Reference
    SHT$$INIT_ARRAY$$Limit                    - Undefined Weak Reference
    __fpl_infinity                            - Undefined Weak Reference
    __rt_raise                                - Undefined Reference
    __rt_raise@drtrvct2_2{000a0000}.dll       - Undefined Reference
    _fp_trap_big                              - Undefined Weak Reference
    run_static_dtors                          - Undefined Weak Reference
    Image$$ER_RO$$Base                       0x00008000   Number         0  anon$$obj.o(linker$$defined$$symbols)
    _E32Dll                                  0x00008000   ARM Code      40  uc_dll_.o(.emb_text)
    Symbian$$CPP$$Exception$$Descriptor      0x00008014   Data           0  uc_dll_.o(.emb_text)
    __cpp_initialize__aeabi_                 0x00008028   ARM Code      52  ucppinit.o(.emb_text)
    std::nothrow                             0x0000805c   ARM Code       0  ucppinit.o(.emb_text)
    __PLT                                    0x0000805c   ARM Code       0  anon$$obj.o(.plt)
    _E32Dll_Body                             0x00008064   ARM Code      56  uc_dll.o(.text)
    __use_no_heap                            0x000080a1   Thumb Code     2  hguard.o(.text)
    __I_use_heap                             0x000080a3   Thumb Code     2  hguard.o(.text)
    __DLL_Export_Table__                     0x000080a4   ARM Code       4  dllexp.o(.text)
    _fp_trap                                 0x000080a9   Thumb Code    60  _fptrap.o(.text)
    __aeabi_dneg                             0x000080e4   ARM Code       0  basic.o(x$fpl$basic)
    _dneg                                    0x000080e4   ARM Code       8  basic.o(x$fpl$basic)
    __aeabi_fneg                             0x000080ec   ARM Code       0  basic.o(x$fpl$basic)
    _fneg                                    0x000080ec   ARM Code       8  basic.o(x$fpl$basic)
    _dabs                                    0x000080f4   ARM Code       8  basic.o(x$fpl$basic)
    _fabs                                    0x000080fc   ARM Code       8  basic.o(x$fpl$basic)
    __fpl_dcheck_NaN2                        0x00008104   ARM Code      64  dcheck.o(x$fpl$dcheck)
    __fpl_dcheck_NaN1                        0x00008144   ARM Code      24  dcheck1.o(x$fpl$dcheck1)
    __dcmp4                                  0x0000815c   ARM Code      24  dcmp4.o(x$fpl$dcmp4)
    __ARM_dcmp4                              0x00008174   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    _dcmp4                                   0x00008174   ARM Code      44  dcmp4.o(x$fpl$dcmp4)
    __dcmp4e                                 0x000081a4   ARM Code      24  dcmp4.o(x$fpl$dcmp4)
    __ARM_dcmp4e                             0x000081bc   ARM Code       0  dcmp4.o(x$fpl$dcmp4)
    _dcmp4e                                  0x000081bc   ARM Code      44  dcmp4.o(x$fpl$dcmp4)
    __fpl_dcmp_InfNaN                        0x000081ec   ARM Code     128  dcmpin.o(x$fpl$dcmpinfnan)
    __fpl_inf_dcmp                           0x00008210   ARM Code       0  dcmpin.o(x$fpl$dcmpinfnan)
    __fpl_fcmp_InfNaN                        0x0000826c   ARM Code     100  fcmpin.o(x$fpl$dcmpinfnan)
    __fpl_inf_fcmp                           0x00008280   ARM Code       0  fcmpin.o(x$fpl$dcmpinfnan)
    __aeabi_ddiv                             0x000082d0   ARM Code       0  ddiv.o(x$fpl$ddiv)
    _ddiv                                    0x000082d0   ARM Code      20  ddiv.o(x$fpl$ddiv)
    __aeabi_cdcmpeq                          0x000082e4   ARM Code       0  deqf.o(x$fpl$deqf)
    _dcmpeq                                  0x000082e4   ARM Code      32  deqf.o(x$fpl$deqf)
    __aeabi_d2iz                             0x00008308   ARM Code       0  dfix.o(x$fpl$dfix)
    _dfix                                    0x00008308   ARM Code      16  dfix.o(x$fpl$dfix)
    _dfix_r                                  0x00008318   ARM Code      16  dfix.o(x$fpl$dfixr)
    __aeabi_d2uiz                            0x00008328   ARM Code       0  dfixu.o(x$fpl$dfixu)
    _dfixu                                   0x00008328   ARM Code      60  dfixu.o(x$fpl$dfixu)
    _dfixu_r                                 0x00008368   ARM Code      72  dfixu.o(x$fpl$dfixur)
    __aeabi_i2d                              0x000083b8   ARM Code       0  dflt.o(x$fpl$dflt)
    _dflt                                    0x000083b8   ARM Code      16  dflt.o(x$fpl$dflt)
    __aeabi_ul2d                             0x000083c8   ARM Code       0  dfltll.o(x$fpl$dfltll)
    _ll_uto_d                                0x000083c8   ARM Code       8  dfltll.o(x$fpl$dfltll)
    __aeabi_l2d                              0x000083d0   ARM Code       0  dfltll.o(x$fpl$dfltll)
    _ll_sto_d                                0x000083d0   ARM Code     160  dfltll.o(x$fpl$dfltll)
    __aeabi_ui2d                             0x00008470   ARM Code       0  dflt.o(x$fpl$dfltu)
    _dfltu                                   0x00008470   ARM Code      16  dflt.o(x$fpl$dfltu)
    _dcmpge                                  0x00008480   ARM Code      32  dgeqf.o(x$fpl$dgeqf)
    __aeabi_cdcmple                          0x000084a4   ARM Code       0  dleqf.o(x$fpl$dleqf)
    _dcmple                                  0x000084a4   ARM Code      32  dleqf.o(x$fpl$dleqf)
    _drdiv                                   0x000084c8   ARM Code      20  ddiv.o(x$fpl$drdiv)
    _drem                                    0x000084dc   ARM Code     748  drem.o(x$fpl$drem)
    __fpl_inf_drem                           0x00008798   ARM Code       0  drem.o(x$fpl$drem)
    _drnd                                    0x000087d0   ARM Code     292  drnd.o(x$fpl$drnd)
    __fpl_inf_drnd                           0x000088f0   ARM Code       0  drnd.o(x$fpl$drnd)
    _dsqrt                                   0x000088fc   ARM Code      16  dsqrt.o(x$fpl$dsqrt)
    __dunder                                 0x0000890c   ARM Code     312  dunder.o(x$fpl$dunder)
    __dunder_d                               0x00008a44   ARM Code     180  dunder.o(x$fpl$dunder)
    __fpl_exception                          0x00008af8   ARM Code     320  except.o(x$fpl$exception)
    __fpl_fcheck_NaN2                        0x00008c5c   ARM Code      36  fcheck.o(x$fpl$fcheck)
    __fpl_fcheck_NaN1                        0x00008c80   ARM Code      24  fcheck1.o(x$fpl$fcheck1)
    __aeabi_dcmpeq                           0x00008c98   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _deq                                     0x00008c98   ARM Code      24  dcmp.o(x$fpl$fcmp)
    _dneq                                    0x00008cb0   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmpgt                           0x00008cc8   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dgr                                     0x00008cc8   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmpge                           0x00008ce0   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dgeq                                    0x00008ce0   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmple                           0x00008cf8   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dleq                                    0x00008cf8   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_dcmplt                           0x00008d10   ARM Code       0  dcmp.o(x$fpl$fcmp)
    _dls                                     0x00008d10   ARM Code      24  dcmp.o(x$fpl$fcmp)
    __aeabi_fcmpeq                           0x00008d28   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _feq                                     0x00008d28   ARM Code      24  fcmp.o(x$fpl$fcmp)
    _fneq                                    0x00008d40   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmpgt                           0x00008d58   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fgr                                     0x00008d58   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmpge                           0x00008d70   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fgeq                                    0x00008d70   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmple                           0x00008d88   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fleq                                    0x00008d88   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __aeabi_fcmplt                           0x00008da0   ARM Code       0  fcmp.o(x$fpl$fcmp)
    _fls                                     0x00008da0   ARM Code      24  fcmp.o(x$fpl$fcmp)
    __fcmp4                                  0x00008db8   ARM Code      24  fcmp4.o(x$fpl$fcmp4)
    __ARM_fcmp4                              0x00008dd0   ARM Code       0  fcmp4.o(x$fpl$fcmp4)
    _fcmp4                                   0x00008dd0   ARM Code      44  fcmp4.o(x$fpl$fcmp4)
    __fcmp4e                                 0x00008e00   ARM Code      24  fcmp4.o(x$fpl$fcmp4e)
    __ARM_fcmp4e                             0x00008e18   ARM Code       0  fcmp4.o(x$fpl$fcmp4e)
    _fcmp4e                                  0x00008e18   ARM Code      44  fcmp4.o(x$fpl$fcmp4e)
    __aeabi_fdiv                             0x00008e48   ARM Code       0  fdiv.o(x$fpl$fdiv)
    _fdiv                                    0x00008e48   ARM Code      20  fdiv.o(x$fpl$fdiv)
    __aeabi_cfcmpeq                          0x00008e5c   ARM Code       0  feqf.o(x$fpl$feqf)
    _fcmpeq                                  0x00008e5c   ARM Code      32  feqf.o(x$fpl$feqf)
    __aeabi_f2iz                             0x00008e80   ARM Code       0  ffix.o(x$fpl$ffix)
    _ffix                                    0x00008e80   ARM Code      16  ffix.o(x$fpl$ffix)
    _ffix_r                                  0x00008e90   ARM Code      16  ffix.o(x$fpl$ffixr)
    __aeabi_f2uiz                            0x00008ea0   ARM Code       0  ffixu.o(x$fpl$ffixu)
    _ffixu                                   0x00008ea0   ARM Code      60  ffixu.o(x$fpl$ffixu)
    _ffixu_r                                 0x00008ee0   ARM Code      64  ffixu.o(x$fpl$ffixur)
    __aeabi_i2f                              0x00008f24   ARM Code       0  fflt.o(x$fpl$fflt)
    _fflt                                    0x00008f24   ARM Code      16  fflt.o(x$fpl$fflt)
    __aeabi_ul2f                             0x00008f34   ARM Code       0  ffltll.o(x$fpl$ffltll)
    _ll_uto_f                                0x00008f34   ARM Code       8  ffltll.o(x$fpl$ffltll)
    __aeabi_l2f                              0x00008f3c   ARM Code       0  ffltll.o(x$fpl$ffltll)
    _ll_sto_f                                0x00008f3c   ARM Code     132  ffltll.o(x$fpl$ffltll)
    __aeabi_ui2f                             0x00008fc0   ARM Code       0  fflt.o(x$fpl$ffltu)
    _ffltu                                   0x00008fc0   ARM Code      16  fflt.o(x$fpl$ffltu)
    _fcmpge                                  0x00008fd0   ARM Code      32  fgeqf.o(x$fpl$fgeqf)
    __aeabi_cfcmple                          0x00008ff4   ARM Code       0  fleqf.o(x$fpl$fleqf)
    _fcmple                                  0x00008ff4   ARM Code      32  fleqf.o(x$fpl$fleqf)
    __fpl_normalise2                         0x00009018   ARM Code      80  fnorm2.o(x$fpl$fnorm2)
    _frdiv                                   0x00009068   ARM Code      20  fdiv.o(x$fpl$frdiv)
    _frem                                    0x0000907c   ARM Code     404  frem.o(x$fpl$frem)
    __fpl_inf_frem                           0x000091d4   ARM Code       0  frem.o(x$fpl$frem)
    _frnd                                    0x00009214   ARM Code     172  frnd.o(x$fpl$frnd)
    __fpl_inf_frnd                           0x000092bc   ARM Code       0  frnd.o(x$fpl$frnd)
    _fsqrt                                   0x000092c4   ARM Code      16  fsqrt.o(x$fpl$fsqrt)
    __funder                                 0x000092d4   ARM Code     188  funder.o(x$fpl$funder)
    __funder_d                               0x00009390   ARM Code     108  funder.o(x$fpl$funder)
    __aeabi_d2lz                             0x000093fc   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    _ll_sfrom_d                              0x000093fc   ARM Code     192  dfixll.o(x$fpl$llsfromd)
    __fpl_inf_ll_sfrom_d                     0x000094b4   ARM Code       0  dfixll.o(x$fpl$llsfromd)
    _ll_sfrom_d_r                            0x000094c0   ARM Code     312  dfixll.o(x$fpl$llsfromdr)
    __fpl_inf_ll_sfrom_d_r                   0x000095f0   ARM Code       0  dfixll.o(x$fpl$llsfromdr)
    __aeabi_f2lz                             0x000095fc   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    _ll_sfrom_f                              0x000095fc   ARM Code     136  ffixll.o(x$fpl$llsfromf)
    __fpl_inf_ll_sfrom_f                     0x0000967c   ARM Code       0  ffixll.o(x$fpl$llsfromf)
    _ll_sfrom_f_r                            0x00009688   ARM Code     212  ffixll.o(x$fpl$llsfromfr)
    __fpl_inf_ll_sfrom_f_r                   0x00009754   ARM Code       0  ffixll.o(x$fpl$llsfromfr)
    __aeabi_d2ulz                            0x00009760   ARM Code       0  dfixull.o(x$fpl$llufromd)
    _ll_ufrom_d                              0x00009760   ARM Code     168  dfixull.o(x$fpl$llufromd)
    __fpl_inf_ll_ufrom_d                     0x00009800   ARM Code       0  dfixull.o(x$fpl$llufromd)
    _ll_ufrom_d_r                            0x0000980c   ARM Code     248  dfixull.o(x$fpl$llufromdr)
    __fpl_inf_ll_ufrom_d_r                   0x000098fc   ARM Code       0  dfixull.o(x$fpl$llufromdr)
    __aeabi_f2ulz                            0x0000991c   ARM Code       0  ffixull.o(x$fpl$llufromf)
    _ll_ufrom_f                              0x0000991c   ARM Code     108  ffixull.o(x$fpl$llufromf)
    __fpl_inf_ll_ufrom_f                     0x00009980   ARM Code       0  ffixull.o(x$fpl$llufromf)
    _ll_ufrom_f_r                            0x0000999c   ARM Code     148  ffixull.o(x$fpl$llufromfr)
    __fpl_inf_ll_ufrom_f_r                   0x00009a28   ARM Code       0  ffixull.o(x$fpl$llufromfr)
    __fpl_return_NaN                         0x00009a34   ARM Code     164  retnan.o(x$fpl$retnan)
    __ARM_scalbn                             0x00009ae0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbln                                  0x00009ae0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalblnl                                 0x00009ae0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    scalbn                                   0x00009ae0   ARM Code     264  scalbn_clz.o(x$fpl$scalbn)
    scalbnl                                  0x00009ae0   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    __fpl_inf_scalbn                         0x00009be4   ARM Code       0  scalbn_clz.o(x$fpl$scalbn)
    __ARM_scalbnf                            0x00009bec   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalblnf                                 0x00009bec   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    scalbnf                                  0x00009bec   ARM Code     188  scalbnf_clz.o(x$fpl$scalbnf)
    __fpl_inf_scalbnf                        0x00009ca4   ARM Code       0  scalbnf_clz.o(x$fpl$scalbnf)
    _fp_trapveneer                           0x00009ca8   ARM Code      36  trapv.o(x$fpl$trapveneer)
    __fpl_cmpreturn                          0x00009ccc   ARM Code     104  trapv.o(x$fpl$trapveneer)
    .ARM.exidx$$Base                         0x00009d34   Number         0  ucppinit.o(.ARM.exidx)
    .ARM.exidx$$Limit                        0x00009d3c   Number         0  ucppinit.o(.ARM.exidx)
    Image$$ER_RO$$Limit                      0x00009d3c   Number         0  anon$$obj.o(linker$$defined$$symbols)

