
spi.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000132  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000000de  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000132  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000164  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000020  00000000  00000000  000001a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000068a  00000000  00000000  000001c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000607  00000000  00000000  0000084e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000023d  00000000  00000000  00000e55  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000024  00000000  00000000  00001094  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000339  00000000  00000000  000010b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000010  00000000  00000000  000013f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   8:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  10:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  14:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  18:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  1c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  20:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  24:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  28:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  2c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  30:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  34:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  38:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  3c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  40:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  44:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  48:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  4c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  50:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  54:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  58:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  5c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  60:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  64:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 00 	call	0x80	; 0x80 <main>
  78:	0c 94 6d 00 	jmp	0xda	; 0xda <_exit>

0000007c <__bad_interrupt>:
  7c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000080 <main>:
int main(void)
{
	uint8_t Chip_ID;
	// Setting data directions for SPI lines 
	// SS --> output, MOSI --> output, MISO --> input, SCK --> output
	DDRB|=(1<<SS_DDR)|(1<<MOSI_DDR)|(1<<SCK_DDR);
  80:	84 b1       	in	r24, 0x04	; 4
  82:	8c 62       	ori	r24, 0x2C	; 44
  84:	84 b9       	out	0x04, r24	; 4
	DDRB&=~(1<<MISO_DDR);
  86:	84 b1       	in	r24, 0x04	; 4
  88:	8f 7e       	andi	r24, 0xEF	; 239
  8a:	84 b9       	out	0x04, r24	; 4
	
	// making LED port as output
	DDRD|=(1<<LED_DDR);
  8c:	8a b1       	in	r24, 0x0a	; 10
  8e:	88 60       	ori	r24, 0x08	; 8
  90:	8a b9       	out	0x0a, r24	; 10
    
	// Enabling SPI & Configure it as Master 
	SPCR|=(1<<SPE)|(1<<MSTR)|(1<<SPR0);
  92:	8c b5       	in	r24, 0x2c	; 44
  94:	81 65       	ori	r24, 0x51	; 81
  96:	8c bd       	out	0x2c, r24	; 44
	SPCR&=~(1<<CPOL);
  98:	8c b5       	in	r24, 0x2c	; 44
  9a:	87 7f       	andi	r24, 0xF7	; 247
  9c:	8c bd       	out	0x2c, r24	; 44
	SPCR&=~(1<<CPHA);
  9e:	8c b5       	in	r24, 0x2c	; 44
  a0:	8b 7f       	andi	r24, 0xFB	; 251
  a2:	8c bd       	out	0x2c, r24	; 44
	
	//_delay_ms(100);
	// making SS_PORT as LOW --> to start communication from master to slave
	PORTB&=~(1<<SS_PORT); 
  a4:	85 b1       	in	r24, 0x05	; 5
  a6:	8b 7f       	andi	r24, 0xFB	; 251
  a8:	85 b9       	out	0x05, r24	; 5
	
	// loading SPDR with BMP280 internal register (0xd0) address and ORing with 0x80 to make MSB as 1 for Reading 
	// if MSB is 0 --> writing, if MSB is 1 --> for reading 
	
	SPDR=0xD0|0x80; // set as for reading 
  aa:	80 ed       	ldi	r24, 0xD0	; 208
  ac:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR&(1<<SPIF))); // waiting until communication finishes, when transfer complete it will be set to 1
  ae:	0d b4       	in	r0, 0x2d	; 45
  b0:	07 fe       	sbrs	r0, 7
  b2:	fd cf       	rjmp	.-6      	; 0xae <main+0x2e>
	
	// the garbage value inside the slave is now in SPDR, we are just reading it to another dummy variable to make  SPIF clear
	(void)SPDR; // now SPIF is cleared 
  b4:	8e b5       	in	r24, 0x2e	; 46
	//PORTB|=(1<<SS_PORT);  // now communication finished 
	
	//_delay_ms(100);
	// making SS as low for another communication
	//PORTB&=~(1<<SS_PORT); 
	SPDR=0x00; // we are just sending any data to slave; to get the value inside slave register back to SPDR 
  b6:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR&(1<<SPIF))); // waiting until transfer complete 
  b8:	0d b4       	in	r0, 0x2d	; 45
  ba:	07 fe       	sbrs	r0, 7
  bc:	fd cf       	rjmp	.-6      	; 0xb8 <main+0x38>
	Chip_ID=SPDR; // now value inside SPDR is copied to another variable Chip_ID, now SPIF is cleared 
  be:	9e b5       	in	r25, 0x2e	; 46
	PORTB|=(1<<SS_PORT); // making SS line as high, stop SPI
  c0:	85 b1       	in	r24, 0x05	; 5
  c2:	84 60       	ori	r24, 0x04	; 4
  c4:	85 b9       	out	0x05, r24	; 5
	
	
	 
    while (1) 
    {
		if (Chip_ID==0x58)
  c6:	98 35       	cpi	r25, 0x58	; 88
  c8:	21 f4       	brne	.+8      	; 0xd2 <main+0x52>
		{
			PORTD|=(1<<LED_PORT);
  ca:	8b b1       	in	r24, 0x0b	; 11
  cc:	88 60       	ori	r24, 0x08	; 8
  ce:	8b b9       	out	0x0b, r24	; 11
  d0:	fa cf       	rjmp	.-12     	; 0xc6 <main+0x46>
		}
		
		else
		{
			PORTD&=~(1<<LED_PORT);
  d2:	8b b1       	in	r24, 0x0b	; 11
  d4:	87 7f       	andi	r24, 0xF7	; 247
  d6:	8b b9       	out	0x0b, r24	; 11
  d8:	f6 cf       	rjmp	.-20     	; 0xc6 <main+0x46>

000000da <_exit>:
  da:	f8 94       	cli

000000dc <__stop_program>:
  dc:	ff cf       	rjmp	.-2      	; 0xdc <__stop_program>
