--GB92_sload_path[14] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

GB92_sload_path[14]_lut_out = GB92_sload_path[14] $ !GB92L92;
GB92_sload_path[14]_reg_input = !SC32_aeb_out & GB92_sload_path[14]_lut_out;
GB92_sload_path[14] = DFFE(GB92_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );


--GB92_sload_path[13] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB92_sload_path[13]_lut_out = GB92_sload_path[13] $ GB92L72;
GB92_sload_path[13]_reg_input = !SC32_aeb_out & GB92_sload_path[13]_lut_out;
GB92_sload_path[13] = DFFE(GB92_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L92 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB92L92 = CARRY(!GB92L72 # !GB92_sload_path[13]);


--GB92_sload_path[12] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB92_sload_path[12]_lut_out = GB92_sload_path[12] $ !GB92L52;
GB92_sload_path[12]_reg_input = !SC32_aeb_out & GB92_sload_path[12]_lut_out;
GB92_sload_path[12] = DFFE(GB92_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L72 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB92L72 = CARRY(GB92_sload_path[12] & !GB92L52);


--GB92_sload_path[11] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB92_sload_path[11]_lut_out = GB92_sload_path[11] $ GB92L32;
GB92_sload_path[11]_reg_input = !SC32_aeb_out & GB92_sload_path[11]_lut_out;
GB92_sload_path[11] = DFFE(GB92_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L52 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB92L52 = CARRY(!GB92L32 # !GB92_sload_path[11]);


--GB92_sload_path[10] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB92_sload_path[10]_lut_out = GB92_sload_path[10] $ !GB92L12;
GB92_sload_path[10]_reg_input = !SC32_aeb_out & GB92_sload_path[10]_lut_out;
GB92_sload_path[10] = DFFE(GB92_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L32 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB92L32 = CARRY(GB92_sload_path[10] & !GB92L12);


--GB92_sload_path[9] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB92_sload_path[9]_lut_out = GB92_sload_path[9] $ GB92L91;
GB92_sload_path[9]_reg_input = !SC32_aeb_out & GB92_sload_path[9]_lut_out;
GB92_sload_path[9] = DFFE(GB92_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L12 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB92L12 = CARRY(!GB92L91 # !GB92_sload_path[9]);


--GB92_sload_path[8] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB92_sload_path[8]_lut_out = GB92_sload_path[8] $ !GB92L71;
GB92_sload_path[8]_reg_input = !SC32_aeb_out & GB92_sload_path[8]_lut_out;
GB92_sload_path[8] = DFFE(GB92_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L91 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB92L91 = CARRY(GB92_sload_path[8] & !GB92L71);


--GB92_sload_path[7] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB92_sload_path[7]_lut_out = GB92_sload_path[7] $ GB92L51;
GB92_sload_path[7]_reg_input = !SC32_aeb_out & GB92_sload_path[7]_lut_out;
GB92_sload_path[7] = DFFE(GB92_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L71 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB92L71 = CARRY(!GB92L51 # !GB92_sload_path[7]);


--GB92_sload_path[6] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB92_sload_path[6]_lut_out = GB92_sload_path[6] $ !GB92L31;
GB92_sload_path[6]_reg_input = !SC32_aeb_out & GB92_sload_path[6]_lut_out;
GB92_sload_path[6] = DFFE(GB92_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L51 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB92L51 = CARRY(GB92_sload_path[6] & !GB92L31);


--GB92_sload_path[5] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB92_sload_path[5]_lut_out = GB92_sload_path[5] $ GB92L11;
GB92_sload_path[5]_reg_input = !SC32_aeb_out & GB92_sload_path[5]_lut_out;
GB92_sload_path[5] = DFFE(GB92_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L31 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB92L31 = CARRY(!GB92L11 # !GB92_sload_path[5]);


--GB92_sload_path[4] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB92_sload_path[4]_lut_out = GB92_sload_path[4] $ !GB92L9;
GB92_sload_path[4]_reg_input = !SC32_aeb_out & GB92_sload_path[4]_lut_out;
GB92_sload_path[4] = DFFE(GB92_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L11 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB92L11 = CARRY(GB92_sload_path[4] & !GB92L9);


--GB92_sload_path[3] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB92_sload_path[3]_lut_out = GB92_sload_path[3] $ GB92L7;
GB92_sload_path[3]_reg_input = !SC32_aeb_out & GB92_sload_path[3]_lut_out;
GB92_sload_path[3] = DFFE(GB92_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L9 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB92L9 = CARRY(!GB92L7 # !GB92_sload_path[3]);


--GB92_sload_path[2] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB92_sload_path[2]_lut_out = GB92_sload_path[2] $ !GB92L5;
GB92_sload_path[2]_reg_input = !SC32_aeb_out & GB92_sload_path[2]_lut_out;
GB92_sload_path[2] = DFFE(GB92_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L7 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB92L7 = CARRY(GB92_sload_path[2] & !GB92L5);


--GB92_sload_path[1] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB92_sload_path[1]_lut_out = GB92_sload_path[1] $ GB92L3;
GB92_sload_path[1]_reg_input = !SC32_aeb_out & GB92_sload_path[1]_lut_out;
GB92_sload_path[1] = DFFE(GB92_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L5 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB92L5 = CARRY(!GB92L3 # !GB92_sload_path[1]);


--GB92_sload_path[0] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB92_sload_path[0]_lut_out = !GB92_sload_path[0];
GB92_sload_path[0]_reg_input = !SC32_aeb_out & GB92_sload_path[0]_lut_out;
GB92_sload_path[0] = DFFE(GB92_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), KB1L721Q, , );

--GB92L3 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB92L3 = CARRY(GB92_sload_path[0]);


--GB81_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

GB81_sload_path[5]_lut_out = GB81_sload_path[5] $ (PD1_valid_wreq & GB81L11);
GB81_sload_path[5] = DFFE(GB81_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GB81_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB81_sload_path[4]_lut_out = GB81_sload_path[4] $ (PD1_valid_wreq & !GB81L9);
GB81_sload_path[4] = DFFE(GB81_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB81L11 = CARRY(GB81_sload_path[4] & !GB81L9);


--GB81_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB81_sload_path[3]_lut_out = GB81_sload_path[3] $ (PD1_valid_wreq & GB81L7);
GB81_sload_path[3] = DFFE(GB81_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB81L9 = CARRY(!GB81L7 # !GB81_sload_path[3]);


--GB81_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB81_sload_path[2]_lut_out = GB81_sload_path[2] $ (PD1_valid_wreq & !GB81L5);
GB81_sload_path[2] = DFFE(GB81_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB81L7 = CARRY(GB81_sload_path[2] & !GB81L5);


--GB81_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB81_sload_path[1]_lut_out = GB81_sload_path[1] $ (PD1_valid_wreq & GB81L3);
GB81_sload_path[1] = DFFE(GB81_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB81L5 = CARRY(!GB81L3 # !GB81_sload_path[1]);


--GB81_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB81_sload_path[0]_lut_out = PD1_valid_wreq $ GB81_sload_path[0];
GB81_sload_path[0] = DFFE(GB81_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB81L3 = CARRY(GB81_sload_path[0]);


--GB71_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

GB71_sload_path[4]_lut_out = GB71_sload_path[4] $ (ND1L1 & !GB71L9);
GB71_sload_path[4] = DFFE(GB71_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GB71_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB71_sload_path[3]_lut_out = GB71_sload_path[3] $ (ND1L1 & GB71L7);
GB71_sload_path[3] = DFFE(GB71_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB71L9 = CARRY(!GB71L7 # !GB71_sload_path[3]);


--GB71_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB71_sload_path[2]_lut_out = GB71_sload_path[2] $ (ND1L1 & !GB71L5);
GB71_sload_path[2] = DFFE(GB71_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB71L7 = CARRY(GB71_sload_path[2] & !GB71L5);


--GB71_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB71_sload_path[1]_lut_out = GB71_sload_path[1] $ (ND1L1 & GB71L3);
GB71_sload_path[1] = DFFE(GB71_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB71L5 = CARRY(!GB71L3 # !GB71_sload_path[1]);


--GB71_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB71_sload_path[0]_lut_out = ND1L1 $ GB71_sload_path[0];
GB71_sload_path[0] = DFFE(GB71_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB71L3 = CARRY(GB71_sload_path[0]);


--GB61_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB61_sload_path[0]_lut_out = !GB61_sload_path[0];
GB61_sload_path[0]_sload_eqn = (PD1L1 & GB61_sload_path[0]) # (!PD1L1 & GB61_sload_path[0]_lut_out);
GB61_sload_path[0] = DFFE(GB61_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB61_the_carries[1] = CARRY(PD1_valid_wreq $ !GB61_sload_path[0]);


--GB61_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

GB61_pre_out[1]_lut_out = GB61_pre_out[1] $ GB61_the_carries[1];
GB61_pre_out[1]_sload_eqn = (PD1L1 & GB61_pre_out[1]) # (!PD1L1 & GB61_pre_out[1]_lut_out);
GB61_pre_out[1] = DFFE(GB61_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

GB61_the_carries[2] = CARRY(GB61_pre_out[1] $ PD1_valid_wreq # !GB61_the_carries[1]);


--GB61_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

GB61_pre_out[2]_lut_out = GB61_pre_out[2] $ !GB61_the_carries[2];
GB61_pre_out[2]_sload_eqn = (PD1L1 & GB61_pre_out[2]) # (!PD1L1 & GB61_pre_out[2]_lut_out);
GB61_pre_out[2] = DFFE(GB61_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

GB61_the_carries[3] = CARRY(!GB61_the_carries[2] & (GB61_pre_out[2] $ !PD1_valid_wreq));


--GB61_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

GB61_pre_out[3]_lut_out = GB61_pre_out[3] $ GB61_the_carries[3];
GB61_pre_out[3]_sload_eqn = (PD1L1 & GB61_pre_out[3]) # (!PD1L1 & GB61_pre_out[3]_lut_out);
GB61_pre_out[3] = DFFE(GB61_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

GB61_the_carries[4] = CARRY(GB61_pre_out[3] $ PD1_valid_wreq # !GB61_the_carries[3]);


--GB61_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

GB61_pre_out[4]_lut_out = GB61_pre_out[4] $ !GB61_the_carries[4];
GB61_pre_out[4]_sload_eqn = (PD1L1 & GB61_pre_out[4]) # (!PD1L1 & GB61_pre_out[4]_lut_out);
GB61_pre_out[4] = DFFE(GB61_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

GB61_the_carries[5] = CARRY(!GB61_the_carries[4] & (GB61_pre_out[4] $ !PD1_valid_wreq));


--GB61_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

GB61_pre_out[5]_lut_out = GB61_pre_out[5] $ GB61_the_carries[5];
GB61_pre_out[5]_sload_eqn = (PD1L1 & GB61_pre_out[5]) # (!PD1L1 & GB61_pre_out[5]_lut_out);
GB61_pre_out[5] = DFFE(GB61_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GB51_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB51_q[5]_lut_out = GB51_q[5] $ GB51L11;
GB51_q[5]_sload_eqn = (GD1L51Q & VCC) # (!GD1L51Q & GB51_q[5]_lut_out);
GB51_q[5] = DFFE(GB51_q[5]_sload_eqn, GLOBAL(JE1_outclock0), GD1L41Q, , );

--GB51_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB51_cout = CARRY(GB51_q[5] # !GB51L11);


--GB51_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB51_q[4]_lut_out = GB51_q[4] $ !GB51L9;
GB51_q[4]_sload_eqn = (GD1L51Q & ~GND) # (!GD1L51Q & GB51_q[4]_lut_out);
GB51_q[4] = DFFE(GB51_q[4]_sload_eqn, GLOBAL(JE1_outclock0), GD1L41Q, , );

--GB51L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB51L11 = CARRY(!GB51_q[4] & !GB51L9);


--GB51_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB51_q[3]_lut_out = GB51_q[3] $ GB51L7;
GB51_q[3]_sload_eqn = (GD1L51Q & VCC) # (!GD1L51Q & GB51_q[3]_lut_out);
GB51_q[3] = DFFE(GB51_q[3]_sload_eqn, GLOBAL(JE1_outclock0), GD1L41Q, , );

--GB51L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB51L9 = CARRY(GB51_q[3] # !GB51L7);


--GB51_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB51_q[2]_lut_out = GB51_q[2] $ !GB51L5;
GB51_q[2]_sload_eqn = (GD1L51Q & VCC) # (!GD1L51Q & GB51_q[2]_lut_out);
GB51_q[2] = DFFE(GB51_q[2]_sload_eqn, GLOBAL(JE1_outclock0), GD1L41Q, , );

--GB51L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB51L7 = CARRY(!GB51_q[2] & !GB51L5);


--GB51_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB51_q[1]_lut_out = GB51_q[1] $ GB51L3;
GB51_q[1]_sload_eqn = (GD1L51Q & VCC) # (!GD1L51Q & GB51_q[1]_lut_out);
GB51_q[1] = DFFE(GB51_q[1]_sload_eqn, GLOBAL(JE1_outclock0), GD1L41Q, , );

--GB51L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB51L5 = CARRY(GB51_q[1] # !GB51L3);


--GB51_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

GB51_q[0]_lut_out = !GB51_q[0];
GB51_q[0]_sload_eqn = (GD1L51Q & VCC) # (!GD1L51Q & GB51_q[0]_lut_out);
GB51_q[0] = DFFE(GB51_q[0]_sload_eqn, GLOBAL(JE1_outclock0), GD1L41Q, , );

--GB51L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB51L3 = CARRY(!GB51_q[0]);


--GB8_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB8_sload_path[0]_lut_out = !GB8_sload_path[0];
GB8_sload_path[0] = DFFE(GB8_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB8_the_carries[1] = CARRY(LB1_inst36 $ !GB8_sload_path[0]);


--GB8_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

GB8_pre_out[1]_lut_out = GB8_pre_out[1] $ GB8_the_carries[1];
GB8_pre_out[1] = DFFE(GB8_pre_out[1]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

GB8_the_carries[2] = CARRY(GB8_pre_out[1] $ LB1_inst36 # !GB8_the_carries[1]);


--GB8_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

GB8_pre_out[2]_lut_out = GB8_pre_out[2] $ !GB8_the_carries[2];
GB8_pre_out[2] = DFFE(GB8_pre_out[2]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

GB8_the_carries[3] = CARRY(!GB8_the_carries[2] & (GB8_pre_out[2] $ !LB1_inst36));


--GB8_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

GB8_pre_out[3]_lut_out = GB8_pre_out[3] $ GB8_the_carries[3];
GB8_pre_out[3] = DFFE(GB8_pre_out[3]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

GB8_the_carries[4] = CARRY(GB8_pre_out[3] $ LB1_inst36 # !GB8_the_carries[3]);


--GB8_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

GB8_pre_out[4]_lut_out = GB8_pre_out[4] $ !GB8_the_carries[4];
GB8_pre_out[4] = DFFE(GB8_pre_out[4]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

GB8_the_carries[5] = CARRY(!GB8_the_carries[4] & (GB8_pre_out[4] $ !LB1_inst36));


--GB8_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

GB8_pre_out[5]_lut_out = GB8_pre_out[5] $ GB8_the_carries[5];
GB8_pre_out[5] = DFFE(GB8_pre_out[5]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

GB8_the_carries[6] = CARRY(GB8_pre_out[5] $ LB1_inst36 # !GB8_the_carries[5]);


--GB8_pre_out[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

GB8_pre_out[6]_lut_out = GB8_pre_out[6] $ !GB8_the_carries[6];
GB8_pre_out[6] = DFFE(GB8_pre_out[6]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

GB8_the_carries[7] = CARRY(!GB8_the_carries[6] & (GB8_pre_out[6] $ !LB1_inst36));


--GB8_pre_out[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

GB8_pre_out[7]_lut_out = GB8_pre_out[7] $ GB8_the_carries[7];
GB8_pre_out[7] = DFFE(GB8_pre_out[7]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);


--GB9_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB9_q[7]_lut_out = GB9_q[7] $ (LB1_inst35 & GB9L51);
GB9_q[7]_sload_eqn = (TB1L42Q & FD1_dffs[7]) # (!TB1L42Q & GB9_q[7]_lut_out);
GB9_q[7] = DFFE(GB9_q[7]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB9_cout = CARRY(GB9_q[7] # !GB9L51);


--GB9_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB9_q[6]_lut_out = GB9_q[6] $ (LB1_inst35 & !GB9L31);
GB9_q[6]_sload_eqn = (TB1L42Q & FD1_dffs[6]) # (!TB1L42Q & GB9_q[6]_lut_out);
GB9_q[6] = DFFE(GB9_q[6]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB9L51 = CARRY(!GB9_q[6] & !GB9L31);


--GB9_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB9_q[5]_lut_out = GB9_q[5] $ (LB1_inst35 & GB9L11);
GB9_q[5]_sload_eqn = (TB1L42Q & FD1_dffs[5]) # (!TB1L42Q & GB9_q[5]_lut_out);
GB9_q[5] = DFFE(GB9_q[5]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB9L31 = CARRY(GB9_q[5] # !GB9L11);


--GB9_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB9_q[4]_lut_out = GB9_q[4] $ (LB1_inst35 & !GB9L9);
GB9_q[4]_sload_eqn = (TB1L42Q & FD1_dffs[4]) # (!TB1L42Q & GB9_q[4]_lut_out);
GB9_q[4] = DFFE(GB9_q[4]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB9L11 = CARRY(!GB9_q[4] & !GB9L9);


--GB9_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB9_q[3]_lut_out = GB9_q[3] $ (LB1_inst35 & GB9L7);
GB9_q[3]_sload_eqn = (TB1L42Q & FD1_dffs[3]) # (!TB1L42Q & GB9_q[3]_lut_out);
GB9_q[3] = DFFE(GB9_q[3]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB9L9 = CARRY(GB9_q[3] # !GB9L7);


--GB9_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB9_q[2]_lut_out = GB9_q[2] $ (LB1_inst35 & !GB9L5);
GB9_q[2]_sload_eqn = (TB1L42Q & FD1_dffs[2]) # (!TB1L42Q & GB9_q[2]_lut_out);
GB9_q[2] = DFFE(GB9_q[2]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB9L7 = CARRY(!GB9_q[2] & !GB9L5);


--GB9_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB9_q[1]_lut_out = GB9_q[1] $ (LB1_inst35 & GB9L3);
GB9_q[1]_sload_eqn = (TB1L42Q & FD1_dffs[1]) # (!TB1L42Q & GB9_q[1]_lut_out);
GB9_q[1] = DFFE(GB9_q[1]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB9L5 = CARRY(GB9_q[1] # !GB9L3);


--GB9_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB9_q[0]_lut_out = GB9_q[0] $ LB1_inst35;
GB9_q[0]_sload_eqn = (TB1L42Q & FD1_dffs[0]) # (!TB1L42Q & GB9_q[0]_lut_out);
GB9_q[0] = DFFE(GB9_q[0]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB9L3 = CARRY(!GB9_q[0]);


--GB01_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB01_q[7]_lut_out = GB01_q[7] $ (LB1_inst35 & GB01L51);
GB01_q[7]_sload_eqn = (TB1L32Q & FD1_dffs[7]) # (!TB1L32Q & GB01_q[7]_lut_out);
GB01_q[7] = DFFE(GB01_q[7]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB01_cout = CARRY(GB01_q[7] # !GB01L51);


--GB01_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB01_q[6]_lut_out = GB01_q[6] $ (LB1_inst35 & !GB01L31);
GB01_q[6]_sload_eqn = (TB1L32Q & FD1_dffs[6]) # (!TB1L32Q & GB01_q[6]_lut_out);
GB01_q[6] = DFFE(GB01_q[6]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB01L51 = CARRY(!GB01_q[6] & !GB01L31);


--GB01_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB01_q[5]_lut_out = GB01_q[5] $ (LB1_inst35 & GB01L11);
GB01_q[5]_sload_eqn = (TB1L32Q & FD1_dffs[5]) # (!TB1L32Q & GB01_q[5]_lut_out);
GB01_q[5] = DFFE(GB01_q[5]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB01L31 = CARRY(GB01_q[5] # !GB01L11);


--GB01_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB01_q[4]_lut_out = GB01_q[4] $ (LB1_inst35 & !GB01L9);
GB01_q[4]_sload_eqn = (TB1L32Q & FD1_dffs[4]) # (!TB1L32Q & GB01_q[4]_lut_out);
GB01_q[4] = DFFE(GB01_q[4]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB01L11 = CARRY(!GB01_q[4] & !GB01L9);


--GB01_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB01_q[3]_lut_out = GB01_q[3] $ (LB1_inst35 & GB01L7);
GB01_q[3]_sload_eqn = (TB1L32Q & FD1_dffs[3]) # (!TB1L32Q & GB01_q[3]_lut_out);
GB01_q[3] = DFFE(GB01_q[3]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB01L9 = CARRY(GB01_q[3] # !GB01L7);


--GB01_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB01_q[2]_lut_out = GB01_q[2] $ (LB1_inst35 & !GB01L5);
GB01_q[2]_sload_eqn = (TB1L32Q & FD1_dffs[2]) # (!TB1L32Q & GB01_q[2]_lut_out);
GB01_q[2] = DFFE(GB01_q[2]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB01L7 = CARRY(!GB01_q[2] & !GB01L5);


--GB01_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB01_q[1]_lut_out = GB01_q[1] $ (LB1_inst35 & GB01L3);
GB01_q[1]_sload_eqn = (TB1L32Q & FD1_dffs[1]) # (!TB1L32Q & GB01_q[1]_lut_out);
GB01_q[1] = DFFE(GB01_q[1]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB01L5 = CARRY(GB01_q[1] # !GB01L3);


--GB01_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB01_q[0]_lut_out = GB01_q[0] $ (LB1_inst35 & !GB9_cout);
GB01_q[0]_sload_eqn = (TB1L32Q & FD1_dffs[0]) # (!TB1L32Q & GB01_q[0]_lut_out);
GB01_q[0] = DFFE(GB01_q[0]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB01L3 = CARRY(!GB01_q[0] & !GB9_cout);


--GB7_sload_path[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

GB7_sload_path[9]_lut_out = GB7_sload_path[9] $ (EC1_valid_wreq & GB7L91);
GB7_sload_path[9] = DFFE(GB7_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--GB7_sload_path[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB7_sload_path[8]_lut_out = GB7_sload_path[8] $ (EC1_valid_wreq & !GB7L71);
GB7_sload_path[8] = DFFE(GB7_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB7L91 = CARRY(GB7_sload_path[8] & !GB7L71);


--GB7_sload_path[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB7_sload_path[7]_lut_out = GB7_sload_path[7] $ (EC1_valid_wreq & GB7L51);
GB7_sload_path[7] = DFFE(GB7_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB7L71 = CARRY(!GB7L51 # !GB7_sload_path[7]);


--GB7_sload_path[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB7_sload_path[6]_lut_out = GB7_sload_path[6] $ (EC1_valid_wreq & !GB7L31);
GB7_sload_path[6] = DFFE(GB7_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB7L51 = CARRY(GB7_sload_path[6] & !GB7L31);


--GB7_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB7_sload_path[5]_lut_out = GB7_sload_path[5] $ (EC1_valid_wreq & GB7L11);
GB7_sload_path[5] = DFFE(GB7_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB7L31 = CARRY(!GB7L11 # !GB7_sload_path[5]);


--GB7_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB7_sload_path[4]_lut_out = GB7_sload_path[4] $ (EC1_valid_wreq & !GB7L9);
GB7_sload_path[4] = DFFE(GB7_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB7L11 = CARRY(GB7_sload_path[4] & !GB7L9);


--GB7_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB7_sload_path[3]_lut_out = GB7_sload_path[3] $ (EC1_valid_wreq & GB7L7);
GB7_sload_path[3] = DFFE(GB7_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB7L9 = CARRY(!GB7L7 # !GB7_sload_path[3]);


--GB7_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB7_sload_path[2]_lut_out = GB7_sload_path[2] $ (EC1_valid_wreq & !GB7L5);
GB7_sload_path[2] = DFFE(GB7_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB7L7 = CARRY(GB7_sload_path[2] & !GB7L5);


--GB7_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB7_sload_path[1]_lut_out = GB7_sload_path[1] $ (EC1_valid_wreq & GB7L3);
GB7_sload_path[1] = DFFE(GB7_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB7L5 = CARRY(!GB7L3 # !GB7_sload_path[1]);


--GB7_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB7_sload_path[0]_lut_out = EC1_valid_wreq $ GB7_sload_path[0];
GB7_sload_path[0] = DFFE(GB7_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB7L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB7L3 = CARRY(GB7_sload_path[0]);


--GB6_sload_path[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

GB6_sload_path[8]_lut_out = GB6_sload_path[8] $ (DC1L1 & !GB6L71);
GB6_sload_path[8] = DFFE(GB6_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--GB6_sload_path[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB6_sload_path[7]_lut_out = GB6_sload_path[7] $ (DC1L1 & GB6L51);
GB6_sload_path[7] = DFFE(GB6_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB6L71 = CARRY(!GB6L51 # !GB6_sload_path[7]);


--GB6_sload_path[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB6_sload_path[6]_lut_out = GB6_sload_path[6] $ (DC1L1 & !GB6L31);
GB6_sload_path[6] = DFFE(GB6_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB6L51 = CARRY(GB6_sload_path[6] & !GB6L31);


--GB6_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB6_sload_path[5]_lut_out = GB6_sload_path[5] $ (DC1L1 & GB6L11);
GB6_sload_path[5] = DFFE(GB6_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB6L31 = CARRY(!GB6L11 # !GB6_sload_path[5]);


--GB6_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB6_sload_path[4]_lut_out = GB6_sload_path[4] $ (DC1L1 & !GB6L9);
GB6_sload_path[4] = DFFE(GB6_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB6L11 = CARRY(GB6_sload_path[4] & !GB6L9);


--GB6_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB6_sload_path[3]_lut_out = GB6_sload_path[3] $ (DC1L1 & GB6L7);
GB6_sload_path[3] = DFFE(GB6_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB6L9 = CARRY(!GB6L7 # !GB6_sload_path[3]);


--GB6_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB6_sload_path[2]_lut_out = GB6_sload_path[2] $ (DC1L1 & !GB6L5);
GB6_sload_path[2] = DFFE(GB6_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB6L7 = CARRY(GB6_sload_path[2] & !GB6L5);


--GB6_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB6_sload_path[1]_lut_out = GB6_sload_path[1] $ (DC1L1 & GB6L3);
GB6_sload_path[1] = DFFE(GB6_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB6L5 = CARRY(!GB6L3 # !GB6_sload_path[1]);


--GB6_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB6_sload_path[0]_lut_out = DC1L1 $ GB6_sload_path[0];
GB6_sload_path[0] = DFFE(GB6_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB6L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB6L3 = CARRY(GB6_sload_path[0]);


--GB5_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB5_sload_path[0]_lut_out = !GB5_sload_path[0];
GB5_sload_path[0]_sload_eqn = (EC1L1 & GB5_sload_path[0]) # (!EC1L1 & GB5_sload_path[0]_lut_out);
GB5_sload_path[0] = DFFE(GB5_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB5_the_carries[1] = CARRY(EC1_valid_wreq $ !GB5_sload_path[0]);


--GB5_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

GB5_pre_out[1]_lut_out = GB5_pre_out[1] $ GB5_the_carries[1];
GB5_pre_out[1]_sload_eqn = (EC1L1 & GB5_pre_out[1]) # (!EC1L1 & GB5_pre_out[1]_lut_out);
GB5_pre_out[1] = DFFE(GB5_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

GB5_the_carries[2] = CARRY(GB5_pre_out[1] $ EC1_valid_wreq # !GB5_the_carries[1]);


--GB5_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

GB5_pre_out[2]_lut_out = GB5_pre_out[2] $ !GB5_the_carries[2];
GB5_pre_out[2]_sload_eqn = (EC1L1 & GB5_pre_out[2]) # (!EC1L1 & GB5_pre_out[2]_lut_out);
GB5_pre_out[2] = DFFE(GB5_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

GB5_the_carries[3] = CARRY(!GB5_the_carries[2] & (GB5_pre_out[2] $ !EC1_valid_wreq));


--GB5_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

GB5_pre_out[3]_lut_out = GB5_pre_out[3] $ GB5_the_carries[3];
GB5_pre_out[3]_sload_eqn = (EC1L1 & GB5_pre_out[3]) # (!EC1L1 & GB5_pre_out[3]_lut_out);
GB5_pre_out[3] = DFFE(GB5_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

GB5_the_carries[4] = CARRY(GB5_pre_out[3] $ EC1_valid_wreq # !GB5_the_carries[3]);


--GB5_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

GB5_pre_out[4]_lut_out = GB5_pre_out[4] $ !GB5_the_carries[4];
GB5_pre_out[4]_sload_eqn = (EC1L1 & GB5_pre_out[4]) # (!EC1L1 & GB5_pre_out[4]_lut_out);
GB5_pre_out[4] = DFFE(GB5_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

GB5_the_carries[5] = CARRY(!GB5_the_carries[4] & (GB5_pre_out[4] $ !EC1_valid_wreq));


--GB5_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

GB5_pre_out[5]_lut_out = GB5_pre_out[5] $ GB5_the_carries[5];
GB5_pre_out[5]_sload_eqn = (EC1L1 & GB5_pre_out[5]) # (!EC1L1 & GB5_pre_out[5]_lut_out);
GB5_pre_out[5] = DFFE(GB5_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

GB5_the_carries[6] = CARRY(GB5_pre_out[5] $ EC1_valid_wreq # !GB5_the_carries[5]);


--GB5_pre_out[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

GB5_pre_out[6]_lut_out = GB5_pre_out[6] $ !GB5_the_carries[6];
GB5_pre_out[6]_sload_eqn = (EC1L1 & GB5_pre_out[6]) # (!EC1L1 & GB5_pre_out[6]_lut_out);
GB5_pre_out[6] = DFFE(GB5_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

GB5_the_carries[7] = CARRY(!GB5_the_carries[6] & (GB5_pre_out[6] $ !EC1_valid_wreq));


--GB5_pre_out[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

GB5_pre_out[7]_lut_out = GB5_pre_out[7] $ GB5_the_carries[7];
GB5_pre_out[7]_sload_eqn = (EC1L1 & GB5_pre_out[7]) # (!EC1L1 & GB5_pre_out[7]_lut_out);
GB5_pre_out[7] = DFFE(GB5_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

GB5_the_carries[8] = CARRY(GB5_pre_out[7] $ EC1_valid_wreq # !GB5_the_carries[7]);


--GB5_pre_out[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

GB5_pre_out[8]_lut_out = GB5_pre_out[8] $ !GB5_the_carries[8];
GB5_pre_out[8]_sload_eqn = (EC1L1 & GB5_pre_out[8]) # (!EC1L1 & GB5_pre_out[8]_lut_out);
GB5_pre_out[8] = DFFE(GB5_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );

--GB5_the_carries[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

GB5_the_carries[9] = CARRY(!GB5_the_carries[8] & (GB5_pre_out[8] $ !EC1_valid_wreq));


--GB5_pre_out[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is normal

GB5_pre_out[9]_lut_out = GB5_pre_out[9] $ GB5_the_carries[9];
GB5_pre_out[9]_sload_eqn = (EC1L1 & GB5_pre_out[9]) # (!EC1L1 & GB5_pre_out[9]_lut_out);
GB5_pre_out[9] = DFFE(GB5_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L7, , );


--YC63_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

YC63_sout_node[4]_lut_out = YC33_cs_buffer[4] $ !YC63_cout[3];
YC63_sout_node[4] = DFFE(YC63_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );


--YC03_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

YC03_sout_node[5]_lut_out = YC03_cout[4];
YC03_sout_node[5] = DFFE(YC03_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );


--YC33_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

YC33_cs_buffer[4] = YC63_sout_node[4] $ !YC33_cout[3];


--YC72_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

YC72_sout_node[4]_lut_out = YC42_cs_buffer[4] $ !YC72_cout[3];
YC72_sout_node[4] = DFFE(YC72_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );


--YC12_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

YC12_sout_node[5]_lut_out = YC12_cout[4];
YC12_sout_node[5] = DFFE(YC12_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );


--YC42_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

YC42_cs_buffer[4] = YC72_sout_node[4] $ !YC42_cout[3];


--YC81_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

YC81_sout_node[4]_lut_out = YC51_cs_buffer[4] $ !YC81_cout[3];
YC81_sout_node[4] = DFFE(YC81_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );


--YC21_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

YC21_sout_node[5]_lut_out = YC21_cout[4];
YC21_sout_node[5] = DFFE(YC21_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );


--YC51_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

YC51_cs_buffer[4] = YC81_sout_node[4] $ !YC51_cout[3];


--YC9_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

YC9_sout_node[4]_lut_out = YC6_cs_buffer[4] $ !YC9_cout[3];
YC9_sout_node[4] = DFFE(YC9_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );


--YC3_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

YC3_sout_node[5]_lut_out = YC3_cout[4];
YC3_sout_node[5] = DFFE(YC3_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );


--YC6_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

YC6_cs_buffer[4] = YC9_sout_node[4] $ !YC6_cout[3];


--GB21_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB21_sload_path[1]_lut_out = GB21_sload_path[1] $ GB21L3;
GB21_sload_path[1] = DFFE(GB21_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );

--GB21_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB21_cout = CARRY(!GB21L3 # !GB21_sload_path[1]);


--GB21_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB21_sload_path[0]_lut_out = !GB21_sload_path[0];
GB21_sload_path[0] = DFFE(GB21_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );

--GB21L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB21L3 = CARRY(GB21_sload_path[0]);


--GB11_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

GB11_sload_path[4]_lut_out = GB11_sload_path[4] $ !GB11L9;
GB11_sload_path[4] = DFFE(GB11_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );


--GB11_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB11_sload_path[3]_lut_out = GB11_sload_path[3] $ GB11L7;
GB11_sload_path[3] = DFFE(GB11_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB11L9 = CARRY(!GB11L7 # !GB11_sload_path[3]);


--GB11_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB11_sload_path[2]_lut_out = GB11_sload_path[2] $ !GB11L5;
GB11_sload_path[2] = DFFE(GB11_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB11L7 = CARRY(GB11_sload_path[2] & !GB11L5);


--GB11_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB11_sload_path[1]_lut_out = GB11_sload_path[1] $ GB11L3;
GB11_sload_path[1] = DFFE(GB11_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB11L5 = CARRY(!GB11L3 # !GB11_sload_path[1]);


--GB11_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB11_sload_path[0]_lut_out = !GB11_sload_path[0];
GB11_sload_path[0] = DFFE(GB11_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB11L3 = CARRY(GB11_sload_path[0]);


--GB31_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB31_sload_path[4]_lut_out = GB31_sload_path[4] $ !GB31L9;
GB31_sload_path[4]_reg_input = !SC9_aeb_out & GB31_sload_path[4]_lut_out;
GB31_sload_path[4] = DFFE(GB31_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB31L11 = CARRY(GB31_sload_path[4] & !GB31L9);


--GB31_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB31_sload_path[3]_lut_out = GB31_sload_path[3] $ GB31L7;
GB31_sload_path[3]_reg_input = !SC9_aeb_out & GB31_sload_path[3]_lut_out;
GB31_sload_path[3] = DFFE(GB31_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB31L9 = CARRY(!GB31L7 # !GB31_sload_path[3]);


--GB31_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB31_sload_path[2]_lut_out = GB31_sload_path[2] $ !GB31L5;
GB31_sload_path[2]_reg_input = !SC9_aeb_out & GB31_sload_path[2]_lut_out;
GB31_sload_path[2] = DFFE(GB31_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB31L7 = CARRY(GB31_sload_path[2] & !GB31L5);


--GB31_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB31_sload_path[1]_lut_out = GB31_sload_path[1] $ GB31L3;
GB31_sload_path[1]_reg_input = !SC9_aeb_out & GB31_sload_path[1]_lut_out;
GB31_sload_path[1] = DFFE(GB31_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB31L5 = CARRY(!GB31L3 # !GB31_sload_path[1]);


--GB31_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB31_sload_path[0]_lut_out = !GB31_sload_path[0];
GB31_sload_path[0]_reg_input = !SC9_aeb_out & GB31_sload_path[0]_lut_out;
GB31_sload_path[0] = DFFE(GB31_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB31L3 = CARRY(GB31_sload_path[0]);


--GB31L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

GB31L12 = SC9_aeb_out # GB31L11;

--GB31_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB31_cout = CARRY(!SC9_aeb_out & !GB31L11);


--GB41_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

GB41_sload_path[3]_lut_out = GB41_sload_path[3] $ GB41L7;
GB41_sload_path[3] = DFFE(GB41_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);


--GB41_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB41_sload_path[2]_lut_out = GB41_sload_path[2] $ !GB41L5;
GB41_sload_path[2] = DFFE(GB41_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);

--GB41L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB41L7 = CARRY(GB41_sload_path[2] & !GB41L5);


--GB41_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB41_sload_path[1]_lut_out = GB41_sload_path[1] $ GB41L3;
GB41_sload_path[1] = DFFE(GB41_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);

--GB41L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB41L5 = CARRY(!GB41L3 # !GB41_sload_path[1]);


--GB41_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB41_sload_path[0]_lut_out = !GB41_sload_path[0];
GB41_sload_path[0] = DFFE(GB41_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);

--GB41L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB41L3 = CARRY(GB41_sload_path[0]);


--GB72_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB72_sload_path[2]_lut_out = GB72_sload_path[2] $ !GB72L5;
GB72_sload_path[2] = DFFE(GB72_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), WD1L45Q, , WD1L35Q);

--GB72_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB72_cout = CARRY(GB72_sload_path[2] & !GB72L5);


--GB72_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB72_sload_path[1]_lut_out = GB72_sload_path[1] $ GB72L3;
GB72_sload_path[1] = DFFE(GB72_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), WD1L45Q, , WD1L35Q);

--GB72L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB72L5 = CARRY(!GB72L3 # !GB72_sload_path[1]);


--GB72_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

GB72_sload_path[0]_lut_out = !GB72_sload_path[0];
GB72_sload_path[0] = DFFE(GB72_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), WD1L45Q, , WD1L35Q);

--GB72L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

GB72L3 = CARRY(GB72_sload_path[0]);


--GB82_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB82_sload_path[2]_lut_out = GB82_sload_path[2] $ GB82L6;
GB82_sload_path[2] = DFFE(GB82_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), WD1L45Q, , WD1L35Q);

--GB82_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB82_cout = CARRY(!GB82L6 # !GB82_sload_path[2]);


--GB82_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB82_sload_path[1]_lut_out = GB82_sload_path[1] $ !GB82L4;
GB82_sload_path[1] = DFFE(GB82_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), WD1L45Q, , WD1L35Q);

--GB82L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB82L6 = CARRY(GB82_sload_path[1] & !GB82L4);


--GB82_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

GB82_sload_path[0]_lut_out = GB82_sload_path[0] $ GB82L3;
GB82_sload_path[0] = DFFE(GB82_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), WD1L45Q, , WD1L35Q);

--GB82L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

GB82L4 = CARRY(!GB82L3 # !GB82_sload_path[0]);


--GB62_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

GB62_sload_path[7]_lut_out = GB62_sload_path[7] $ GB62L51;
GB62_sload_path[7] = DFFE(GB62_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);


--GB62_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB62_sload_path[6]_lut_out = GB62_sload_path[6] $ !GB62L31;
GB62_sload_path[6] = DFFE(GB62_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB62L51 = CARRY(GB62_sload_path[6] & !GB62L31);


--GB62_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB62_sload_path[5]_lut_out = GB62_sload_path[5] $ GB62L11;
GB62_sload_path[5] = DFFE(GB62_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB62L31 = CARRY(!GB62L11 # !GB62_sload_path[5]);


--GB62_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB62_sload_path[4]_lut_out = GB62_sload_path[4] $ !GB62L9;
GB62_sload_path[4] = DFFE(GB62_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB62L11 = CARRY(GB62_sload_path[4] & !GB62L9);


--GB62_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB62_sload_path[3]_lut_out = GB62_sload_path[3] $ GB62L7;
GB62_sload_path[3] = DFFE(GB62_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB62L9 = CARRY(!GB62L7 # !GB62_sload_path[3]);


--GB62_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB62_sload_path[2]_lut_out = GB62_sload_path[2] $ !GB62L5;
GB62_sload_path[2] = DFFE(GB62_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB62L7 = CARRY(GB62_sload_path[2] & !GB62L5);


--GB62_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB62_sload_path[1]_lut_out = GB62_sload_path[1] $ GB62L3;
GB62_sload_path[1] = DFFE(GB62_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB62L5 = CARRY(!GB62L3 # !GB62_sload_path[1]);


--GB62_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB62_sload_path[0]_lut_out = !GB62_sload_path[0];
GB62_sload_path[0] = DFFE(GB62_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , WD1L85Q);

--GB62L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB62L3 = CARRY(GB62_sload_path[0]);


--GB32_sload_path[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

GB32_sload_path[9]_lut_out = GB32_sload_path[9] $ (EC2_valid_wreq & GB32L91);
GB32_sload_path[9] = DFFE(GB32_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GB32_sload_path[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB32_sload_path[8]_lut_out = GB32_sload_path[8] $ (EC2_valid_wreq & !GB32L71);
GB32_sload_path[8] = DFFE(GB32_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L91 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB32L91 = CARRY(GB32_sload_path[8] & !GB32L71);


--GB32_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB32_sload_path[7]_lut_out = GB32_sload_path[7] $ (EC2_valid_wreq & GB32L51);
GB32_sload_path[7] = DFFE(GB32_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB32L71 = CARRY(!GB32L51 # !GB32_sload_path[7]);


--GB32_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB32_sload_path[6]_lut_out = GB32_sload_path[6] $ (EC2_valid_wreq & !GB32L31);
GB32_sload_path[6] = DFFE(GB32_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB32L51 = CARRY(GB32_sload_path[6] & !GB32L31);


--GB32_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB32_sload_path[5]_lut_out = GB32_sload_path[5] $ (EC2_valid_wreq & GB32L11);
GB32_sload_path[5] = DFFE(GB32_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB32L31 = CARRY(!GB32L11 # !GB32_sload_path[5]);


--GB32_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB32_sload_path[4]_lut_out = GB32_sload_path[4] $ (EC2_valid_wreq & !GB32L9);
GB32_sload_path[4] = DFFE(GB32_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB32L11 = CARRY(GB32_sload_path[4] & !GB32L9);


--GB32_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB32_sload_path[3]_lut_out = GB32_sload_path[3] $ (EC2_valid_wreq & GB32L7);
GB32_sload_path[3] = DFFE(GB32_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB32L9 = CARRY(!GB32L7 # !GB32_sload_path[3]);


--GB32_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB32_sload_path[2]_lut_out = GB32_sload_path[2] $ (EC2_valid_wreq & !GB32L5);
GB32_sload_path[2] = DFFE(GB32_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB32L7 = CARRY(GB32_sload_path[2] & !GB32L5);


--GB32_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB32_sload_path[1]_lut_out = GB32_sload_path[1] $ (EC2_valid_wreq & GB32L3);
GB32_sload_path[1] = DFFE(GB32_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB32L5 = CARRY(!GB32L3 # !GB32_sload_path[1]);


--GB32_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB32_sload_path[0]_lut_out = EC2_valid_wreq $ GB32_sload_path[0];
GB32_sload_path[0] = DFFE(GB32_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB32L3 = CARRY(GB32_sload_path[0]);


--GB22_sload_path[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

GB22_sload_path[8]_lut_out = GB22_sload_path[8] $ (DC2L1 & !GB22L71);
GB22_sload_path[8] = DFFE(GB22_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GB22_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB22_sload_path[7]_lut_out = GB22_sload_path[7] $ (DC2L1 & GB22L51);
GB22_sload_path[7] = DFFE(GB22_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB22L71 = CARRY(!GB22L51 # !GB22_sload_path[7]);


--GB22_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB22_sload_path[6]_lut_out = GB22_sload_path[6] $ (DC2L1 & !GB22L31);
GB22_sload_path[6] = DFFE(GB22_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB22L51 = CARRY(GB22_sload_path[6] & !GB22L31);


--GB22_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB22_sload_path[5]_lut_out = GB22_sload_path[5] $ (DC2L1 & GB22L11);
GB22_sload_path[5] = DFFE(GB22_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB22L31 = CARRY(!GB22L11 # !GB22_sload_path[5]);


--GB22_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB22_sload_path[4]_lut_out = GB22_sload_path[4] $ (DC2L1 & !GB22L9);
GB22_sload_path[4] = DFFE(GB22_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB22L11 = CARRY(GB22_sload_path[4] & !GB22L9);


--GB22_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB22_sload_path[3]_lut_out = GB22_sload_path[3] $ (DC2L1 & GB22L7);
GB22_sload_path[3] = DFFE(GB22_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB22L9 = CARRY(!GB22L7 # !GB22_sload_path[3]);


--GB22_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB22_sload_path[2]_lut_out = GB22_sload_path[2] $ (DC2L1 & !GB22L5);
GB22_sload_path[2] = DFFE(GB22_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB22L7 = CARRY(GB22_sload_path[2] & !GB22L5);


--GB22_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB22_sload_path[1]_lut_out = GB22_sload_path[1] $ (DC2L1 & GB22L3);
GB22_sload_path[1] = DFFE(GB22_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB22L5 = CARRY(!GB22L3 # !GB22_sload_path[1]);


--GB22_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB22_sload_path[0]_lut_out = DC2L1 $ GB22_sload_path[0];
GB22_sload_path[0] = DFFE(GB22_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB22L3 = CARRY(GB22_sload_path[0]);


--GB12_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB12_sload_path[0]_lut_out = !GB12_sload_path[0];
GB12_sload_path[0]_sload_eqn = (EC2L1 & GB12_sload_path[0]) # (!EC2L1 & GB12_sload_path[0]_lut_out);
GB12_sload_path[0] = DFFE(GB12_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB12_the_carries[1] = CARRY(EC2_valid_wreq $ !GB12_sload_path[0]);


--GB12_pre_out[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

GB12_pre_out[1]_lut_out = GB12_pre_out[1] $ GB12_the_carries[1];
GB12_pre_out[1]_sload_eqn = (EC2L1 & GB12_pre_out[1]) # (!EC2L1 & GB12_pre_out[1]_lut_out);
GB12_pre_out[1] = DFFE(GB12_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

GB12_the_carries[2] = CARRY(GB12_pre_out[1] $ EC2_valid_wreq # !GB12_the_carries[1]);


--GB12_pre_out[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

GB12_pre_out[2]_lut_out = GB12_pre_out[2] $ !GB12_the_carries[2];
GB12_pre_out[2]_sload_eqn = (EC2L1 & GB12_pre_out[2]) # (!EC2L1 & GB12_pre_out[2]_lut_out);
GB12_pre_out[2] = DFFE(GB12_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

GB12_the_carries[3] = CARRY(!GB12_the_carries[2] & (GB12_pre_out[2] $ !EC2_valid_wreq));


--GB12_pre_out[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

GB12_pre_out[3]_lut_out = GB12_pre_out[3] $ GB12_the_carries[3];
GB12_pre_out[3]_sload_eqn = (EC2L1 & GB12_pre_out[3]) # (!EC2L1 & GB12_pre_out[3]_lut_out);
GB12_pre_out[3] = DFFE(GB12_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

GB12_the_carries[4] = CARRY(GB12_pre_out[3] $ EC2_valid_wreq # !GB12_the_carries[3]);


--GB12_pre_out[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

GB12_pre_out[4]_lut_out = GB12_pre_out[4] $ !GB12_the_carries[4];
GB12_pre_out[4]_sload_eqn = (EC2L1 & GB12_pre_out[4]) # (!EC2L1 & GB12_pre_out[4]_lut_out);
GB12_pre_out[4] = DFFE(GB12_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

GB12_the_carries[5] = CARRY(!GB12_the_carries[4] & (GB12_pre_out[4] $ !EC2_valid_wreq));


--GB12_pre_out[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

GB12_pre_out[5]_lut_out = GB12_pre_out[5] $ GB12_the_carries[5];
GB12_pre_out[5]_sload_eqn = (EC2L1 & GB12_pre_out[5]) # (!EC2L1 & GB12_pre_out[5]_lut_out);
GB12_pre_out[5] = DFFE(GB12_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

GB12_the_carries[6] = CARRY(GB12_pre_out[5] $ EC2_valid_wreq # !GB12_the_carries[5]);


--GB12_pre_out[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

GB12_pre_out[6]_lut_out = GB12_pre_out[6] $ !GB12_the_carries[6];
GB12_pre_out[6]_sload_eqn = (EC2L1 & GB12_pre_out[6]) # (!EC2L1 & GB12_pre_out[6]_lut_out);
GB12_pre_out[6] = DFFE(GB12_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

GB12_the_carries[7] = CARRY(!GB12_the_carries[6] & (GB12_pre_out[6] $ !EC2_valid_wreq));


--GB12_pre_out[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

GB12_pre_out[7]_lut_out = GB12_pre_out[7] $ GB12_the_carries[7];
GB12_pre_out[7]_sload_eqn = (EC2L1 & GB12_pre_out[7]) # (!EC2L1 & GB12_pre_out[7]_lut_out);
GB12_pre_out[7] = DFFE(GB12_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

GB12_the_carries[8] = CARRY(GB12_pre_out[7] $ EC2_valid_wreq # !GB12_the_carries[7]);


--GB12_pre_out[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

GB12_pre_out[8]_lut_out = GB12_pre_out[8] $ !GB12_the_carries[8];
GB12_pre_out[8]_sload_eqn = (EC2L1 & GB12_pre_out[8]) # (!EC2L1 & GB12_pre_out[8]_lut_out);
GB12_pre_out[8] = DFFE(GB12_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

GB12_the_carries[9] = CARRY(!GB12_the_carries[8] & (GB12_pre_out[8] $ !EC2_valid_wreq));


--GB12_pre_out[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is normal

GB12_pre_out[9]_lut_out = GB12_pre_out[9] $ GB12_the_carries[9];
GB12_pre_out[9]_sload_eqn = (EC2L1 & GB12_pre_out[9]) # (!EC2L1 & GB12_pre_out[9]_lut_out);
GB12_pre_out[9] = DFFE(GB12_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GB42_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB42_q[7]_lut_out = GB42_q[7] $ (WD1L3 & GB42L51);
GB42_q[7]_sload_eqn = (WD1L08Q & UC85L3) # (!WD1L08Q & GB42_q[7]_lut_out);
GB42_q[7] = DFFE(GB42_q[7]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB42_cout = CARRY(GB42_q[7] # !GB42L51);


--GB42_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB42_q[6]_lut_out = GB42_q[6] $ (WD1L3 & !GB42L31);
GB42_q[6]_sload_eqn = (WD1L08Q & UC35L3) # (!WD1L08Q & GB42_q[6]_lut_out);
GB42_q[6] = DFFE(GB42_q[6]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB42L51 = CARRY(!GB42_q[6] & !GB42L31);


--GB42_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB42_q[5]_lut_out = GB42_q[5] $ (WD1L3 & GB42L11);
GB42_q[5]_sload_eqn = (WD1L08Q & UC84L3) # (!WD1L08Q & GB42_q[5]_lut_out);
GB42_q[5] = DFFE(GB42_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB42L31 = CARRY(GB42_q[5] # !GB42L11);


--GB42_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB42_q[4]_lut_out = GB42_q[4] $ (WD1L3 & !GB42L9);
GB42_q[4]_sload_eqn = (WD1L08Q & UC34L3) # (!WD1L08Q & GB42_q[4]_lut_out);
GB42_q[4] = DFFE(GB42_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB42L11 = CARRY(!GB42_q[4] & !GB42L9);


--GB42_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB42_q[3]_lut_out = GB42_q[3] $ (WD1L3 & GB42L7);
GB42_q[3]_sload_eqn = (WD1L08Q & UC83L3) # (!WD1L08Q & GB42_q[3]_lut_out);
GB42_q[3] = DFFE(GB42_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB42L9 = CARRY(GB42_q[3] # !GB42L7);


--GB42_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB42_q[2]_lut_out = GB42_q[2] $ (WD1L3 & !GB42L5);
GB42_q[2]_sload_eqn = (WD1L08Q & UC33L2) # (!WD1L08Q & GB42_q[2]_lut_out);
GB42_q[2] = DFFE(GB42_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB42L7 = CARRY(!GB42_q[2] & !GB42L5);


--GB42_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB42_q[1]_lut_out = GB42_q[1] $ (WD1L3 & GB42L3);
GB42_q[1]_sload_eqn = (WD1L08Q & UC82L3) # (!WD1L08Q & GB42_q[1]_lut_out);
GB42_q[1] = DFFE(GB42_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB42L5 = CARRY(GB42_q[1] # !GB42L3);


--GB42_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB42_q[0]_lut_out = GB42_q[0] $ WD1L3;
GB42_q[0]_sload_eqn = (WD1L08Q & UC32L3) # (!WD1L08Q & GB42_q[0]_lut_out);
GB42_q[0] = DFFE(GB42_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB42L3 = CARRY(!GB42_q[0]);


--GB52_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB52_q[7]_lut_out = GB52_q[7] $ (WD1L3 & GB52L51);
GB52_q[7]_sload_eqn = (WD1L97Q & UC85L3) # (!WD1L97Q & GB52_q[7]_lut_out);
GB52_q[7] = DFFE(GB52_q[7]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB52_cout = CARRY(GB52_q[7] # !GB52L51);


--GB52_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB52_q[6]_lut_out = GB52_q[6] $ (WD1L3 & !GB52L31);
GB52_q[6]_sload_eqn = (WD1L97Q & UC35L3) # (!WD1L97Q & GB52_q[6]_lut_out);
GB52_q[6] = DFFE(GB52_q[6]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB52L51 = CARRY(!GB52_q[6] & !GB52L31);


--GB52_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB52_q[5]_lut_out = GB52_q[5] $ (WD1L3 & GB52L11);
GB52_q[5]_sload_eqn = (WD1L97Q & UC84L3) # (!WD1L97Q & GB52_q[5]_lut_out);
GB52_q[5] = DFFE(GB52_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB52L31 = CARRY(GB52_q[5] # !GB52L11);


--GB52_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB52_q[4]_lut_out = GB52_q[4] $ (WD1L3 & !GB52L9);
GB52_q[4]_sload_eqn = (WD1L97Q & UC34L3) # (!WD1L97Q & GB52_q[4]_lut_out);
GB52_q[4] = DFFE(GB52_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB52L11 = CARRY(!GB52_q[4] & !GB52L9);


--GB52_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB52_q[3]_lut_out = GB52_q[3] $ (WD1L3 & GB52L7);
GB52_q[3]_sload_eqn = (WD1L97Q & UC83L3) # (!WD1L97Q & GB52_q[3]_lut_out);
GB52_q[3] = DFFE(GB52_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB52L9 = CARRY(GB52_q[3] # !GB52L7);


--GB52_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB52_q[2]_lut_out = GB52_q[2] $ (WD1L3 & !GB52L5);
GB52_q[2]_sload_eqn = (WD1L97Q & UC33L2) # (!WD1L97Q & GB52_q[2]_lut_out);
GB52_q[2] = DFFE(GB52_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB52L7 = CARRY(!GB52_q[2] & !GB52L5);


--GB52_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB52_q[1]_lut_out = GB52_q[1] $ (WD1L3 & GB52L3);
GB52_q[1]_sload_eqn = (WD1L97Q & UC82L3) # (!WD1L97Q & GB52_q[1]_lut_out);
GB52_q[1] = DFFE(GB52_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB52L5 = CARRY(GB52_q[1] # !GB52L3);


--GB52_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB52_q[0]_lut_out = GB52_q[0] $ (WD1L3 & !GB42_cout);
GB52_q[0]_sload_eqn = (WD1L97Q & UC32L3) # (!WD1L97Q & GB52_q[0]_lut_out);
GB52_q[0] = DFFE(GB52_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB52L3 = CARRY(!GB52_q[0] & !GB42_cout);


--GB91_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB91_sload_path[4]_lut_out = GB91_sload_path[4] $ !GB91L9;
GB91_sload_path[4]_reg_input = !SC51_aeb_out & GB91_sload_path[4]_lut_out;
GB91_sload_path[4] = DFFE(GB91_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB91L11 = CARRY(GB91_sload_path[4] & !GB91L9);


--GB91_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB91_sload_path[3]_lut_out = GB91_sload_path[3] $ GB91L7;
GB91_sload_path[3]_reg_input = !SC51_aeb_out & GB91_sload_path[3]_lut_out;
GB91_sload_path[3] = DFFE(GB91_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB91L9 = CARRY(!GB91L7 # !GB91_sload_path[3]);


--GB91_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB91_sload_path[2]_lut_out = GB91_sload_path[2] $ !GB91L5;
GB91_sload_path[2]_reg_input = !SC51_aeb_out & GB91_sload_path[2]_lut_out;
GB91_sload_path[2] = DFFE(GB91_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB91L7 = CARRY(GB91_sload_path[2] & !GB91L5);


--GB91_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB91_sload_path[1]_lut_out = GB91_sload_path[1] $ GB91L3;
GB91_sload_path[1]_reg_input = !SC51_aeb_out & GB91_sload_path[1]_lut_out;
GB91_sload_path[1] = DFFE(GB91_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB91L5 = CARRY(!GB91L3 # !GB91_sload_path[1]);


--GB91_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB91_sload_path[0]_lut_out = !GB91_sload_path[0];
GB91_sload_path[0]_reg_input = !SC51_aeb_out & GB91_sload_path[0]_lut_out;
GB91_sload_path[0] = DFFE(GB91_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB91L3 = CARRY(GB91_sload_path[0]);


--GB91L12 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

GB91L12 = SC51_aeb_out # GB91L11;

--GB91_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB91_cout = CARRY(!SC51_aeb_out & !GB91L11);


--GB02_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB02_sload_path[3]_lut_out = GB02_sload_path[3] $ GB02L7;
GB02_sload_path[3]_reg_input = !SC61_aeb_out & GB02_sload_path[3]_lut_out;
GB02_sload_path[3] = DFFE(GB02_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB02L9 = CARRY(!GB02L7 # !GB02_sload_path[3]);


--GB02_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB02_sload_path[2]_lut_out = GB02_sload_path[2] $ !GB02L5;
GB02_sload_path[2]_reg_input = !SC61_aeb_out & GB02_sload_path[2]_lut_out;
GB02_sload_path[2] = DFFE(GB02_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB02L7 = CARRY(GB02_sload_path[2] & !GB02L5);


--GB02_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB02_sload_path[1]_lut_out = GB02_sload_path[1] $ GB02L3;
GB02_sload_path[1]_reg_input = !SC61_aeb_out & GB02_sload_path[1]_lut_out;
GB02_sload_path[1] = DFFE(GB02_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB02L5 = CARRY(!GB02L3 # !GB02_sload_path[1]);


--GB02_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB02_sload_path[0]_lut_out = !GB02_sload_path[0];
GB02_sload_path[0]_reg_input = !SC61_aeb_out & GB02_sload_path[0]_lut_out;
GB02_sload_path[0] = DFFE(GB02_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB02L3 = CARRY(GB02_sload_path[0]);


--GB02L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

GB02L81 = SC61_aeb_out # !GB02L9;

--GB02_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB02_cout = CARRY(SC61_aeb_out # !GB02L9);


--NE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

NE1_lcell_hgrant = GND;


--NE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

NE1_lcell_hresp0 = !B1L5Q;


--NE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

NE1_lcell_hresp1 = VCC;


--JE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
JE2_outclock1 = PLL(CLK4p, , );


--JE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
JE1_outclock0 = PLL(CLK4p, , );

--JE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
JE1_outclock1 = PLL(CLK4p, , );


--UB1L86 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~1
--operation mode is arithmetic

UB1L86 = UB1_ind[0] $ UB1_ina[0];

--UB1L96 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~1COUT
--operation mode is arithmetic

UB1L96 = CARRY(UB1_ina[0] # !UB1_ind[0]);


--UB1L07 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~2
--operation mode is arithmetic

UB1L07 = UB1_ind[1] $ UB1_ina[1] $ !UB1L96;

--UB1L17 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~2COUT
--operation mode is arithmetic

UB1L17 = CARRY(UB1_ind[1] & (!UB1L96 # !UB1_ina[1]) # !UB1_ind[1] & !UB1_ina[1] & !UB1L96);


--UB1L27 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~3
--operation mode is arithmetic

UB1L27 = UB1_ind[2] $ UB1_ina[2] $ UB1L17;

--UB1L37 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~3COUT
--operation mode is arithmetic

UB1L37 = CARRY(UB1_ind[2] & UB1_ina[2] & !UB1L17 # !UB1_ind[2] & (UB1_ina[2] # !UB1L17));


--UB1L47 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~4
--operation mode is arithmetic

UB1L47 = UB1_ind[3] $ UB1_ina[3] $ !UB1L37;

--UB1L57 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~4COUT
--operation mode is arithmetic

UB1L57 = CARRY(UB1_ind[3] & (!UB1L37 # !UB1_ina[3]) # !UB1_ind[3] & !UB1_ina[3] & !UB1L37);


--UB1L67 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~5
--operation mode is arithmetic

UB1L67 = UB1_ind[4] $ UB1_ina[4] $ UB1L57;

--UB1L77 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~5COUT
--operation mode is arithmetic

UB1L77 = CARRY(UB1_ind[4] & UB1_ina[4] & !UB1L57 # !UB1_ind[4] & (UB1_ina[4] # !UB1L57));


--UB1L87 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~6
--operation mode is arithmetic

UB1L87 = UB1_ind[5] $ UB1_ina[5] $ !UB1L77;

--UB1L97 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~6COUT
--operation mode is arithmetic

UB1L97 = CARRY(UB1_ind[5] & (!UB1L77 # !UB1_ina[5]) # !UB1_ind[5] & !UB1_ina[5] & !UB1L77);


--UB1L08 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~7
--operation mode is arithmetic

UB1L08 = UB1_ind[6] $ UB1_ina[6] $ UB1L97;

--UB1L18 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~7COUT
--operation mode is arithmetic

UB1L18 = CARRY(UB1_ind[6] & UB1_ina[6] & !UB1L97 # !UB1_ind[6] & (UB1_ina[6] # !UB1L97));


--UB1L28 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~8
--operation mode is arithmetic

UB1L28 = UB1_ind[7] $ UB1_ina[7] $ !UB1L18;

--UB1L38 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~8COUT
--operation mode is arithmetic

UB1L38 = CARRY(UB1_ind[7] & (!UB1L18 # !UB1_ina[7]) # !UB1_ind[7] & !UB1_ina[7] & !UB1L18);


--UB1L48 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~9
--operation mode is arithmetic

UB1L48 = UB1_ind[8] $ UB1_ina[8] $ UB1L38;

--UB1L58 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~9COUT
--operation mode is arithmetic

UB1L58 = CARRY(UB1_ind[8] & UB1_ina[8] & !UB1L38 # !UB1_ind[8] & (UB1_ina[8] # !UB1L38));


--UB1L68 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~10
--operation mode is normal

UB1L68 = UB1_ind[9] $ UB1_ina[9] $ !UB1L58;


--UB1L09 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~1
--operation mode is arithmetic

UB1L09 = UB1_ind[0] $ UB1_ina[0];

--UB1L19 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~1COUT
--operation mode is arithmetic

UB1L19 = CARRY(UB1_ind[0] # !UB1_ina[0]);


--UB1L29 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~2
--operation mode is arithmetic

UB1L29 = UB1_ind[1] $ UB1_ina[1] $ !UB1L19;

--UB1L39 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~2COUT
--operation mode is arithmetic

UB1L39 = CARRY(UB1_ind[1] & UB1_ina[1] & !UB1L19 # !UB1_ind[1] & (UB1_ina[1] # !UB1L19));


--UB1L49 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~3
--operation mode is arithmetic

UB1L49 = UB1_ind[2] $ UB1_ina[2] $ UB1L39;

--UB1L59 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~3COUT
--operation mode is arithmetic

UB1L59 = CARRY(UB1_ind[2] & (!UB1L39 # !UB1_ina[2]) # !UB1_ind[2] & !UB1_ina[2] & !UB1L39);


--UB1L69 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~4
--operation mode is arithmetic

UB1L69 = UB1_ind[3] $ UB1_ina[3] $ !UB1L59;

--UB1L79 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~4COUT
--operation mode is arithmetic

UB1L79 = CARRY(UB1_ind[3] & UB1_ina[3] & !UB1L59 # !UB1_ind[3] & (UB1_ina[3] # !UB1L59));


--UB1L89 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~5
--operation mode is arithmetic

UB1L89 = UB1_ind[4] $ UB1_ina[4] $ UB1L79;

--UB1L99 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~5COUT
--operation mode is arithmetic

UB1L99 = CARRY(UB1_ind[4] & (!UB1L79 # !UB1_ina[4]) # !UB1_ind[4] & !UB1_ina[4] & !UB1L79);


--UB1L001 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~6
--operation mode is arithmetic

UB1L001 = UB1_ind[5] $ UB1_ina[5] $ !UB1L99;

--UB1L101 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~6COUT
--operation mode is arithmetic

UB1L101 = CARRY(UB1_ind[5] & UB1_ina[5] & !UB1L99 # !UB1_ind[5] & (UB1_ina[5] # !UB1L99));


--UB1L201 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~7
--operation mode is arithmetic

UB1L201 = UB1_ind[6] $ UB1_ina[6] $ UB1L101;

--UB1L301 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~7COUT
--operation mode is arithmetic

UB1L301 = CARRY(UB1_ind[6] & (!UB1L101 # !UB1_ina[6]) # !UB1_ind[6] & !UB1_ina[6] & !UB1L101);


--UB1L401 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~8
--operation mode is arithmetic

UB1L401 = UB1_ind[7] $ UB1_ina[7] $ !UB1L301;

--UB1L501 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~8COUT
--operation mode is arithmetic

UB1L501 = CARRY(UB1_ind[7] & UB1_ina[7] & !UB1L301 # !UB1_ind[7] & (UB1_ina[7] # !UB1L301));


--UB1L601 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~9
--operation mode is arithmetic

UB1L601 = UB1_ind[8] $ UB1_ina[8] $ UB1L501;

--UB1L701 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~9COUT
--operation mode is arithmetic

UB1L701 = CARRY(UB1_ind[8] & (!UB1L501 # !UB1_ina[8]) # !UB1_ind[8] & !UB1_ina[8] & !UB1L501);


--UB1L801 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~10
--operation mode is normal

UB1L801 = UB1_ind[9] $ UB1_ina[9] $ !UB1L701;


--CB2L1 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

CB2L1 = !CB2_readout_cnt[0];

--CB2L2 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

CB2L2 = CARRY(CB2_readout_cnt[0]);


--CB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

CB2L3 = CB2_readout_cnt[1] $ CB2L2;

--CB2L4 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

CB2L4 = CARRY(!CB2L2 # !CB2_readout_cnt[1]);


--CB2L5 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

CB2L5 = CB2_readout_cnt[2] $ !CB2L4;

--CB2L6 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

CB2L6 = CARRY(CB2_readout_cnt[2] & !CB2L4);


--CB2L7 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

CB2L7 = CB2_readout_cnt[3] $ CB2L6;

--CB2L8 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

CB2L8 = CARRY(!CB2L6 # !CB2_readout_cnt[3]);


--CB2L9 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

CB2L9 = CB2_readout_cnt[4] $ !CB2L8;

--CB2L01 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

CB2L01 = CARRY(CB2_readout_cnt[4] & !CB2L8);


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

CB2L11 = CB2_readout_cnt[5] $ CB2L01;

--CB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

CB2L21 = CARRY(!CB2L01 # !CB2_readout_cnt[5]);


--CB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

CB2L31 = CB2_readout_cnt[6] $ !CB2L21;

--CB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

CB2L41 = CARRY(CB2_readout_cnt[6] & !CB2L21);


--CB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

CB2L51 = CB2_readout_cnt[7] $ CB2L41;

--CB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

CB2L61 = CARRY(!CB2L41 # !CB2_readout_cnt[7]);


--CB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

CB2L71 = CB2_readout_cnt[8] $ !CB2L61;

--CB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

CB2L81 = CARRY(CB2_readout_cnt[8] & !CB2L61);


--CB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

CB2L91 = CB2_readout_cnt[9] $ CB2L81;

--CB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

CB2L02 = CARRY(!CB2L81 # !CB2_readout_cnt[9]);


--CB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

CB2L12 = CB2_readout_cnt[10] $ !CB2L02;

--CB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

CB2L22 = CARRY(CB2_readout_cnt[10] & !CB2L02);


--CB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

CB2L32 = CB2_readout_cnt[11] $ CB2L22;

--CB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

CB2L42 = CARRY(!CB2L22 # !CB2_readout_cnt[11]);


--CB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

CB2L52 = CB2_readout_cnt[12] $ !CB2L42;

--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

CB2L62 = CARRY(CB2_readout_cnt[12] & !CB2L42);


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

CB2L72 = CB2_readout_cnt[13] $ CB2L62;

--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

CB2L82 = CARRY(!CB2L62 # !CB2_readout_cnt[13]);


--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

CB2L92 = CB2_readout_cnt[14] $ !CB2L82;

--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

CB2L03 = CARRY(CB2_readout_cnt[14] & !CB2L82);


--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

CB2L13 = CB2_readout_cnt[15] $ CB2L03;

--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

CB2L23 = CARRY(!CB2L03 # !CB2_readout_cnt[15]);


--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

CB2L33 = CB2_readout_cnt[16] $ !CB2L23;

--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

CB2L43 = CARRY(CB2_readout_cnt[16] & !CB2L23);


--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

CB2L53 = CB2_readout_cnt[17] $ CB2L43;

--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

CB2L63 = CARRY(!CB2L43 # !CB2_readout_cnt[17]);


--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

CB2L73 = CB2_readout_cnt[18] $ !CB2L63;

--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

CB2L83 = CARRY(CB2_readout_cnt[18] & !CB2L63);


--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

CB2L93 = CB2_readout_cnt[19] $ CB2L83;

--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

CB2L04 = CARRY(!CB2L83 # !CB2_readout_cnt[19]);


--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

CB2L14 = CB2_readout_cnt[20] $ !CB2L04;

--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

CB2L24 = CARRY(CB2_readout_cnt[20] & !CB2L04);


--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

CB2L34 = CB2_readout_cnt[21] $ CB2L24;

--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

CB2L44 = CARRY(!CB2L24 # !CB2_readout_cnt[21]);


--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

CB2L54 = CB2_readout_cnt[22] $ !CB2L44;

--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

CB2L64 = CARRY(CB2_readout_cnt[22] & !CB2L44);


--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

CB2L74 = CB2_readout_cnt[23] $ CB2L64;

--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

CB2L84 = CARRY(!CB2L64 # !CB2_readout_cnt[23]);


--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

CB2L94 = CB2_readout_cnt[24] $ !CB2L84;

--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

CB2L05 = CARRY(CB2_readout_cnt[24] & !CB2L84);


--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

CB2L15 = CB2_readout_cnt[25] $ CB2L05;

--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

CB2L25 = CARRY(!CB2L05 # !CB2_readout_cnt[25]);


--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

CB2L35 = CB2_readout_cnt[26] $ !CB2L25;

--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

CB2L45 = CARRY(CB2_readout_cnt[26] & !CB2L25);


--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

CB2L55 = CB2_readout_cnt[27] $ CB2L45;

--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

CB2L65 = CARRY(!CB2L45 # !CB2_readout_cnt[27]);


--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

CB2L75 = CB2_readout_cnt[28] $ !CB2L65;

--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

CB2L85 = CARRY(CB2_readout_cnt[28] & !CB2L65);


--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

CB2L95 = CB2_readout_cnt[29] $ CB2L85;

--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

CB2L06 = CARRY(!CB2L85 # !CB2_readout_cnt[29]);


--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

CB2L16 = CB2_readout_cnt[30] $ !CB2L06;

--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

CB2L26 = CARRY(CB2_readout_cnt[30] & !CB2L06);


--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

CB2L36 = CB2_readout_cnt[31] $ CB2L26;


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

BB2L46 = !BB2_digitize_cnt[0];

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

BB2L56 = CARRY(BB2_digitize_cnt[0]);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[1] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_digitize_cnt[1]);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[2] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

BB2L96 = CARRY(BB2_digitize_cnt[2] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[3] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_digitize_cnt[3]);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[4] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

BB2L37 = CARRY(BB2_digitize_cnt[4] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[5] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_digitize_cnt[5]);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[6] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

BB2L77 = CARRY(BB2_digitize_cnt[6] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[7] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_digitize_cnt[7]);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[8] $ !BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

BB2L18 = CARRY(BB2_digitize_cnt[8] & !BB2L97);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[9] $ BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L18 # !BB2_digitize_cnt[9]);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[10] $ !BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

BB2L58 = CARRY(BB2_digitize_cnt[10] & !BB2L38);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[11] $ BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

BB2L78 = CARRY(!BB2L58 # !BB2_digitize_cnt[11]);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[12] $ !BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

BB2L98 = CARRY(BB2_digitize_cnt[12] & !BB2L78);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[13] $ BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

BB2L19 = CARRY(!BB2L98 # !BB2_digitize_cnt[13]);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[14] $ !BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

BB2L39 = CARRY(BB2_digitize_cnt[14] & !BB2L19);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[15] $ BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

BB2L59 = CARRY(!BB2L39 # !BB2_digitize_cnt[15]);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[16] $ !BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

BB2L79 = CARRY(BB2_digitize_cnt[16] & !BB2L59);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[17] $ BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

BB2L99 = CARRY(!BB2L79 # !BB2_digitize_cnt[17]);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[18] $ !BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

BB2L101 = CARRY(BB2_digitize_cnt[18] & !BB2L99);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[19] $ BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

BB2L301 = CARRY(!BB2L101 # !BB2_digitize_cnt[19]);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[20] $ !BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

BB2L501 = CARRY(BB2_digitize_cnt[20] & !BB2L301);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[21] $ BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

BB2L701 = CARRY(!BB2L501 # !BB2_digitize_cnt[21]);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[22] $ !BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

BB2L901 = CARRY(BB2_digitize_cnt[22] & !BB2L701);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[23] $ BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

BB2L111 = CARRY(!BB2L901 # !BB2_digitize_cnt[23]);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[24] $ !BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

BB2L311 = CARRY(BB2_digitize_cnt[24] & !BB2L111);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

BB2L411 = BB2_digitize_cnt[25] $ BB2L311;

--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

BB2L511 = CARRY(!BB2L311 # !BB2_digitize_cnt[25]);


--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

BB2L611 = BB2_digitize_cnt[26] $ !BB2L511;

--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

BB2L711 = CARRY(BB2_digitize_cnt[26] & !BB2L511);


--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

BB2L811 = BB2_digitize_cnt[27] $ BB2L711;

--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

BB2L911 = CARRY(!BB2L711 # !BB2_digitize_cnt[27]);


--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

BB2L021 = BB2_digitize_cnt[28] $ !BB2L911;

--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

BB2L121 = CARRY(BB2_digitize_cnt[28] & !BB2L911);


--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

BB2L221 = BB2_digitize_cnt[29] $ BB2L121;

--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

BB2L321 = CARRY(!BB2L121 # !BB2_digitize_cnt[29]);


--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

BB2L421 = BB2_digitize_cnt[30] $ !BB2L321;

--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

BB2L521 = CARRY(BB2_digitize_cnt[30] & !BB2L321);


--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

BB2L621 = BB2_digitize_cnt[31] $ BB2L521;


--BB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

BB2L1 = !BB2_settle_cnt[0];

--BB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

BB2L2 = CARRY(BB2_settle_cnt[0]);


--BB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

BB2L3 = BB2_settle_cnt[1] $ BB2L2;

--BB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

BB2L4 = CARRY(!BB2L2 # !BB2_settle_cnt[1]);


--BB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

BB2L5 = BB2_settle_cnt[2] $ !BB2L4;

--BB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

BB2L6 = CARRY(BB2_settle_cnt[2] & !BB2L4);


--BB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

BB2L7 = BB2_settle_cnt[3] $ BB2L6;

--BB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

BB2L8 = CARRY(!BB2L6 # !BB2_settle_cnt[3]);


--BB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

BB2L9 = BB2_settle_cnt[4] $ !BB2L8;

--BB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

BB2L01 = CARRY(BB2_settle_cnt[4] & !BB2L8);


--BB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

BB2L11 = BB2_settle_cnt[5] $ BB2L01;

--BB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

BB2L21 = CARRY(!BB2L01 # !BB2_settle_cnt[5]);


--BB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

BB2L31 = BB2_settle_cnt[6] $ !BB2L21;

--BB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

BB2L41 = CARRY(BB2_settle_cnt[6] & !BB2L21);


--BB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

BB2L51 = BB2_settle_cnt[7] $ BB2L41;

--BB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

BB2L61 = CARRY(!BB2L41 # !BB2_settle_cnt[7]);


--BB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

BB2L71 = BB2_settle_cnt[8] $ !BB2L61;

--BB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

BB2L81 = CARRY(BB2_settle_cnt[8] & !BB2L61);


--BB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

BB2L91 = BB2_settle_cnt[9] $ BB2L81;

--BB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

BB2L02 = CARRY(!BB2L81 # !BB2_settle_cnt[9]);


--BB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

BB2L12 = BB2_settle_cnt[10] $ !BB2L02;

--BB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

BB2L22 = CARRY(BB2_settle_cnt[10] & !BB2L02);


--BB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

BB2L32 = BB2_settle_cnt[11] $ BB2L22;

--BB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

BB2L42 = CARRY(!BB2L22 # !BB2_settle_cnt[11]);


--BB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

BB2L52 = BB2_settle_cnt[12] $ !BB2L42;

--BB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

BB2L62 = CARRY(BB2_settle_cnt[12] & !BB2L42);


--BB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

BB2L72 = BB2_settle_cnt[13] $ BB2L62;

--BB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

BB2L82 = CARRY(!BB2L62 # !BB2_settle_cnt[13]);


--BB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

BB2L92 = BB2_settle_cnt[14] $ !BB2L82;

--BB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

BB2L03 = CARRY(BB2_settle_cnt[14] & !BB2L82);


--BB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

BB2L13 = BB2_settle_cnt[15] $ BB2L03;

--BB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

BB2L23 = CARRY(!BB2L03 # !BB2_settle_cnt[15]);


--BB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

BB2L33 = BB2_settle_cnt[16] $ !BB2L23;

--BB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

BB2L43 = CARRY(BB2_settle_cnt[16] & !BB2L23);


--BB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

BB2L53 = BB2_settle_cnt[17] $ BB2L43;

--BB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

BB2L63 = CARRY(!BB2L43 # !BB2_settle_cnt[17]);


--BB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

BB2L73 = BB2_settle_cnt[18] $ !BB2L63;

--BB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

BB2L83 = CARRY(BB2_settle_cnt[18] & !BB2L63);


--BB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

BB2L93 = BB2_settle_cnt[19] $ BB2L83;

--BB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

BB2L04 = CARRY(!BB2L83 # !BB2_settle_cnt[19]);


--BB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

BB2L14 = BB2_settle_cnt[20] $ !BB2L04;

--BB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

BB2L24 = CARRY(BB2_settle_cnt[20] & !BB2L04);


--BB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

BB2L34 = BB2_settle_cnt[21] $ BB2L24;

--BB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

BB2L44 = CARRY(!BB2L24 # !BB2_settle_cnt[21]);


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

BB2L54 = BB2_settle_cnt[22] $ !BB2L44;

--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

BB2L64 = CARRY(BB2_settle_cnt[22] & !BB2L44);


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

BB2L74 = BB2_settle_cnt[23] $ BB2L64;

--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

BB2L84 = CARRY(!BB2L64 # !BB2_settle_cnt[23]);


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

BB2L94 = BB2_settle_cnt[24] $ !BB2L84;

--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

BB2L05 = CARRY(BB2_settle_cnt[24] & !BB2L84);


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

BB2L15 = BB2_settle_cnt[25] $ BB2L05;

--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

BB2L25 = CARRY(!BB2L05 # !BB2_settle_cnt[25]);


--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

BB2L35 = BB2_settle_cnt[26] $ !BB2L25;

--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

BB2L45 = CARRY(BB2_settle_cnt[26] & !BB2L25);


--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

BB2L55 = BB2_settle_cnt[27] $ BB2L45;

--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

BB2L65 = CARRY(!BB2L45 # !BB2_settle_cnt[27]);


--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

BB2L75 = BB2_settle_cnt[28] $ !BB2L65;

--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

BB2L85 = CARRY(BB2_settle_cnt[28] & !BB2L65);


--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

BB2L95 = BB2_settle_cnt[29] $ BB2L85;

--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

BB2L06 = CARRY(!BB2L85 # !BB2_settle_cnt[29]);


--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

BB2L16 = BB2_settle_cnt[30] $ !BB2L06;

--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

BB2L26 = CARRY(BB2_settle_cnt[30] & !BB2L06);


--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

BB2L36 = BB2_settle_cnt[31] $ BB2L26;


--CB1L1 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

CB1L1 = !CB1_readout_cnt[0];

--CB1L2 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

CB1L2 = CARRY(CB1_readout_cnt[0]);


--CB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

CB1L3 = CB1_readout_cnt[1] $ CB1L2;

--CB1L4 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

CB1L4 = CARRY(!CB1L2 # !CB1_readout_cnt[1]);


--CB1L5 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

CB1L5 = CB1_readout_cnt[2] $ !CB1L4;

--CB1L6 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

CB1L6 = CARRY(CB1_readout_cnt[2] & !CB1L4);


--CB1L7 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

CB1L7 = CB1_readout_cnt[3] $ CB1L6;

--CB1L8 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

CB1L8 = CARRY(!CB1L6 # !CB1_readout_cnt[3]);


--CB1L9 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

CB1L9 = CB1_readout_cnt[4] $ !CB1L8;

--CB1L01 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

CB1L01 = CARRY(CB1_readout_cnt[4] & !CB1L8);


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

CB1L11 = CB1_readout_cnt[5] $ CB1L01;

--CB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

CB1L21 = CARRY(!CB1L01 # !CB1_readout_cnt[5]);


--CB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

CB1L31 = CB1_readout_cnt[6] $ !CB1L21;

--CB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

CB1L41 = CARRY(CB1_readout_cnt[6] & !CB1L21);


--CB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

CB1L51 = CB1_readout_cnt[7] $ CB1L41;

--CB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

CB1L61 = CARRY(!CB1L41 # !CB1_readout_cnt[7]);


--CB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

CB1L71 = CB1_readout_cnt[8] $ !CB1L61;

--CB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

CB1L81 = CARRY(CB1_readout_cnt[8] & !CB1L61);


--CB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

CB1L91 = CB1_readout_cnt[9] $ CB1L81;

--CB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

CB1L02 = CARRY(!CB1L81 # !CB1_readout_cnt[9]);


--CB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

CB1L12 = CB1_readout_cnt[10] $ !CB1L02;

--CB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

CB1L22 = CARRY(CB1_readout_cnt[10] & !CB1L02);


--CB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

CB1L32 = CB1_readout_cnt[11] $ CB1L22;

--CB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

CB1L42 = CARRY(!CB1L22 # !CB1_readout_cnt[11]);


--CB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

CB1L52 = CB1_readout_cnt[12] $ !CB1L42;

--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

CB1L62 = CARRY(CB1_readout_cnt[12] & !CB1L42);


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

CB1L72 = CB1_readout_cnt[13] $ CB1L62;

--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

CB1L82 = CARRY(!CB1L62 # !CB1_readout_cnt[13]);


--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

CB1L92 = CB1_readout_cnt[14] $ !CB1L82;

--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

CB1L03 = CARRY(CB1_readout_cnt[14] & !CB1L82);


--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

CB1L13 = CB1_readout_cnt[15] $ CB1L03;

--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

CB1L23 = CARRY(!CB1L03 # !CB1_readout_cnt[15]);


--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

CB1L33 = CB1_readout_cnt[16] $ !CB1L23;

--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

CB1L43 = CARRY(CB1_readout_cnt[16] & !CB1L23);


--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

CB1L53 = CB1_readout_cnt[17] $ CB1L43;

--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

CB1L63 = CARRY(!CB1L43 # !CB1_readout_cnt[17]);


--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

CB1L73 = CB1_readout_cnt[18] $ !CB1L63;

--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

CB1L83 = CARRY(CB1_readout_cnt[18] & !CB1L63);


--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

CB1L93 = CB1_readout_cnt[19] $ CB1L83;

--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

CB1L04 = CARRY(!CB1L83 # !CB1_readout_cnt[19]);


--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

CB1L14 = CB1_readout_cnt[20] $ !CB1L04;

--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

CB1L24 = CARRY(CB1_readout_cnt[20] & !CB1L04);


--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

CB1L34 = CB1_readout_cnt[21] $ CB1L24;

--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

CB1L44 = CARRY(!CB1L24 # !CB1_readout_cnt[21]);


--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

CB1L54 = CB1_readout_cnt[22] $ !CB1L44;

--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

CB1L64 = CARRY(CB1_readout_cnt[22] & !CB1L44);


--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

CB1L74 = CB1_readout_cnt[23] $ CB1L64;

--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

CB1L84 = CARRY(!CB1L64 # !CB1_readout_cnt[23]);


--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

CB1L94 = CB1_readout_cnt[24] $ !CB1L84;

--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

CB1L05 = CARRY(CB1_readout_cnt[24] & !CB1L84);


--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

CB1L15 = CB1_readout_cnt[25] $ CB1L05;

--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

CB1L25 = CARRY(!CB1L05 # !CB1_readout_cnt[25]);


--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

CB1L35 = CB1_readout_cnt[26] $ !CB1L25;

--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

CB1L45 = CARRY(CB1_readout_cnt[26] & !CB1L25);


--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

CB1L55 = CB1_readout_cnt[27] $ CB1L45;

--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

CB1L65 = CARRY(!CB1L45 # !CB1_readout_cnt[27]);


--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

CB1L75 = CB1_readout_cnt[28] $ !CB1L65;

--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

CB1L85 = CARRY(CB1_readout_cnt[28] & !CB1L65);


--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

CB1L95 = CB1_readout_cnt[29] $ CB1L85;

--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

CB1L06 = CARRY(!CB1L85 # !CB1_readout_cnt[29]);


--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

CB1L16 = CB1_readout_cnt[30] $ !CB1L06;

--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

CB1L26 = CARRY(CB1_readout_cnt[30] & !CB1L06);


--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

CB1L36 = CB1_readout_cnt[31] $ CB1L26;


--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

BB1L46 = !BB1_digitize_cnt[0];

--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

BB1L56 = CARRY(BB1_digitize_cnt[0]);


--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

BB1L66 = BB1_digitize_cnt[1] $ BB1L56;

--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

BB1L76 = CARRY(!BB1L56 # !BB1_digitize_cnt[1]);


--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

BB1L86 = BB1_digitize_cnt[2] $ !BB1L76;

--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

BB1L96 = CARRY(BB1_digitize_cnt[2] & !BB1L76);


--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

BB1L07 = BB1_digitize_cnt[3] $ BB1L96;

--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

BB1L17 = CARRY(!BB1L96 # !BB1_digitize_cnt[3]);


--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

BB1L27 = BB1_digitize_cnt[4] $ !BB1L17;

--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

BB1L37 = CARRY(BB1_digitize_cnt[4] & !BB1L17);


--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

BB1L47 = BB1_digitize_cnt[5] $ BB1L37;

--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

BB1L57 = CARRY(!BB1L37 # !BB1_digitize_cnt[5]);


--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

BB1L67 = BB1_digitize_cnt[6] $ !BB1L57;

--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

BB1L77 = CARRY(BB1_digitize_cnt[6] & !BB1L57);


--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

BB1L87 = BB1_digitize_cnt[7] $ BB1L77;

--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

BB1L97 = CARRY(!BB1L77 # !BB1_digitize_cnt[7]);


--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

BB1L08 = BB1_digitize_cnt[8] $ !BB1L97;

--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

BB1L18 = CARRY(BB1_digitize_cnt[8] & !BB1L97);


--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

BB1L28 = BB1_digitize_cnt[9] $ BB1L18;

--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

BB1L38 = CARRY(!BB1L18 # !BB1_digitize_cnt[9]);


--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

BB1L48 = BB1_digitize_cnt[10] $ !BB1L38;

--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

BB1L58 = CARRY(BB1_digitize_cnt[10] & !BB1L38);


--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

BB1L68 = BB1_digitize_cnt[11] $ BB1L58;

--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

BB1L78 = CARRY(!BB1L58 # !BB1_digitize_cnt[11]);


--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

BB1L88 = BB1_digitize_cnt[12] $ !BB1L78;

--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

BB1L98 = CARRY(BB1_digitize_cnt[12] & !BB1L78);


--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

BB1L09 = BB1_digitize_cnt[13] $ BB1L98;

--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

BB1L19 = CARRY(!BB1L98 # !BB1_digitize_cnt[13]);


--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

BB1L29 = BB1_digitize_cnt[14] $ !BB1L19;

--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

BB1L39 = CARRY(BB1_digitize_cnt[14] & !BB1L19);


--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

BB1L49 = BB1_digitize_cnt[15] $ BB1L39;

--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

BB1L59 = CARRY(!BB1L39 # !BB1_digitize_cnt[15]);


--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

BB1L69 = BB1_digitize_cnt[16] $ !BB1L59;

--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

BB1L79 = CARRY(BB1_digitize_cnt[16] & !BB1L59);


--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

BB1L89 = BB1_digitize_cnt[17] $ BB1L79;

--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

BB1L99 = CARRY(!BB1L79 # !BB1_digitize_cnt[17]);


--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

BB1L001 = BB1_digitize_cnt[18] $ !BB1L99;

--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

BB1L101 = CARRY(BB1_digitize_cnt[18] & !BB1L99);


--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

BB1L201 = BB1_digitize_cnt[19] $ BB1L101;

--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

BB1L301 = CARRY(!BB1L101 # !BB1_digitize_cnt[19]);


--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

BB1L401 = BB1_digitize_cnt[20] $ !BB1L301;

--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

BB1L501 = CARRY(BB1_digitize_cnt[20] & !BB1L301);


--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

BB1L601 = BB1_digitize_cnt[21] $ BB1L501;

--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

BB1L701 = CARRY(!BB1L501 # !BB1_digitize_cnt[21]);


--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

BB1L801 = BB1_digitize_cnt[22] $ !BB1L701;

--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

BB1L901 = CARRY(BB1_digitize_cnt[22] & !BB1L701);


--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

BB1L011 = BB1_digitize_cnt[23] $ BB1L901;

--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

BB1L111 = CARRY(!BB1L901 # !BB1_digitize_cnt[23]);


--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

BB1L211 = BB1_digitize_cnt[24] $ !BB1L111;

--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

BB1L311 = CARRY(BB1_digitize_cnt[24] & !BB1L111);


--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

BB1L411 = BB1_digitize_cnt[25] $ BB1L311;

--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

BB1L511 = CARRY(!BB1L311 # !BB1_digitize_cnt[25]);


--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

BB1L611 = BB1_digitize_cnt[26] $ !BB1L511;

--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

BB1L711 = CARRY(BB1_digitize_cnt[26] & !BB1L511);


--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

BB1L811 = BB1_digitize_cnt[27] $ BB1L711;

--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

BB1L911 = CARRY(!BB1L711 # !BB1_digitize_cnt[27]);


--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

BB1L021 = BB1_digitize_cnt[28] $ !BB1L911;

--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

BB1L121 = CARRY(BB1_digitize_cnt[28] & !BB1L911);


--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

BB1L221 = BB1_digitize_cnt[29] $ BB1L121;

--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

BB1L321 = CARRY(!BB1L121 # !BB1_digitize_cnt[29]);


--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

BB1L421 = BB1_digitize_cnt[30] $ !BB1L321;

--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

BB1L521 = CARRY(BB1_digitize_cnt[30] & !BB1L321);


--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

BB1L621 = BB1_digitize_cnt[31] $ BB1L521;


--BB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

BB1L1 = !BB1_settle_cnt[0];

--BB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

BB1L2 = CARRY(BB1_settle_cnt[0]);


--BB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

BB1L3 = BB1_settle_cnt[1] $ BB1L2;

--BB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

BB1L4 = CARRY(!BB1L2 # !BB1_settle_cnt[1]);


--BB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

BB1L5 = BB1_settle_cnt[2] $ !BB1L4;

--BB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

BB1L6 = CARRY(BB1_settle_cnt[2] & !BB1L4);


--BB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

BB1L7 = BB1_settle_cnt[3] $ BB1L6;

--BB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

BB1L8 = CARRY(!BB1L6 # !BB1_settle_cnt[3]);


--BB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

BB1L9 = BB1_settle_cnt[4] $ !BB1L8;

--BB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

BB1L01 = CARRY(BB1_settle_cnt[4] & !BB1L8);


--BB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

BB1L11 = BB1_settle_cnt[5] $ BB1L01;

--BB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

BB1L21 = CARRY(!BB1L01 # !BB1_settle_cnt[5]);


--BB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

BB1L31 = BB1_settle_cnt[6] $ !BB1L21;

--BB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

BB1L41 = CARRY(BB1_settle_cnt[6] & !BB1L21);


--BB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

BB1L51 = BB1_settle_cnt[7] $ BB1L41;

--BB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

BB1L61 = CARRY(!BB1L41 # !BB1_settle_cnt[7]);


--BB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

BB1L71 = BB1_settle_cnt[8] $ !BB1L61;

--BB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

BB1L81 = CARRY(BB1_settle_cnt[8] & !BB1L61);


--BB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

BB1L91 = BB1_settle_cnt[9] $ BB1L81;

--BB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

BB1L02 = CARRY(!BB1L81 # !BB1_settle_cnt[9]);


--BB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

BB1L12 = BB1_settle_cnt[10] $ !BB1L02;

--BB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

BB1L22 = CARRY(BB1_settle_cnt[10] & !BB1L02);


--BB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

BB1L32 = BB1_settle_cnt[11] $ BB1L22;

--BB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

BB1L42 = CARRY(!BB1L22 # !BB1_settle_cnt[11]);


--BB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

BB1L52 = BB1_settle_cnt[12] $ !BB1L42;

--BB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

BB1L62 = CARRY(BB1_settle_cnt[12] & !BB1L42);


--BB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

BB1L72 = BB1_settle_cnt[13] $ BB1L62;

--BB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

BB1L82 = CARRY(!BB1L62 # !BB1_settle_cnt[13]);


--BB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

BB1L92 = BB1_settle_cnt[14] $ !BB1L82;

--BB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

BB1L03 = CARRY(BB1_settle_cnt[14] & !BB1L82);


--BB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

BB1L13 = BB1_settle_cnt[15] $ BB1L03;

--BB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

BB1L23 = CARRY(!BB1L03 # !BB1_settle_cnt[15]);


--BB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

BB1L33 = BB1_settle_cnt[16] $ !BB1L23;

--BB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

BB1L43 = CARRY(BB1_settle_cnt[16] & !BB1L23);


--BB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

BB1L53 = BB1_settle_cnt[17] $ BB1L43;

--BB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

BB1L63 = CARRY(!BB1L43 # !BB1_settle_cnt[17]);


--BB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

BB1L73 = BB1_settle_cnt[18] $ !BB1L63;

--BB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

BB1L83 = CARRY(BB1_settle_cnt[18] & !BB1L63);


--BB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

BB1L93 = BB1_settle_cnt[19] $ BB1L83;

--BB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

BB1L04 = CARRY(!BB1L83 # !BB1_settle_cnt[19]);


--BB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

BB1L14 = BB1_settle_cnt[20] $ !BB1L04;

--BB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

BB1L24 = CARRY(BB1_settle_cnt[20] & !BB1L04);


--BB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

BB1L34 = BB1_settle_cnt[21] $ BB1L24;

--BB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

BB1L44 = CARRY(!BB1L24 # !BB1_settle_cnt[21]);


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

BB1L54 = BB1_settle_cnt[22] $ !BB1L44;

--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

BB1L64 = CARRY(BB1_settle_cnt[22] & !BB1L44);


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

BB1L74 = BB1_settle_cnt[23] $ BB1L64;

--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

BB1L84 = CARRY(!BB1L64 # !BB1_settle_cnt[23]);


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

BB1L94 = BB1_settle_cnt[24] $ !BB1L84;

--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

BB1L05 = CARRY(BB1_settle_cnt[24] & !BB1L84);


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

BB1L15 = BB1_settle_cnt[25] $ BB1L05;

--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

BB1L25 = CARRY(!BB1L05 # !BB1_settle_cnt[25]);


--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

BB1L35 = BB1_settle_cnt[26] $ !BB1L25;

--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

BB1L45 = CARRY(BB1_settle_cnt[26] & !BB1L25);


--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

BB1L55 = BB1_settle_cnt[27] $ BB1L45;

--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

BB1L65 = CARRY(!BB1L45 # !BB1_settle_cnt[27]);


--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

BB1L75 = BB1_settle_cnt[28] $ !BB1L65;

--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

BB1L85 = CARRY(BB1_settle_cnt[28] & !BB1L65);


--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

BB1L95 = BB1_settle_cnt[29] $ BB1L85;

--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

BB1L06 = CARRY(!BB1L85 # !BB1_settle_cnt[29]);


--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

BB1L16 = BB1_settle_cnt[30] $ !BB1L06;

--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

BB1L26 = CARRY(BB1_settle_cnt[30] & !BB1L06);


--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

BB1L36 = BB1_settle_cnt[31] $ BB1L26;


--K1L46 is coinc:inst_coinc|add_98~0
--operation mode is arithmetic

K1L46 = !K1_wait_cnt[0];

--K1L56 is coinc:inst_coinc|add_98~0COUT
--operation mode is arithmetic

K1L56 = CARRY(K1_wait_cnt[0]);


--K1L66 is coinc:inst_coinc|add_98~1
--operation mode is arithmetic

K1L66 = K1_wait_cnt[1] $ K1L56;

--K1L76 is coinc:inst_coinc|add_98~1COUT
--operation mode is arithmetic

K1L76 = CARRY(!K1L56 # !K1_wait_cnt[1]);


--K1L86 is coinc:inst_coinc|add_98~2
--operation mode is arithmetic

K1L86 = K1_wait_cnt[2] $ !K1L76;

--K1L96 is coinc:inst_coinc|add_98~2COUT
--operation mode is arithmetic

K1L96 = CARRY(K1_wait_cnt[2] & !K1L76);


--K1L07 is coinc:inst_coinc|add_98~3
--operation mode is arithmetic

K1L07 = K1_wait_cnt[3] $ K1L96;

--K1L17 is coinc:inst_coinc|add_98~3COUT
--operation mode is arithmetic

K1L17 = CARRY(!K1L96 # !K1_wait_cnt[3]);


--K1L27 is coinc:inst_coinc|add_98~4
--operation mode is arithmetic

K1L27 = K1_wait_cnt[4] $ !K1L17;

--K1L37 is coinc:inst_coinc|add_98~4COUT
--operation mode is arithmetic

K1L37 = CARRY(K1_wait_cnt[4] & !K1L17);


--K1L47 is coinc:inst_coinc|add_98~5
--operation mode is arithmetic

K1L47 = K1_wait_cnt[5] $ K1L37;

--K1L57 is coinc:inst_coinc|add_98~5COUT
--operation mode is arithmetic

K1L57 = CARRY(!K1L37 # !K1_wait_cnt[5]);


--K1L67 is coinc:inst_coinc|add_98~6
--operation mode is arithmetic

K1L67 = K1_wait_cnt[6] $ !K1L57;

--K1L77 is coinc:inst_coinc|add_98~6COUT
--operation mode is arithmetic

K1L77 = CARRY(K1_wait_cnt[6] & !K1L57);


--K1L87 is coinc:inst_coinc|add_98~7
--operation mode is arithmetic

K1L87 = K1_wait_cnt[7] $ K1L77;

--K1L97 is coinc:inst_coinc|add_98~7COUT
--operation mode is arithmetic

K1L97 = CARRY(!K1L77 # !K1_wait_cnt[7]);


--K1L08 is coinc:inst_coinc|add_98~8
--operation mode is arithmetic

K1L08 = K1_wait_cnt[8] $ !K1L97;

--K1L18 is coinc:inst_coinc|add_98~8COUT
--operation mode is arithmetic

K1L18 = CARRY(K1_wait_cnt[8] & !K1L97);


--K1L28 is coinc:inst_coinc|add_98~9
--operation mode is arithmetic

K1L28 = K1_wait_cnt[9] $ K1L18;

--K1L38 is coinc:inst_coinc|add_98~9COUT
--operation mode is arithmetic

K1L38 = CARRY(!K1L18 # !K1_wait_cnt[9]);


--K1L48 is coinc:inst_coinc|add_98~10
--operation mode is arithmetic

K1L48 = K1_wait_cnt[10] $ !K1L38;

--K1L58 is coinc:inst_coinc|add_98~10COUT
--operation mode is arithmetic

K1L58 = CARRY(K1_wait_cnt[10] & !K1L38);


--K1L68 is coinc:inst_coinc|add_98~11
--operation mode is arithmetic

K1L68 = K1_wait_cnt[11] $ K1L58;

--K1L78 is coinc:inst_coinc|add_98~11COUT
--operation mode is arithmetic

K1L78 = CARRY(!K1L58 # !K1_wait_cnt[11]);


--K1L88 is coinc:inst_coinc|add_98~12
--operation mode is arithmetic

K1L88 = K1_wait_cnt[12] $ !K1L78;

--K1L98 is coinc:inst_coinc|add_98~12COUT
--operation mode is arithmetic

K1L98 = CARRY(K1_wait_cnt[12] & !K1L78);


--K1L09 is coinc:inst_coinc|add_98~13
--operation mode is arithmetic

K1L09 = K1_wait_cnt[13] $ K1L98;

--K1L19 is coinc:inst_coinc|add_98~13COUT
--operation mode is arithmetic

K1L19 = CARRY(!K1L98 # !K1_wait_cnt[13]);


--K1L29 is coinc:inst_coinc|add_98~14
--operation mode is arithmetic

K1L29 = K1_wait_cnt[14] $ !K1L19;

--K1L39 is coinc:inst_coinc|add_98~14COUT
--operation mode is arithmetic

K1L39 = CARRY(K1_wait_cnt[14] & !K1L19);


--K1L49 is coinc:inst_coinc|add_98~15
--operation mode is arithmetic

K1L49 = K1_wait_cnt[15] $ K1L39;

--K1L59 is coinc:inst_coinc|add_98~15COUT
--operation mode is arithmetic

K1L59 = CARRY(!K1L39 # !K1_wait_cnt[15]);


--K1L69 is coinc:inst_coinc|add_98~16
--operation mode is arithmetic

K1L69 = K1_wait_cnt[16] $ !K1L59;

--K1L79 is coinc:inst_coinc|add_98~16COUT
--operation mode is arithmetic

K1L79 = CARRY(K1_wait_cnt[16] & !K1L59);


--K1L89 is coinc:inst_coinc|add_98~17
--operation mode is arithmetic

K1L89 = K1_wait_cnt[17] $ K1L79;

--K1L99 is coinc:inst_coinc|add_98~17COUT
--operation mode is arithmetic

K1L99 = CARRY(!K1L79 # !K1_wait_cnt[17]);


--K1L001 is coinc:inst_coinc|add_98~18
--operation mode is arithmetic

K1L001 = K1_wait_cnt[18] $ !K1L99;

--K1L101 is coinc:inst_coinc|add_98~18COUT
--operation mode is arithmetic

K1L101 = CARRY(K1_wait_cnt[18] & !K1L99);


--K1L201 is coinc:inst_coinc|add_98~19
--operation mode is arithmetic

K1L201 = K1_wait_cnt[19] $ K1L101;

--K1L301 is coinc:inst_coinc|add_98~19COUT
--operation mode is arithmetic

K1L301 = CARRY(!K1L101 # !K1_wait_cnt[19]);


--K1L401 is coinc:inst_coinc|add_98~20
--operation mode is arithmetic

K1L401 = K1_wait_cnt[20] $ !K1L301;

--K1L501 is coinc:inst_coinc|add_98~20COUT
--operation mode is arithmetic

K1L501 = CARRY(K1_wait_cnt[20] & !K1L301);


--K1L601 is coinc:inst_coinc|add_98~21
--operation mode is arithmetic

K1L601 = K1_wait_cnt[21] $ K1L501;

--K1L701 is coinc:inst_coinc|add_98~21COUT
--operation mode is arithmetic

K1L701 = CARRY(!K1L501 # !K1_wait_cnt[21]);


--K1L801 is coinc:inst_coinc|add_98~22
--operation mode is arithmetic

K1L801 = K1_wait_cnt[22] $ !K1L701;

--K1L901 is coinc:inst_coinc|add_98~22COUT
--operation mode is arithmetic

K1L901 = CARRY(K1_wait_cnt[22] & !K1L701);


--K1L011 is coinc:inst_coinc|add_98~23
--operation mode is arithmetic

K1L011 = K1_wait_cnt[23] $ K1L901;

--K1L111 is coinc:inst_coinc|add_98~23COUT
--operation mode is arithmetic

K1L111 = CARRY(!K1L901 # !K1_wait_cnt[23]);


--K1L211 is coinc:inst_coinc|add_98~24
--operation mode is arithmetic

K1L211 = K1_wait_cnt[24] $ !K1L111;

--K1L311 is coinc:inst_coinc|add_98~24COUT
--operation mode is arithmetic

K1L311 = CARRY(K1_wait_cnt[24] & !K1L111);


--K1L411 is coinc:inst_coinc|add_98~25
--operation mode is arithmetic

K1L411 = K1_wait_cnt[25] $ K1L311;

--K1L511 is coinc:inst_coinc|add_98~25COUT
--operation mode is arithmetic

K1L511 = CARRY(!K1L311 # !K1_wait_cnt[25]);


--K1L611 is coinc:inst_coinc|add_98~26
--operation mode is arithmetic

K1L611 = K1_wait_cnt[26] $ !K1L511;

--K1L711 is coinc:inst_coinc|add_98~26COUT
--operation mode is arithmetic

K1L711 = CARRY(K1_wait_cnt[26] & !K1L511);


--K1L811 is coinc:inst_coinc|add_98~27
--operation mode is arithmetic

K1L811 = K1_wait_cnt[27] $ K1L711;

--K1L911 is coinc:inst_coinc|add_98~27COUT
--operation mode is arithmetic

K1L911 = CARRY(!K1L711 # !K1_wait_cnt[27]);


--K1L021 is coinc:inst_coinc|add_98~28
--operation mode is arithmetic

K1L021 = K1_wait_cnt[28] $ !K1L911;

--K1L121 is coinc:inst_coinc|add_98~28COUT
--operation mode is arithmetic

K1L121 = CARRY(K1_wait_cnt[28] & !K1L911);


--K1L221 is coinc:inst_coinc|add_98~29
--operation mode is arithmetic

K1L221 = K1_wait_cnt[29] $ K1L121;

--K1L321 is coinc:inst_coinc|add_98~29COUT
--operation mode is arithmetic

K1L321 = CARRY(!K1L121 # !K1_wait_cnt[29]);


--K1L421 is coinc:inst_coinc|add_98~30
--operation mode is arithmetic

K1L421 = K1_wait_cnt[30] $ !K1L321;

--K1L521 is coinc:inst_coinc|add_98~30COUT
--operation mode is arithmetic

K1L521 = CARRY(K1_wait_cnt[30] & !K1L321);


--K1L621 is coinc:inst_coinc|add_98~31
--operation mode is normal

K1L621 = K1_wait_cnt[31] $ K1L521;


--K1L1 is coinc:inst_coinc|add_24~0
--operation mode is arithmetic

K1L1 = !K1_cnt[0];

--K1L2 is coinc:inst_coinc|add_24~0COUT
--operation mode is arithmetic

K1L2 = CARRY(K1_cnt[0]);


--K1L3 is coinc:inst_coinc|add_24~1
--operation mode is arithmetic

K1L3 = K1_cnt[1] $ K1L2;

--K1L4 is coinc:inst_coinc|add_24~1COUT
--operation mode is arithmetic

K1L4 = CARRY(!K1L2 # !K1_cnt[1]);


--K1L5 is coinc:inst_coinc|add_24~2
--operation mode is arithmetic

K1L5 = K1_cnt[2] $ !K1L4;

--K1L6 is coinc:inst_coinc|add_24~2COUT
--operation mode is arithmetic

K1L6 = CARRY(K1_cnt[2] & !K1L4);


--K1L7 is coinc:inst_coinc|add_24~3
--operation mode is arithmetic

K1L7 = K1_cnt[3] $ K1L6;

--K1L8 is coinc:inst_coinc|add_24~3COUT
--operation mode is arithmetic

K1L8 = CARRY(!K1L6 # !K1_cnt[3]);


--K1L9 is coinc:inst_coinc|add_24~4
--operation mode is arithmetic

K1L9 = K1_cnt[4] $ !K1L8;

--K1L01 is coinc:inst_coinc|add_24~4COUT
--operation mode is arithmetic

K1L01 = CARRY(K1_cnt[4] & !K1L8);


--K1L11 is coinc:inst_coinc|add_24~5
--operation mode is arithmetic

K1L11 = K1_cnt[5] $ K1L01;

--K1L21 is coinc:inst_coinc|add_24~5COUT
--operation mode is arithmetic

K1L21 = CARRY(!K1L01 # !K1_cnt[5]);


--K1L31 is coinc:inst_coinc|add_24~6
--operation mode is arithmetic

K1L31 = K1_cnt[6] $ !K1L21;

--K1L41 is coinc:inst_coinc|add_24~6COUT
--operation mode is arithmetic

K1L41 = CARRY(K1_cnt[6] & !K1L21);


--K1L51 is coinc:inst_coinc|add_24~7
--operation mode is arithmetic

K1L51 = K1_cnt[7] $ K1L41;

--K1L61 is coinc:inst_coinc|add_24~7COUT
--operation mode is arithmetic

K1L61 = CARRY(!K1L41 # !K1_cnt[7]);


--K1L71 is coinc:inst_coinc|add_24~8
--operation mode is arithmetic

K1L71 = K1_cnt[8] $ !K1L61;

--K1L81 is coinc:inst_coinc|add_24~8COUT
--operation mode is arithmetic

K1L81 = CARRY(K1_cnt[8] & !K1L61);


--K1L91 is coinc:inst_coinc|add_24~9
--operation mode is arithmetic

K1L91 = K1_cnt[9] $ K1L81;

--K1L02 is coinc:inst_coinc|add_24~9COUT
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_cnt[9]);


--K1L12 is coinc:inst_coinc|add_24~10
--operation mode is arithmetic

K1L12 = K1_cnt[10] $ !K1L02;

--K1L22 is coinc:inst_coinc|add_24~10COUT
--operation mode is arithmetic

K1L22 = CARRY(K1_cnt[10] & !K1L02);


--K1L32 is coinc:inst_coinc|add_24~11
--operation mode is arithmetic

K1L32 = K1_cnt[11] $ K1L22;

--K1L42 is coinc:inst_coinc|add_24~11COUT
--operation mode is arithmetic

K1L42 = CARRY(!K1L22 # !K1_cnt[11]);


--K1L52 is coinc:inst_coinc|add_24~12
--operation mode is arithmetic

K1L52 = K1_cnt[12] $ !K1L42;

--K1L62 is coinc:inst_coinc|add_24~12COUT
--operation mode is arithmetic

K1L62 = CARRY(K1_cnt[12] & !K1L42);


--K1L72 is coinc:inst_coinc|add_24~13
--operation mode is arithmetic

K1L72 = K1_cnt[13] $ K1L62;

--K1L82 is coinc:inst_coinc|add_24~13COUT
--operation mode is arithmetic

K1L82 = CARRY(!K1L62 # !K1_cnt[13]);


--K1L92 is coinc:inst_coinc|add_24~14
--operation mode is arithmetic

K1L92 = K1_cnt[14] $ !K1L82;

--K1L03 is coinc:inst_coinc|add_24~14COUT
--operation mode is arithmetic

K1L03 = CARRY(K1_cnt[14] & !K1L82);


--K1L13 is coinc:inst_coinc|add_24~15
--operation mode is arithmetic

K1L13 = K1_cnt[15] $ K1L03;

--K1L23 is coinc:inst_coinc|add_24~15COUT
--operation mode is arithmetic

K1L23 = CARRY(!K1L03 # !K1_cnt[15]);


--K1L33 is coinc:inst_coinc|add_24~16
--operation mode is arithmetic

K1L33 = K1_cnt[16] $ !K1L23;

--K1L43 is coinc:inst_coinc|add_24~16COUT
--operation mode is arithmetic

K1L43 = CARRY(K1_cnt[16] & !K1L23);


--K1L53 is coinc:inst_coinc|add_24~17
--operation mode is arithmetic

K1L53 = K1_cnt[17] $ K1L43;

--K1L63 is coinc:inst_coinc|add_24~17COUT
--operation mode is arithmetic

K1L63 = CARRY(!K1L43 # !K1_cnt[17]);


--K1L73 is coinc:inst_coinc|add_24~18
--operation mode is arithmetic

K1L73 = K1_cnt[18] $ !K1L63;

--K1L83 is coinc:inst_coinc|add_24~18COUT
--operation mode is arithmetic

K1L83 = CARRY(K1_cnt[18] & !K1L63);


--K1L93 is coinc:inst_coinc|add_24~19
--operation mode is arithmetic

K1L93 = K1_cnt[19] $ K1L83;

--K1L04 is coinc:inst_coinc|add_24~19COUT
--operation mode is arithmetic

K1L04 = CARRY(!K1L83 # !K1_cnt[19]);


--K1L14 is coinc:inst_coinc|add_24~20
--operation mode is arithmetic

K1L14 = K1_cnt[20] $ !K1L04;

--K1L24 is coinc:inst_coinc|add_24~20COUT
--operation mode is arithmetic

K1L24 = CARRY(K1_cnt[20] & !K1L04);


--K1L34 is coinc:inst_coinc|add_24~21
--operation mode is arithmetic

K1L34 = K1_cnt[21] $ K1L24;

--K1L44 is coinc:inst_coinc|add_24~21COUT
--operation mode is arithmetic

K1L44 = CARRY(!K1L24 # !K1_cnt[21]);


--K1L54 is coinc:inst_coinc|add_24~22
--operation mode is arithmetic

K1L54 = K1_cnt[22] $ !K1L44;

--K1L64 is coinc:inst_coinc|add_24~22COUT
--operation mode is arithmetic

K1L64 = CARRY(K1_cnt[22] & !K1L44);


--K1L74 is coinc:inst_coinc|add_24~23
--operation mode is arithmetic

K1L74 = K1_cnt[23] $ K1L64;

--K1L84 is coinc:inst_coinc|add_24~23COUT
--operation mode is arithmetic

K1L84 = CARRY(!K1L64 # !K1_cnt[23]);


--K1L94 is coinc:inst_coinc|add_24~24
--operation mode is arithmetic

K1L94 = K1_cnt[24] $ !K1L84;

--K1L05 is coinc:inst_coinc|add_24~24COUT
--operation mode is arithmetic

K1L05 = CARRY(K1_cnt[24] & !K1L84);


--K1L15 is coinc:inst_coinc|add_24~25
--operation mode is arithmetic

K1L15 = K1_cnt[25] $ K1L05;

--K1L25 is coinc:inst_coinc|add_24~25COUT
--operation mode is arithmetic

K1L25 = CARRY(!K1L05 # !K1_cnt[25]);


--K1L35 is coinc:inst_coinc|add_24~26
--operation mode is arithmetic

K1L35 = K1_cnt[26] $ !K1L25;

--K1L45 is coinc:inst_coinc|add_24~26COUT
--operation mode is arithmetic

K1L45 = CARRY(K1_cnt[26] & !K1L25);


--K1L55 is coinc:inst_coinc|add_24~27
--operation mode is arithmetic

K1L55 = K1_cnt[27] $ K1L45;

--K1L65 is coinc:inst_coinc|add_24~27COUT
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_cnt[27]);


--K1L75 is coinc:inst_coinc|add_24~28
--operation mode is arithmetic

K1L75 = K1_cnt[28] $ !K1L65;

--K1L85 is coinc:inst_coinc|add_24~28COUT
--operation mode is arithmetic

K1L85 = CARRY(K1_cnt[28] & !K1L65);


--K1L95 is coinc:inst_coinc|add_24~29
--operation mode is arithmetic

K1L95 = K1_cnt[29] $ K1L85;

--K1L06 is coinc:inst_coinc|add_24~29COUT
--operation mode is arithmetic

K1L06 = CARRY(!K1L85 # !K1_cnt[29]);


--K1L16 is coinc:inst_coinc|add_24~30
--operation mode is arithmetic

K1L16 = K1_cnt[30] $ !K1L06;

--K1L26 is coinc:inst_coinc|add_24~30COUT
--operation mode is arithmetic

K1L26 = CARRY(K1_cnt[30] & !K1L06);


--K1L36 is coinc:inst_coinc|add_24~31
--operation mode is normal

K1L36 = K1_cnt[31] $ K1L26;


--P1_cnt100ms[0] is hit_counter:inst_hit_counter|cnt100ms[0]
--operation mode is counter

P1_cnt100ms[0]_lut_out = !P1_cnt100ms[0];
P1_cnt100ms[0]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[0]_lut_out);
P1_cnt100ms[0] = DFFE(P1_cnt100ms[0]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L3 is hit_counter:inst_hit_counter|cnt100ms[0]~COUT
--operation mode is counter

P1L3 = CARRY(P1_cnt100ms[0]);


--P1_cnt100ms[1] is hit_counter:inst_hit_counter|cnt100ms[1]
--operation mode is counter

P1_cnt100ms[1]_lut_out = P1_cnt100ms[1] $ !P1L3;
P1_cnt100ms[1]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[1]_lut_out);
P1_cnt100ms[1] = DFFE(P1_cnt100ms[1]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L5 is hit_counter:inst_hit_counter|cnt100ms[1]~COUT
--operation mode is counter

P1L5 = CARRY(!P1_cnt100ms[1] & !P1L3);


--P1_cnt100ms[2] is hit_counter:inst_hit_counter|cnt100ms[2]
--operation mode is counter

P1_cnt100ms[2]_lut_out = P1_cnt100ms[2] $ P1L5;
P1_cnt100ms[2]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[2]_lut_out);
P1_cnt100ms[2] = DFFE(P1_cnt100ms[2]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L7 is hit_counter:inst_hit_counter|cnt100ms[2]~COUT
--operation mode is counter

P1L7 = CARRY(P1_cnt100ms[2] # !P1L5);


--P1_cnt100ms[3] is hit_counter:inst_hit_counter|cnt100ms[3]
--operation mode is counter

P1_cnt100ms[3]_lut_out = P1_cnt100ms[3] $ !P1L7;
P1_cnt100ms[3]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[3]_lut_out);
P1_cnt100ms[3] = DFFE(P1_cnt100ms[3]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L9 is hit_counter:inst_hit_counter|cnt100ms[3]~COUT
--operation mode is counter

P1L9 = CARRY(!P1_cnt100ms[3] & !P1L7);


--P1_cnt100ms[4] is hit_counter:inst_hit_counter|cnt100ms[4]
--operation mode is counter

P1_cnt100ms[4]_lut_out = P1_cnt100ms[4] $ P1L9;
P1_cnt100ms[4]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[4]_lut_out);
P1_cnt100ms[4] = DFFE(P1_cnt100ms[4]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L11 is hit_counter:inst_hit_counter|cnt100ms[4]~COUT
--operation mode is counter

P1L11 = CARRY(P1_cnt100ms[4] # !P1L9);


--P1_cnt100ms[5] is hit_counter:inst_hit_counter|cnt100ms[5]
--operation mode is counter

P1_cnt100ms[5]_lut_out = P1_cnt100ms[5] $ !P1L11;
P1_cnt100ms[5]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[5]_lut_out);
P1_cnt100ms[5] = DFFE(P1_cnt100ms[5]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L31 is hit_counter:inst_hit_counter|cnt100ms[5]~COUT
--operation mode is counter

P1L31 = CARRY(!P1_cnt100ms[5] & !P1L11);


--P1_cnt100ms[6] is hit_counter:inst_hit_counter|cnt100ms[6]
--operation mode is counter

P1_cnt100ms[6]_lut_out = P1_cnt100ms[6] $ P1L31;
P1_cnt100ms[6]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[6]_lut_out);
P1_cnt100ms[6] = DFFE(P1_cnt100ms[6]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L51 is hit_counter:inst_hit_counter|cnt100ms[6]~COUT
--operation mode is counter

P1L51 = CARRY(P1_cnt100ms[6] # !P1L31);


--P1_cnt100ms[7] is hit_counter:inst_hit_counter|cnt100ms[7]
--operation mode is counter

P1_cnt100ms[7]_lut_out = P1_cnt100ms[7] $ !P1L51;
P1_cnt100ms[7]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[7]_lut_out);
P1_cnt100ms[7] = DFFE(P1_cnt100ms[7]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L71 is hit_counter:inst_hit_counter|cnt100ms[7]~COUT
--operation mode is counter

P1L71 = CARRY(P1_cnt100ms[7] & !P1L51);


--P1_cnt100ms[8] is hit_counter:inst_hit_counter|cnt100ms[8]
--operation mode is counter

P1_cnt100ms[8]_lut_out = P1_cnt100ms[8] $ P1L71;
P1_cnt100ms[8]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[8]_lut_out);
P1_cnt100ms[8] = DFFE(P1_cnt100ms[8]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L91 is hit_counter:inst_hit_counter|cnt100ms[8]~COUT
--operation mode is counter

P1L91 = CARRY(P1_cnt100ms[8] # !P1L71);


--P1_cnt100ms[9] is hit_counter:inst_hit_counter|cnt100ms[9]
--operation mode is counter

P1_cnt100ms[9]_lut_out = P1_cnt100ms[9] $ !P1L91;
P1_cnt100ms[9]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[9]_lut_out);
P1_cnt100ms[9] = DFFE(P1_cnt100ms[9]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L12 is hit_counter:inst_hit_counter|cnt100ms[9]~COUT
--operation mode is counter

P1L12 = CARRY(!P1_cnt100ms[9] & !P1L91);


--P1_cnt100ms[10] is hit_counter:inst_hit_counter|cnt100ms[10]
--operation mode is counter

P1_cnt100ms[10]_lut_out = P1_cnt100ms[10] $ P1L12;
P1_cnt100ms[10]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[10]_lut_out);
P1_cnt100ms[10] = DFFE(P1_cnt100ms[10]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L32 is hit_counter:inst_hit_counter|cnt100ms[10]~COUT
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cnt100ms[10]);


--P1_cnt100ms[11] is hit_counter:inst_hit_counter|cnt100ms[11]
--operation mode is counter

P1_cnt100ms[11]_lut_out = P1_cnt100ms[11] $ !P1L32;
P1_cnt100ms[11]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[11]_lut_out);
P1_cnt100ms[11] = DFFE(P1_cnt100ms[11]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L52 is hit_counter:inst_hit_counter|cnt100ms[11]~COUT
--operation mode is counter

P1L52 = CARRY(!P1_cnt100ms[11] & !P1L32);


--P1_cnt100ms[12] is hit_counter:inst_hit_counter|cnt100ms[12]
--operation mode is counter

P1_cnt100ms[12]_lut_out = P1_cnt100ms[12] $ P1L52;
P1_cnt100ms[12]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[12]_lut_out);
P1_cnt100ms[12] = DFFE(P1_cnt100ms[12]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L72 is hit_counter:inst_hit_counter|cnt100ms[12]~COUT
--operation mode is counter

P1L72 = CARRY(P1_cnt100ms[12] # !P1L52);


--P1_cnt100ms[13] is hit_counter:inst_hit_counter|cnt100ms[13]
--operation mode is counter

P1_cnt100ms[13]_lut_out = P1_cnt100ms[13] $ !P1L72;
P1_cnt100ms[13]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[13]_lut_out);
P1_cnt100ms[13] = DFFE(P1_cnt100ms[13]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L92 is hit_counter:inst_hit_counter|cnt100ms[13]~COUT
--operation mode is counter

P1L92 = CARRY(!P1_cnt100ms[13] & !P1L72);


--P1_cnt100ms[14] is hit_counter:inst_hit_counter|cnt100ms[14]
--operation mode is counter

P1_cnt100ms[14]_lut_out = P1_cnt100ms[14] $ P1L92;
P1_cnt100ms[14]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[14]_lut_out);
P1_cnt100ms[14] = DFFE(P1_cnt100ms[14]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L13 is hit_counter:inst_hit_counter|cnt100ms[14]~COUT
--operation mode is counter

P1L13 = CARRY(P1_cnt100ms[14] # !P1L92);


--P1_cnt100ms[15] is hit_counter:inst_hit_counter|cnt100ms[15]
--operation mode is counter

P1_cnt100ms[15]_lut_out = P1_cnt100ms[15] $ !P1L13;
P1_cnt100ms[15]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[15]_lut_out);
P1_cnt100ms[15] = DFFE(P1_cnt100ms[15]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L33 is hit_counter:inst_hit_counter|cnt100ms[15]~COUT
--operation mode is counter

P1L33 = CARRY(P1_cnt100ms[15] & !P1L13);


--P1_cnt100ms[16] is hit_counter:inst_hit_counter|cnt100ms[16]
--operation mode is counter

P1_cnt100ms[16]_lut_out = P1_cnt100ms[16] $ P1L33;
P1_cnt100ms[16]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[16]_lut_out);
P1_cnt100ms[16] = DFFE(P1_cnt100ms[16]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L53 is hit_counter:inst_hit_counter|cnt100ms[16]~COUT
--operation mode is counter

P1L53 = CARRY(P1_cnt100ms[16] # !P1L33);


--P1_cnt100ms[17] is hit_counter:inst_hit_counter|cnt100ms[17]
--operation mode is counter

P1_cnt100ms[17]_lut_out = P1_cnt100ms[17] $ !P1L53;
P1_cnt100ms[17]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[17]_lut_out);
P1_cnt100ms[17] = DFFE(P1_cnt100ms[17]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L73 is hit_counter:inst_hit_counter|cnt100ms[17]~COUT
--operation mode is counter

P1L73 = CARRY(P1_cnt100ms[17] & !P1L53);


--P1_cnt100ms[18] is hit_counter:inst_hit_counter|cnt100ms[18]
--operation mode is counter

P1_cnt100ms[18]_lut_out = P1_cnt100ms[18] $ P1L73;
P1_cnt100ms[18]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[18]_lut_out);
P1_cnt100ms[18] = DFFE(P1_cnt100ms[18]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L93 is hit_counter:inst_hit_counter|cnt100ms[18]~COUT
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cnt100ms[18]);


--P1_cnt100ms[19] is hit_counter:inst_hit_counter|cnt100ms[19]
--operation mode is counter

P1_cnt100ms[19]_lut_out = P1_cnt100ms[19] $ !P1L93;
P1_cnt100ms[19]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[19]_lut_out);
P1_cnt100ms[19] = DFFE(P1_cnt100ms[19]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L14 is hit_counter:inst_hit_counter|cnt100ms[19]~COUT
--operation mode is counter

P1L14 = CARRY(P1_cnt100ms[19] & !P1L93);


--P1_cnt100ms[20] is hit_counter:inst_hit_counter|cnt100ms[20]
--operation mode is counter

P1_cnt100ms[20]_lut_out = P1_cnt100ms[20] $ P1L14;
P1_cnt100ms[20]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[20]_lut_out);
P1_cnt100ms[20] = DFFE(P1_cnt100ms[20]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L34 is hit_counter:inst_hit_counter|cnt100ms[20]~COUT
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cnt100ms[20]);


--P1_cnt100ms[21] is hit_counter:inst_hit_counter|cnt100ms[21]
--operation mode is counter

P1_cnt100ms[21]_lut_out = P1_cnt100ms[21] $ !P1L34;
P1_cnt100ms[21]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[21]_lut_out);
P1_cnt100ms[21] = DFFE(P1_cnt100ms[21]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L54 is hit_counter:inst_hit_counter|cnt100ms[21]~COUT
--operation mode is counter

P1L54 = CARRY(!P1_cnt100ms[21] & !P1L34);


--P1_cnt100ms[22] is hit_counter:inst_hit_counter|cnt100ms[22]
--operation mode is counter

P1_cnt100ms[22]_lut_out = P1_cnt100ms[22] $ P1L54;
P1_cnt100ms[22]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[22]_lut_out);
P1_cnt100ms[22] = DFFE(P1_cnt100ms[22]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L74 is hit_counter:inst_hit_counter|cnt100ms[22]~COUT
--operation mode is counter

P1L74 = CARRY(P1_cnt100ms[22] # !P1L54);


--P1_cnt100ms[23] is hit_counter:inst_hit_counter|cnt100ms[23]
--operation mode is counter

P1_cnt100ms[23]_lut_out = P1_cnt100ms[23] $ !P1L74;
P1_cnt100ms[23]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[23]_lut_out);
P1_cnt100ms[23] = DFFE(P1_cnt100ms[23]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L94 is hit_counter:inst_hit_counter|cnt100ms[23]~COUT
--operation mode is counter

P1L94 = CARRY(!P1_cnt100ms[23] & !P1L74);


--P1_cnt100ms[24] is hit_counter:inst_hit_counter|cnt100ms[24]
--operation mode is counter

P1_cnt100ms[24]_lut_out = P1_cnt100ms[24] $ P1L94;
P1_cnt100ms[24]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[24]_lut_out);
P1_cnt100ms[24] = DFFE(P1_cnt100ms[24]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L15 is hit_counter:inst_hit_counter|cnt100ms[24]~COUT
--operation mode is counter

P1L15 = CARRY(P1_cnt100ms[24] # !P1L94);


--P1_cnt100ms[25] is hit_counter:inst_hit_counter|cnt100ms[25]
--operation mode is counter

P1_cnt100ms[25]_lut_out = P1_cnt100ms[25] $ !P1L15;
P1_cnt100ms[25]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[25]_lut_out);
P1_cnt100ms[25] = DFFE(P1_cnt100ms[25]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L35 is hit_counter:inst_hit_counter|cnt100ms[25]~COUT
--operation mode is counter

P1L35 = CARRY(!P1_cnt100ms[25] & !P1L15);


--P1_cnt100ms[26] is hit_counter:inst_hit_counter|cnt100ms[26]
--operation mode is counter

P1_cnt100ms[26]_lut_out = P1_cnt100ms[26] $ P1L35;
P1_cnt100ms[26]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[26]_lut_out);
P1_cnt100ms[26] = DFFE(P1_cnt100ms[26]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L55 is hit_counter:inst_hit_counter|cnt100ms[26]~COUT
--operation mode is counter

P1L55 = CARRY(P1_cnt100ms[26] # !P1L35);


--P1_cnt100ms[27] is hit_counter:inst_hit_counter|cnt100ms[27]
--operation mode is counter

P1_cnt100ms[27]_lut_out = P1_cnt100ms[27] $ !P1L55;
P1_cnt100ms[27]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[27]_lut_out);
P1_cnt100ms[27] = DFFE(P1_cnt100ms[27]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L75 is hit_counter:inst_hit_counter|cnt100ms[27]~COUT
--operation mode is counter

P1L75 = CARRY(!P1_cnt100ms[27] & !P1L55);


--P1_cnt100ms[28] is hit_counter:inst_hit_counter|cnt100ms[28]
--operation mode is counter

P1_cnt100ms[28]_lut_out = P1_cnt100ms[28] $ P1L75;
P1_cnt100ms[28]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[28]_lut_out);
P1_cnt100ms[28] = DFFE(P1_cnt100ms[28]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L95 is hit_counter:inst_hit_counter|cnt100ms[28]~COUT
--operation mode is counter

P1L95 = CARRY(P1_cnt100ms[28] # !P1L75);


--P1_cnt100ms[29] is hit_counter:inst_hit_counter|cnt100ms[29]
--operation mode is counter

P1_cnt100ms[29]_lut_out = P1_cnt100ms[29] $ !P1L95;
P1_cnt100ms[29]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[29]_lut_out);
P1_cnt100ms[29] = DFFE(P1_cnt100ms[29]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L16 is hit_counter:inst_hit_counter|cnt100ms[29]~COUT
--operation mode is counter

P1L16 = CARRY(!P1_cnt100ms[29] & !P1L95);


--P1_cnt100ms[30] is hit_counter:inst_hit_counter|cnt100ms[30]
--operation mode is counter

P1_cnt100ms[30]_lut_out = P1_cnt100ms[30] $ P1L16;
P1_cnt100ms[30]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[30]_lut_out);
P1_cnt100ms[30] = DFFE(P1_cnt100ms[30]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L36 is hit_counter:inst_hit_counter|cnt100ms[30]~COUT
--operation mode is counter

P1L36 = CARRY(P1_cnt100ms[30] # !P1L16);


--P1_cnt100ms[31] is hit_counter:inst_hit_counter|cnt100ms[31]
--operation mode is normal

P1_cnt100ms[31]_lut_out = P1_cnt100ms[31] $ !P1L36;
P1_cnt100ms[31]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[31]_lut_out);
P1_cnt100ms[31] = DFFE(P1_cnt100ms[31]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Q1_cnt100ms[0] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]
--operation mode is counter

Q1_cnt100ms[0]_lut_out = !Q1_cnt100ms[0];
Q1_cnt100ms[0]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[0]_lut_out);
Q1_cnt100ms[0] = DFFE(Q1_cnt100ms[0]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]~COUT
--operation mode is counter

Q1L3 = CARRY(Q1_cnt100ms[0]);


--Q1_cnt100ms[1] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]
--operation mode is counter

Q1_cnt100ms[1]_lut_out = Q1_cnt100ms[1] $ !Q1L3;
Q1_cnt100ms[1]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[1]_lut_out);
Q1_cnt100ms[1] = DFFE(Q1_cnt100ms[1]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]~COUT
--operation mode is counter

Q1L5 = CARRY(!Q1_cnt100ms[1] & !Q1L3);


--Q1_cnt100ms[2] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]
--operation mode is counter

Q1_cnt100ms[2]_lut_out = Q1_cnt100ms[2] $ Q1L5;
Q1_cnt100ms[2]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[2]_lut_out);
Q1_cnt100ms[2] = DFFE(Q1_cnt100ms[2]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]~COUT
--operation mode is counter

Q1L7 = CARRY(Q1_cnt100ms[2] # !Q1L5);


--Q1_cnt100ms[3] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]
--operation mode is counter

Q1_cnt100ms[3]_lut_out = Q1_cnt100ms[3] $ !Q1L7;
Q1_cnt100ms[3]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[3]_lut_out);
Q1_cnt100ms[3] = DFFE(Q1_cnt100ms[3]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]~COUT
--operation mode is counter

Q1L9 = CARRY(!Q1_cnt100ms[3] & !Q1L7);


--Q1_cnt100ms[4] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]
--operation mode is counter

Q1_cnt100ms[4]_lut_out = Q1_cnt100ms[4] $ Q1L9;
Q1_cnt100ms[4]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[4]_lut_out);
Q1_cnt100ms[4] = DFFE(Q1_cnt100ms[4]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]~COUT
--operation mode is counter

Q1L11 = CARRY(Q1_cnt100ms[4] # !Q1L9);


--Q1_cnt100ms[5] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]
--operation mode is counter

Q1_cnt100ms[5]_lut_out = Q1_cnt100ms[5] $ !Q1L11;
Q1_cnt100ms[5]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[5]_lut_out);
Q1_cnt100ms[5] = DFFE(Q1_cnt100ms[5]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]~COUT
--operation mode is counter

Q1L31 = CARRY(!Q1_cnt100ms[5] & !Q1L11);


--Q1_cnt100ms[6] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]
--operation mode is counter

Q1_cnt100ms[6]_lut_out = Q1_cnt100ms[6] $ Q1L31;
Q1_cnt100ms[6]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[6]_lut_out);
Q1_cnt100ms[6] = DFFE(Q1_cnt100ms[6]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]~COUT
--operation mode is counter

Q1L51 = CARRY(Q1_cnt100ms[6] # !Q1L31);


--Q1_cnt100ms[7] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]
--operation mode is counter

Q1_cnt100ms[7]_lut_out = Q1_cnt100ms[7] $ !Q1L51;
Q1_cnt100ms[7]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[7]_lut_out);
Q1_cnt100ms[7] = DFFE(Q1_cnt100ms[7]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]~COUT
--operation mode is counter

Q1L71 = CARRY(Q1_cnt100ms[7] & !Q1L51);


--Q1_cnt100ms[8] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]
--operation mode is counter

Q1_cnt100ms[8]_lut_out = Q1_cnt100ms[8] $ Q1L71;
Q1_cnt100ms[8]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[8]_lut_out);
Q1_cnt100ms[8] = DFFE(Q1_cnt100ms[8]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]~COUT
--operation mode is counter

Q1L91 = CARRY(Q1_cnt100ms[8] # !Q1L71);


--Q1_cnt100ms[9] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]
--operation mode is counter

Q1_cnt100ms[9]_lut_out = Q1_cnt100ms[9] $ !Q1L91;
Q1_cnt100ms[9]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[9]_lut_out);
Q1_cnt100ms[9] = DFFE(Q1_cnt100ms[9]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]~COUT
--operation mode is counter

Q1L12 = CARRY(!Q1_cnt100ms[9] & !Q1L91);


--Q1_cnt100ms[10] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]
--operation mode is counter

Q1_cnt100ms[10]_lut_out = Q1_cnt100ms[10] $ Q1L12;
Q1_cnt100ms[10]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[10]_lut_out);
Q1_cnt100ms[10] = DFFE(Q1_cnt100ms[10]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]~COUT
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cnt100ms[10]);


--Q1_cnt100ms[11] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]
--operation mode is counter

Q1_cnt100ms[11]_lut_out = Q1_cnt100ms[11] $ !Q1L32;
Q1_cnt100ms[11]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[11]_lut_out);
Q1_cnt100ms[11] = DFFE(Q1_cnt100ms[11]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]~COUT
--operation mode is counter

Q1L52 = CARRY(!Q1_cnt100ms[11] & !Q1L32);


--Q1_cnt100ms[12] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]
--operation mode is counter

Q1_cnt100ms[12]_lut_out = Q1_cnt100ms[12] $ Q1L52;
Q1_cnt100ms[12]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[12]_lut_out);
Q1_cnt100ms[12] = DFFE(Q1_cnt100ms[12]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]~COUT
--operation mode is counter

Q1L72 = CARRY(Q1_cnt100ms[12] # !Q1L52);


--Q1_cnt100ms[13] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]
--operation mode is counter

Q1_cnt100ms[13]_lut_out = Q1_cnt100ms[13] $ !Q1L72;
Q1_cnt100ms[13]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[13]_lut_out);
Q1_cnt100ms[13] = DFFE(Q1_cnt100ms[13]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]~COUT
--operation mode is counter

Q1L92 = CARRY(!Q1_cnt100ms[13] & !Q1L72);


--Q1_cnt100ms[14] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]
--operation mode is counter

Q1_cnt100ms[14]_lut_out = Q1_cnt100ms[14] $ Q1L92;
Q1_cnt100ms[14]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[14]_lut_out);
Q1_cnt100ms[14] = DFFE(Q1_cnt100ms[14]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]~COUT
--operation mode is counter

Q1L13 = CARRY(Q1_cnt100ms[14] # !Q1L92);


--Q1_cnt100ms[15] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]
--operation mode is counter

Q1_cnt100ms[15]_lut_out = Q1_cnt100ms[15] $ !Q1L13;
Q1_cnt100ms[15]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[15]_lut_out);
Q1_cnt100ms[15] = DFFE(Q1_cnt100ms[15]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]~COUT
--operation mode is counter

Q1L33 = CARRY(Q1_cnt100ms[15] & !Q1L13);


--Q1_cnt100ms[16] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]
--operation mode is counter

Q1_cnt100ms[16]_lut_out = Q1_cnt100ms[16] $ Q1L33;
Q1_cnt100ms[16]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[16]_lut_out);
Q1_cnt100ms[16] = DFFE(Q1_cnt100ms[16]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]~COUT
--operation mode is counter

Q1L53 = CARRY(Q1_cnt100ms[16] # !Q1L33);


--Q1_cnt100ms[17] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]
--operation mode is counter

Q1_cnt100ms[17]_lut_out = Q1_cnt100ms[17] $ !Q1L53;
Q1_cnt100ms[17]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[17]_lut_out);
Q1_cnt100ms[17] = DFFE(Q1_cnt100ms[17]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]~COUT
--operation mode is counter

Q1L73 = CARRY(Q1_cnt100ms[17] & !Q1L53);


--Q1_cnt100ms[18] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]
--operation mode is counter

Q1_cnt100ms[18]_lut_out = Q1_cnt100ms[18] $ Q1L73;
Q1_cnt100ms[18]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[18]_lut_out);
Q1_cnt100ms[18] = DFFE(Q1_cnt100ms[18]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]~COUT
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cnt100ms[18]);


--Q1_cnt100ms[19] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]
--operation mode is counter

Q1_cnt100ms[19]_lut_out = Q1_cnt100ms[19] $ !Q1L93;
Q1_cnt100ms[19]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[19]_lut_out);
Q1_cnt100ms[19] = DFFE(Q1_cnt100ms[19]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]~COUT
--operation mode is counter

Q1L14 = CARRY(Q1_cnt100ms[19] & !Q1L93);


--Q1_cnt100ms[20] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]
--operation mode is counter

Q1_cnt100ms[20]_lut_out = Q1_cnt100ms[20] $ Q1L14;
Q1_cnt100ms[20]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[20]_lut_out);
Q1_cnt100ms[20] = DFFE(Q1_cnt100ms[20]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]~COUT
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cnt100ms[20]);


--Q1_cnt100ms[21] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]
--operation mode is counter

Q1_cnt100ms[21]_lut_out = Q1_cnt100ms[21] $ !Q1L34;
Q1_cnt100ms[21]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[21]_lut_out);
Q1_cnt100ms[21] = DFFE(Q1_cnt100ms[21]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]~COUT
--operation mode is counter

Q1L54 = CARRY(!Q1_cnt100ms[21] & !Q1L34);


--Q1_cnt100ms[22] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]
--operation mode is counter

Q1_cnt100ms[22]_lut_out = Q1_cnt100ms[22] $ Q1L54;
Q1_cnt100ms[22]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[22]_lut_out);
Q1_cnt100ms[22] = DFFE(Q1_cnt100ms[22]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]~COUT
--operation mode is counter

Q1L74 = CARRY(Q1_cnt100ms[22] # !Q1L54);


--Q1_cnt100ms[23] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]
--operation mode is counter

Q1_cnt100ms[23]_lut_out = Q1_cnt100ms[23] $ !Q1L74;
Q1_cnt100ms[23]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[23]_lut_out);
Q1_cnt100ms[23] = DFFE(Q1_cnt100ms[23]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]~COUT
--operation mode is counter

Q1L94 = CARRY(!Q1_cnt100ms[23] & !Q1L74);


--Q1_cnt100ms[24] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]
--operation mode is counter

Q1_cnt100ms[24]_lut_out = Q1_cnt100ms[24] $ Q1L94;
Q1_cnt100ms[24]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[24]_lut_out);
Q1_cnt100ms[24] = DFFE(Q1_cnt100ms[24]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]~COUT
--operation mode is counter

Q1L15 = CARRY(Q1_cnt100ms[24] # !Q1L94);


--Q1_cnt100ms[25] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]
--operation mode is counter

Q1_cnt100ms[25]_lut_out = Q1_cnt100ms[25] $ !Q1L15;
Q1_cnt100ms[25]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[25]_lut_out);
Q1_cnt100ms[25] = DFFE(Q1_cnt100ms[25]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]~COUT
--operation mode is counter

Q1L35 = CARRY(!Q1_cnt100ms[25] & !Q1L15);


--Q1_cnt100ms[26] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]
--operation mode is counter

Q1_cnt100ms[26]_lut_out = Q1_cnt100ms[26] $ Q1L35;
Q1_cnt100ms[26]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[26]_lut_out);
Q1_cnt100ms[26] = DFFE(Q1_cnt100ms[26]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]~COUT
--operation mode is counter

Q1L55 = CARRY(Q1_cnt100ms[26] # !Q1L35);


--Q1_cnt100ms[27] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]
--operation mode is counter

Q1_cnt100ms[27]_lut_out = Q1_cnt100ms[27] $ !Q1L55;
Q1_cnt100ms[27]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[27]_lut_out);
Q1_cnt100ms[27] = DFFE(Q1_cnt100ms[27]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]~COUT
--operation mode is counter

Q1L75 = CARRY(!Q1_cnt100ms[27] & !Q1L55);


--Q1_cnt100ms[28] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]
--operation mode is counter

Q1_cnt100ms[28]_lut_out = Q1_cnt100ms[28] $ Q1L75;
Q1_cnt100ms[28]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[28]_lut_out);
Q1_cnt100ms[28] = DFFE(Q1_cnt100ms[28]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]~COUT
--operation mode is counter

Q1L95 = CARRY(Q1_cnt100ms[28] # !Q1L75);


--Q1_cnt100ms[29] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]
--operation mode is counter

Q1_cnt100ms[29]_lut_out = Q1_cnt100ms[29] $ !Q1L95;
Q1_cnt100ms[29]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[29]_lut_out);
Q1_cnt100ms[29] = DFFE(Q1_cnt100ms[29]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]~COUT
--operation mode is counter

Q1L16 = CARRY(!Q1_cnt100ms[29] & !Q1L95);


--Q1_cnt100ms[30] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]
--operation mode is counter

Q1_cnt100ms[30]_lut_out = Q1_cnt100ms[30] $ Q1L16;
Q1_cnt100ms[30]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[30]_lut_out);
Q1_cnt100ms[30] = DFFE(Q1_cnt100ms[30]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]~COUT
--operation mode is counter

Q1L36 = CARRY(Q1_cnt100ms[30] # !Q1L16);


--Q1_cnt100ms[31] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[31]
--operation mode is normal

Q1_cnt100ms[31]_lut_out = Q1_cnt100ms[31] $ !Q1L36;
Q1_cnt100ms[31]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[31]_lut_out);
Q1_cnt100ms[31] = DFFE(Q1_cnt100ms[31]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L1 is master_data_source:inst_master_data_source|add_14~0
--operation mode is arithmetic

R1L1 = !R1_data[0];

--R1L2 is master_data_source:inst_master_data_source|add_14~0COUT
--operation mode is arithmetic

R1L2 = CARRY(R1_data[0]);


--R1L3 is master_data_source:inst_master_data_source|add_14~1
--operation mode is arithmetic

R1L3 = R1_data[1] $ R1L2;

--R1L4 is master_data_source:inst_master_data_source|add_14~1COUT
--operation mode is arithmetic

R1L4 = CARRY(!R1L2 # !R1_data[1]);


--R1L5 is master_data_source:inst_master_data_source|add_14~2
--operation mode is arithmetic

R1L5 = R1_data[2] $ !R1L4;

--R1L6 is master_data_source:inst_master_data_source|add_14~2COUT
--operation mode is arithmetic

R1L6 = CARRY(R1_data[2] & !R1L4);


--R1L7 is master_data_source:inst_master_data_source|add_14~3
--operation mode is arithmetic

R1L7 = R1_data[3] $ R1L6;

--R1L8 is master_data_source:inst_master_data_source|add_14~3COUT
--operation mode is arithmetic

R1L8 = CARRY(!R1L6 # !R1_data[3]);


--R1L9 is master_data_source:inst_master_data_source|add_14~4
--operation mode is arithmetic

R1L9 = R1_data[4] $ !R1L8;

--R1L01 is master_data_source:inst_master_data_source|add_14~4COUT
--operation mode is arithmetic

R1L01 = CARRY(R1_data[4] & !R1L8);


--R1L11 is master_data_source:inst_master_data_source|add_14~5
--operation mode is arithmetic

R1L11 = R1_data[5] $ R1L01;

--R1L21 is master_data_source:inst_master_data_source|add_14~5COUT
--operation mode is arithmetic

R1L21 = CARRY(!R1L01 # !R1_data[5]);


--R1L31 is master_data_source:inst_master_data_source|add_14~6
--operation mode is arithmetic

R1L31 = R1_data[6] $ !R1L21;

--R1L41 is master_data_source:inst_master_data_source|add_14~6COUT
--operation mode is arithmetic

R1L41 = CARRY(R1_data[6] & !R1L21);


--R1L51 is master_data_source:inst_master_data_source|add_14~7
--operation mode is arithmetic

R1L51 = R1_data[7] $ R1L41;

--R1L61 is master_data_source:inst_master_data_source|add_14~7COUT
--operation mode is arithmetic

R1L61 = CARRY(!R1L41 # !R1_data[7]);


--R1L71 is master_data_source:inst_master_data_source|add_14~8
--operation mode is arithmetic

R1L71 = R1_data[8] $ !R1L61;

--R1L81 is master_data_source:inst_master_data_source|add_14~8COUT
--operation mode is arithmetic

R1L81 = CARRY(R1_data[8] & !R1L61);


--R1L91 is master_data_source:inst_master_data_source|add_14~9
--operation mode is arithmetic

R1L91 = R1_data[9] $ R1L81;

--R1L02 is master_data_source:inst_master_data_source|add_14~9COUT
--operation mode is arithmetic

R1L02 = CARRY(!R1L81 # !R1_data[9]);


--R1L12 is master_data_source:inst_master_data_source|add_14~10
--operation mode is arithmetic

R1L12 = R1_data[10] $ !R1L02;

--R1L22 is master_data_source:inst_master_data_source|add_14~10COUT
--operation mode is arithmetic

R1L22 = CARRY(R1_data[10] & !R1L02);


--R1L32 is master_data_source:inst_master_data_source|add_14~11
--operation mode is arithmetic

R1L32 = R1_data[11] $ R1L22;

--R1L42 is master_data_source:inst_master_data_source|add_14~11COUT
--operation mode is arithmetic

R1L42 = CARRY(!R1L22 # !R1_data[11]);


--R1L52 is master_data_source:inst_master_data_source|add_14~12
--operation mode is arithmetic

R1L52 = R1_data[12] $ !R1L42;

--R1L62 is master_data_source:inst_master_data_source|add_14~12COUT
--operation mode is arithmetic

R1L62 = CARRY(R1_data[12] & !R1L42);


--R1L72 is master_data_source:inst_master_data_source|add_14~13
--operation mode is arithmetic

R1L72 = R1_data[13] $ R1L62;

--R1L82 is master_data_source:inst_master_data_source|add_14~13COUT
--operation mode is arithmetic

R1L82 = CARRY(!R1L62 # !R1_data[13]);


--R1L92 is master_data_source:inst_master_data_source|add_14~14
--operation mode is arithmetic

R1L92 = R1_data[14] $ !R1L82;

--R1L03 is master_data_source:inst_master_data_source|add_14~14COUT
--operation mode is arithmetic

R1L03 = CARRY(R1_data[14] & !R1L82);


--R1L13 is master_data_source:inst_master_data_source|add_14~15
--operation mode is arithmetic

R1L13 = R1_data[15] $ R1L03;

--R1L23 is master_data_source:inst_master_data_source|add_14~15COUT
--operation mode is arithmetic

R1L23 = CARRY(!R1L03 # !R1_data[15]);


--R1L33 is master_data_source:inst_master_data_source|add_14~16
--operation mode is arithmetic

R1L33 = R1_data[16] $ !R1L23;

--R1L43 is master_data_source:inst_master_data_source|add_14~16COUT
--operation mode is arithmetic

R1L43 = CARRY(R1_data[16] & !R1L23);


--R1L53 is master_data_source:inst_master_data_source|add_14~17
--operation mode is arithmetic

R1L53 = R1_data[17] $ R1L43;

--R1L63 is master_data_source:inst_master_data_source|add_14~17COUT
--operation mode is arithmetic

R1L63 = CARRY(!R1L43 # !R1_data[17]);


--R1L73 is master_data_source:inst_master_data_source|add_14~18
--operation mode is arithmetic

R1L73 = R1_data[18] $ !R1L63;

--R1L83 is master_data_source:inst_master_data_source|add_14~18COUT
--operation mode is arithmetic

R1L83 = CARRY(R1_data[18] & !R1L63);


--R1L93 is master_data_source:inst_master_data_source|add_14~19
--operation mode is arithmetic

R1L93 = R1_data[19] $ R1L83;

--R1L04 is master_data_source:inst_master_data_source|add_14~19COUT
--operation mode is arithmetic

R1L04 = CARRY(!R1L83 # !R1_data[19]);


--R1L14 is master_data_source:inst_master_data_source|add_14~20
--operation mode is arithmetic

R1L14 = R1_data[20] $ !R1L04;

--R1L24 is master_data_source:inst_master_data_source|add_14~20COUT
--operation mode is arithmetic

R1L24 = CARRY(R1_data[20] & !R1L04);


--R1L34 is master_data_source:inst_master_data_source|add_14~21
--operation mode is arithmetic

R1L34 = R1_data[21] $ R1L24;

--R1L44 is master_data_source:inst_master_data_source|add_14~21COUT
--operation mode is arithmetic

R1L44 = CARRY(!R1L24 # !R1_data[21]);


--R1L54 is master_data_source:inst_master_data_source|add_14~22
--operation mode is arithmetic

R1L54 = R1_data[22] $ !R1L44;

--R1L64 is master_data_source:inst_master_data_source|add_14~22COUT
--operation mode is arithmetic

R1L64 = CARRY(R1_data[22] & !R1L44);


--R1L74 is master_data_source:inst_master_data_source|add_14~23
--operation mode is arithmetic

R1L74 = R1_data[23] $ R1L64;

--R1L84 is master_data_source:inst_master_data_source|add_14~23COUT
--operation mode is arithmetic

R1L84 = CARRY(!R1L64 # !R1_data[23]);


--R1L94 is master_data_source:inst_master_data_source|add_14~24
--operation mode is arithmetic

R1L94 = R1_data[24] $ !R1L84;

--R1L05 is master_data_source:inst_master_data_source|add_14~24COUT
--operation mode is arithmetic

R1L05 = CARRY(R1_data[24] & !R1L84);


--R1L15 is master_data_source:inst_master_data_source|add_14~25
--operation mode is arithmetic

R1L15 = R1_data[25] $ R1L05;

--R1L25 is master_data_source:inst_master_data_source|add_14~25COUT
--operation mode is arithmetic

R1L25 = CARRY(!R1L05 # !R1_data[25]);


--R1L35 is master_data_source:inst_master_data_source|add_14~26
--operation mode is arithmetic

R1L35 = R1_data[26] $ !R1L25;

--R1L45 is master_data_source:inst_master_data_source|add_14~26COUT
--operation mode is arithmetic

R1L45 = CARRY(R1_data[26] & !R1L25);


--R1L55 is master_data_source:inst_master_data_source|add_14~27
--operation mode is arithmetic

R1L55 = R1_data[27] $ R1L45;

--R1L65 is master_data_source:inst_master_data_source|add_14~27COUT
--operation mode is arithmetic

R1L65 = CARRY(!R1L45 # !R1_data[27]);


--R1L75 is master_data_source:inst_master_data_source|add_14~28
--operation mode is arithmetic

R1L75 = R1_data[28] $ !R1L65;

--R1L85 is master_data_source:inst_master_data_source|add_14~28COUT
--operation mode is arithmetic

R1L85 = CARRY(R1_data[28] & !R1L65);


--R1L95 is master_data_source:inst_master_data_source|add_14~29
--operation mode is arithmetic

R1L95 = R1_data[29] $ R1L85;

--R1L06 is master_data_source:inst_master_data_source|add_14~29COUT
--operation mode is arithmetic

R1L06 = CARRY(!R1L85 # !R1_data[29]);


--R1L16 is master_data_source:inst_master_data_source|add_14~30
--operation mode is arithmetic

R1L16 = R1_data[30] $ !R1L06;

--R1L26 is master_data_source:inst_master_data_source|add_14~30COUT
--operation mode is arithmetic

R1L26 = CARRY(R1_data[30] & !R1L06);


--R1L36 is master_data_source:inst_master_data_source|add_14~31
--operation mode is normal

R1L36 = R1_data[31] $ R1L26;


--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

CB1L46 = !CB1_addr_cnt[0];

--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

CB1L56 = CARRY(CB1_addr_cnt[0]);


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

CB1L66 = CB1_addr_cnt[1] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_addr_cnt[1]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

CB1L86 = CB1_addr_cnt[2] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

CB1L96 = CARRY(CB1_addr_cnt[2] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

CB1L07 = CB1_addr_cnt[3] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_addr_cnt[3]);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

CB1L27 = CB1_addr_cnt[4] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

CB1L37 = CARRY(CB1_addr_cnt[4] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

CB1L47 = CB1_addr_cnt[5] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_addr_cnt[5]);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

CB1L67 = CB1_addr_cnt[6] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

CB1L77 = CARRY(CB1_addr_cnt[6] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

CB1L87 = CB1_addr_cnt[7] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_addr_cnt[7]);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

CB1L08 = CB1_addr_cnt[8] $ !CB1L97;


--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

CB2L46 = !CB2_addr_cnt[0];

--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

CB2L56 = CARRY(CB2_addr_cnt[0]);


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

CB2L66 = CB2_addr_cnt[1] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_addr_cnt[1]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

CB2L86 = CB2_addr_cnt[2] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

CB2L96 = CARRY(CB2_addr_cnt[2] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

CB2L07 = CB2_addr_cnt[3] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_addr_cnt[3]);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

CB2L27 = CB2_addr_cnt[4] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

CB2L37 = CARRY(CB2_addr_cnt[4] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

CB2L47 = CB2_addr_cnt[5] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_addr_cnt[5]);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

CB2L67 = CB2_addr_cnt[6] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

CB2L77 = CARRY(CB2_addr_cnt[6] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

CB2L87 = CB2_addr_cnt[7] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_addr_cnt[7]);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

CB2L08 = CB2_addr_cnt[8] $ !CB2L97;


--U1L1 is r2r:inst_r2r|add_11_rtl_350_rtl_900~0
--operation mode is arithmetic

U1L1 = !U1_cnt[0];

--U1L2 is r2r:inst_r2r|add_11_rtl_350_rtl_900~0COUT
--operation mode is arithmetic

U1L2 = CARRY(U1_cnt[0]);


--U1L3 is r2r:inst_r2r|add_11_rtl_350_rtl_900~1
--operation mode is arithmetic

U1L3 = U1_cnt[1] $ U1_up $ !U1L2;

--U1L4 is r2r:inst_r2r|add_11_rtl_350_rtl_900~1COUT
--operation mode is arithmetic

U1L4 = CARRY(U1_cnt[1] & U1_up & !U1L2 # !U1_cnt[1] & (U1_up # !U1L2));


--U1L5 is r2r:inst_r2r|add_11_rtl_350_rtl_900~2
--operation mode is arithmetic

U1L5 = U1_cnt[2] $ U1_up $ U1L4;

--U1L6 is r2r:inst_r2r|add_11_rtl_350_rtl_900~2COUT
--operation mode is arithmetic

U1L6 = CARRY(U1_cnt[2] & (!U1L4 # !U1_up) # !U1_cnt[2] & !U1_up & !U1L4);


--U1L7 is r2r:inst_r2r|add_11_rtl_350_rtl_900~3
--operation mode is arithmetic

U1L7 = U1_cnt[3] $ U1_up $ !U1L6;

--U1L8 is r2r:inst_r2r|add_11_rtl_350_rtl_900~3COUT
--operation mode is arithmetic

U1L8 = CARRY(U1_cnt[3] & U1_up & !U1L6 # !U1_cnt[3] & (U1_up # !U1L6));


--U1L9 is r2r:inst_r2r|add_11_rtl_350_rtl_900~4
--operation mode is arithmetic

U1L9 = U1_cnt[4] $ U1_up $ U1L8;

--U1L01 is r2r:inst_r2r|add_11_rtl_350_rtl_900~4COUT
--operation mode is arithmetic

U1L01 = CARRY(U1_cnt[4] & (!U1L8 # !U1_up) # !U1_cnt[4] & !U1_up & !U1L8);


--U1L11 is r2r:inst_r2r|add_11_rtl_350_rtl_900~5
--operation mode is arithmetic

U1L11 = U1_cnt[5] $ U1_up $ !U1L01;

--U1L21 is r2r:inst_r2r|add_11_rtl_350_rtl_900~5COUT
--operation mode is arithmetic

U1L21 = CARRY(U1_cnt[5] & U1_up & !U1L01 # !U1_cnt[5] & (U1_up # !U1L01));


--U1L31 is r2r:inst_r2r|add_11_rtl_350_rtl_900~6
--operation mode is normal

U1L31 = U1_cnt[6] $ U1_up $ !U1L21;


--GB73_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB73_sload_path[15]_lut_out = GB73_sload_path[15] $ GB73L13;
GB73_sload_path[15]_reg_input = Y1_command_0_local[26] & GB73_sload_path[15]_lut_out;
GB73_sload_path[15] = DFFE(GB73_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );


--GB73_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB73_sload_path[14]_lut_out = GB73_sload_path[14] $ !GB73L92;
GB73_sload_path[14]_reg_input = Y1_command_0_local[26] & GB73_sload_path[14]_lut_out;
GB73_sload_path[14] = DFFE(GB73_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB73L13 = CARRY(GB73_sload_path[14] & !GB73L92);


--GB73_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB73_sload_path[13]_lut_out = GB73_sload_path[13] $ GB73L72;
GB73_sload_path[13]_reg_input = Y1_command_0_local[26] & GB73_sload_path[13]_lut_out;
GB73_sload_path[13] = DFFE(GB73_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB73L92 = CARRY(!GB73L72 # !GB73_sload_path[13]);


--GB73_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB73_sload_path[12]_lut_out = GB73_sload_path[12] $ !GB73L52;
GB73_sload_path[12]_reg_input = Y1_command_0_local[26] & GB73_sload_path[12]_lut_out;
GB73_sload_path[12] = DFFE(GB73_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB73L72 = CARRY(GB73_sload_path[12] & !GB73L52);


--GB73_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB73_sload_path[11]_lut_out = GB73_sload_path[11] $ GB73L32;
GB73_sload_path[11]_reg_input = Y1_command_0_local[26] & GB73_sload_path[11]_lut_out;
GB73_sload_path[11] = DFFE(GB73_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB73L52 = CARRY(!GB73L32 # !GB73_sload_path[11]);


--GB73_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB73_sload_path[10]_lut_out = GB73_sload_path[10] $ !GB73L12;
GB73_sload_path[10]_reg_input = Y1_command_0_local[26] & GB73_sload_path[10]_lut_out;
GB73_sload_path[10] = DFFE(GB73_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB73L32 = CARRY(GB73_sload_path[10] & !GB73L12);


--GB73_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB73_sload_path[9]_lut_out = GB73_sload_path[9] $ GB73L91;
GB73_sload_path[9]_reg_input = Y1_command_0_local[26] & GB73_sload_path[9]_lut_out;
GB73_sload_path[9] = DFFE(GB73_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB73L12 = CARRY(!GB73L91 # !GB73_sload_path[9]);


--GB73_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB73_sload_path[8]_lut_out = GB73_sload_path[8] $ !GB73L71;
GB73_sload_path[8]_reg_input = Y1_command_0_local[26] & GB73_sload_path[8]_lut_out;
GB73_sload_path[8] = DFFE(GB73_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB73L91 = CARRY(GB73_sload_path[8] & !GB73L71);


--GB73_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB73_sload_path[7]_lut_out = GB73_sload_path[7] $ GB73L51;
GB73_sload_path[7]_reg_input = Y1_command_0_local[26] & GB73_sload_path[7]_lut_out;
GB73_sload_path[7] = DFFE(GB73_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB73L71 = CARRY(!GB73L51 # !GB73_sload_path[7]);


--GB73_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB73_sload_path[6]_lut_out = GB73_sload_path[6] $ !GB73L31;
GB73_sload_path[6]_reg_input = Y1_command_0_local[26] & GB73_sload_path[6]_lut_out;
GB73_sload_path[6] = DFFE(GB73_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB73L51 = CARRY(GB73_sload_path[6] & !GB73L31);


--GB73_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB73_sload_path[5]_lut_out = GB73_sload_path[5] $ GB73L11;
GB73_sload_path[5]_reg_input = Y1_command_0_local[26] & GB73_sload_path[5]_lut_out;
GB73_sload_path[5] = DFFE(GB73_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB73L31 = CARRY(!GB73L11 # !GB73_sload_path[5]);


--GB73_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB73_sload_path[4]_lut_out = GB73_sload_path[4] $ !GB73L9;
GB73_sload_path[4]_reg_input = Y1_command_0_local[26] & GB73_sload_path[4]_lut_out;
GB73_sload_path[4] = DFFE(GB73_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB73L11 = CARRY(GB73_sload_path[4] & !GB73L9);


--GB73_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB73_sload_path[3]_lut_out = GB73_sload_path[3] $ GB73L7;
GB73_sload_path[3]_reg_input = Y1_command_0_local[26] & GB73_sload_path[3]_lut_out;
GB73_sload_path[3] = DFFE(GB73_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB73L9 = CARRY(!GB73L7 # !GB73_sload_path[3]);


--GB73_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB73_sload_path[2]_lut_out = GB73_sload_path[2] $ !GB73L5;
GB73_sload_path[2]_reg_input = Y1_command_0_local[26] & GB73_sload_path[2]_lut_out;
GB73_sload_path[2] = DFFE(GB73_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB73L7 = CARRY(GB73_sload_path[2] & !GB73L5);


--GB73_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB73_sload_path[1]_lut_out = GB73_sload_path[1] $ GB73L3;
GB73_sload_path[1]_reg_input = Y1_command_0_local[26] & GB73_sload_path[1]_lut_out;
GB73_sload_path[1] = DFFE(GB73_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB73L5 = CARRY(!GB73L3 # !GB73_sload_path[1]);


--GB73_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB73_sload_path[0]_lut_out = !GB73_sload_path[0];
GB73_sload_path[0]_reg_input = Y1_command_0_local[26] & GB73_sload_path[0]_lut_out;
GB73_sload_path[0] = DFFE(GB73_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--GB73L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_364|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB73L3 = CARRY(GB73_sload_path[0]);


--GB23_sload_path[9] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

GB23_sload_path[9]_lut_out = GB23_sload_path[9] $ (N1L32 & GB23L91);
GB23_sload_path[9]_reg_input = !N1L91 & GB23_sload_path[9]_lut_out;
GB23_sload_path[9] = DFFE(GB23_sload_path[9]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );


--GB23_sload_path[8] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB23_sload_path[8]_lut_out = GB23_sload_path[8] $ (N1L32 & !GB23L71);
GB23_sload_path[8]_reg_input = !N1L91 & GB23_sload_path[8]_lut_out;
GB23_sload_path[8] = DFFE(GB23_sload_path[8]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L91 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB23L91 = CARRY(GB23_sload_path[8] & !GB23L71);


--GB23_sload_path[7] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB23_sload_path[7]_lut_out = GB23_sload_path[7] $ (N1L32 & GB23L51);
GB23_sload_path[7]_reg_input = !N1L91 & GB23_sload_path[7]_lut_out;
GB23_sload_path[7] = DFFE(GB23_sload_path[7]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L71 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB23L71 = CARRY(!GB23L51 # !GB23_sload_path[7]);


--GB23_sload_path[6] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB23_sload_path[6]_lut_out = GB23_sload_path[6] $ (N1L32 & !GB23L31);
GB23_sload_path[6]_reg_input = !N1L91 & GB23_sload_path[6]_lut_out;
GB23_sload_path[6] = DFFE(GB23_sload_path[6]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L51 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB23L51 = CARRY(GB23_sload_path[6] & !GB23L31);


--GB23_sload_path[5] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB23_sload_path[5]_lut_out = GB23_sload_path[5] $ (N1L32 & GB23L11);
GB23_sload_path[5]_reg_input = !N1L91 & GB23_sload_path[5]_lut_out;
GB23_sload_path[5] = DFFE(GB23_sload_path[5]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L31 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB23L31 = CARRY(!GB23L11 # !GB23_sload_path[5]);


--GB23_sload_path[4] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB23_sload_path[4]_lut_out = GB23_sload_path[4] $ (N1L32 & !GB23L9);
GB23_sload_path[4]_reg_input = !N1L91 & GB23_sload_path[4]_lut_out;
GB23_sload_path[4] = DFFE(GB23_sload_path[4]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L11 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB23L11 = CARRY(GB23_sload_path[4] & !GB23L9);


--GB23_sload_path[3] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB23_sload_path[3]_lut_out = GB23_sload_path[3] $ (N1L32 & GB23L7);
GB23_sload_path[3]_reg_input = !N1L91 & GB23_sload_path[3]_lut_out;
GB23_sload_path[3] = DFFE(GB23_sload_path[3]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L9 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB23L9 = CARRY(!GB23L7 # !GB23_sload_path[3]);


--GB23_sload_path[2] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB23_sload_path[2]_lut_out = GB23_sload_path[2] $ (N1L32 & !GB23L5);
GB23_sload_path[2]_reg_input = !N1L91 & GB23_sload_path[2]_lut_out;
GB23_sload_path[2] = DFFE(GB23_sload_path[2]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L7 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB23L7 = CARRY(GB23_sload_path[2] & !GB23L5);


--GB23_sload_path[1] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB23_sload_path[1]_lut_out = GB23_sload_path[1] $ (N1L32 & GB23L3);
GB23_sload_path[1]_reg_input = !N1L91 & GB23_sload_path[1]_lut_out;
GB23_sload_path[1] = DFFE(GB23_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L5 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB23L5 = CARRY(!GB23L3 # !GB23_sload_path[1]);


--GB23_sload_path[0] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB23_sload_path[0]_lut_out = N1L32 $ GB23_sload_path[0];
GB23_sload_path[0]_reg_input = !N1L91 & GB23_sload_path[0]_lut_out;
GB23_sload_path[0] = DFFE(GB23_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB23L3 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_363|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB23L3 = CARRY(GB23_sload_path[0]);


--GB53_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB53_sload_path[15]_lut_out = GB53_sload_path[15] $ (Q1L56 & GB53L13);
GB53_sload_path[15]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[15]_lut_out;
GB53_sload_path[15] = DFFE(GB53_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB53_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB53_sload_path[14]_lut_out = GB53_sload_path[14] $ (Q1L56 & !GB53L92);
GB53_sload_path[14]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[14]_lut_out;
GB53_sload_path[14] = DFFE(GB53_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB53L13 = CARRY(GB53_sload_path[14] & !GB53L92);


--GB53_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB53_sload_path[13]_lut_out = GB53_sload_path[13] $ (Q1L56 & GB53L72);
GB53_sload_path[13]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[13]_lut_out;
GB53_sload_path[13] = DFFE(GB53_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB53L92 = CARRY(!GB53L72 # !GB53_sload_path[13]);


--GB53_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB53_sload_path[12]_lut_out = GB53_sload_path[12] $ (Q1L56 & !GB53L52);
GB53_sload_path[12]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[12]_lut_out;
GB53_sload_path[12] = DFFE(GB53_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB53L72 = CARRY(GB53_sload_path[12] & !GB53L52);


--GB53_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB53_sload_path[11]_lut_out = GB53_sload_path[11] $ (Q1L56 & GB53L32);
GB53_sload_path[11]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[11]_lut_out;
GB53_sload_path[11] = DFFE(GB53_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB53L52 = CARRY(!GB53L32 # !GB53_sload_path[11]);


--GB53_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB53_sload_path[10]_lut_out = GB53_sload_path[10] $ (Q1L56 & !GB53L12);
GB53_sload_path[10]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[10]_lut_out;
GB53_sload_path[10] = DFFE(GB53_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB53L32 = CARRY(GB53_sload_path[10] & !GB53L12);


--GB53_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB53_sload_path[9]_lut_out = GB53_sload_path[9] $ (Q1L56 & GB53L91);
GB53_sload_path[9]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[9]_lut_out;
GB53_sload_path[9] = DFFE(GB53_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB53L12 = CARRY(!GB53L91 # !GB53_sload_path[9]);


--GB53_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB53_sload_path[8]_lut_out = GB53_sload_path[8] $ (Q1L56 & !GB53L71);
GB53_sload_path[8]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[8]_lut_out;
GB53_sload_path[8] = DFFE(GB53_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB53L91 = CARRY(GB53_sload_path[8] & !GB53L71);


--GB53_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB53_sload_path[7]_lut_out = GB53_sload_path[7] $ (Q1L56 & GB53L51);
GB53_sload_path[7]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[7]_lut_out;
GB53_sload_path[7] = DFFE(GB53_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB53L71 = CARRY(!GB53L51 # !GB53_sload_path[7]);


--GB53_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB53_sload_path[6]_lut_out = GB53_sload_path[6] $ (Q1L56 & !GB53L31);
GB53_sload_path[6]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[6]_lut_out;
GB53_sload_path[6] = DFFE(GB53_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB53L51 = CARRY(GB53_sload_path[6] & !GB53L31);


--GB53_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB53_sload_path[5]_lut_out = GB53_sload_path[5] $ (Q1L56 & GB53L11);
GB53_sload_path[5]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[5]_lut_out;
GB53_sload_path[5] = DFFE(GB53_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB53L31 = CARRY(!GB53L11 # !GB53_sload_path[5]);


--GB53_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB53_sload_path[4]_lut_out = GB53_sload_path[4] $ (Q1L56 & !GB53L9);
GB53_sload_path[4]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[4]_lut_out;
GB53_sload_path[4] = DFFE(GB53_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB53L11 = CARRY(GB53_sload_path[4] & !GB53L9);


--GB53_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB53_sload_path[3]_lut_out = GB53_sload_path[3] $ (Q1L56 & GB53L7);
GB53_sload_path[3]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[3]_lut_out;
GB53_sload_path[3] = DFFE(GB53_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB53L9 = CARRY(!GB53L7 # !GB53_sload_path[3]);


--GB53_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB53_sload_path[2]_lut_out = GB53_sload_path[2] $ (Q1L56 & !GB53L5);
GB53_sload_path[2]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[2]_lut_out;
GB53_sload_path[2] = DFFE(GB53_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB53L7 = CARRY(GB53_sload_path[2] & !GB53L5);


--GB53_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB53_sload_path[1]_lut_out = GB53_sload_path[1] $ (Q1L56 & GB53L3);
GB53_sload_path[1]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[1]_lut_out;
GB53_sload_path[1] = DFFE(GB53_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB53L5 = CARRY(!GB53L3 # !GB53_sload_path[1]);


--GB53_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB53_sload_path[0]_lut_out = Q1L56 $ GB53_sload_path[0];
GB53_sload_path[0]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[0]_lut_out;
GB53_sload_path[0] = DFFE(GB53_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB53L3 = CARRY(GB53_sload_path[0]);


--GB63_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB63_sload_path[15]_lut_out = GB63_sload_path[15] $ (Q1L66 & GB63L13);
GB63_sload_path[15]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[15]_lut_out;
GB63_sload_path[15] = DFFE(GB63_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB63_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB63_sload_path[14]_lut_out = GB63_sload_path[14] $ (Q1L66 & !GB63L92);
GB63_sload_path[14]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[14]_lut_out;
GB63_sload_path[14] = DFFE(GB63_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB63L13 = CARRY(GB63_sload_path[14] & !GB63L92);


--GB63_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB63_sload_path[13]_lut_out = GB63_sload_path[13] $ (Q1L66 & GB63L72);
GB63_sload_path[13]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[13]_lut_out;
GB63_sload_path[13] = DFFE(GB63_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB63L92 = CARRY(!GB63L72 # !GB63_sload_path[13]);


--GB63_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB63_sload_path[12]_lut_out = GB63_sload_path[12] $ (Q1L66 & !GB63L52);
GB63_sload_path[12]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[12]_lut_out;
GB63_sload_path[12] = DFFE(GB63_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB63L72 = CARRY(GB63_sload_path[12] & !GB63L52);


--GB63_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB63_sload_path[11]_lut_out = GB63_sload_path[11] $ (Q1L66 & GB63L32);
GB63_sload_path[11]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[11]_lut_out;
GB63_sload_path[11] = DFFE(GB63_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB63L52 = CARRY(!GB63L32 # !GB63_sload_path[11]);


--GB63_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB63_sload_path[10]_lut_out = GB63_sload_path[10] $ (Q1L66 & !GB63L12);
GB63_sload_path[10]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[10]_lut_out;
GB63_sload_path[10] = DFFE(GB63_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB63L32 = CARRY(GB63_sload_path[10] & !GB63L12);


--GB63_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB63_sload_path[9]_lut_out = GB63_sload_path[9] $ (Q1L66 & GB63L91);
GB63_sload_path[9]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[9]_lut_out;
GB63_sload_path[9] = DFFE(GB63_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB63L12 = CARRY(!GB63L91 # !GB63_sload_path[9]);


--GB63_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB63_sload_path[8]_lut_out = GB63_sload_path[8] $ (Q1L66 & !GB63L71);
GB63_sload_path[8]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[8]_lut_out;
GB63_sload_path[8] = DFFE(GB63_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB63L91 = CARRY(GB63_sload_path[8] & !GB63L71);


--GB63_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB63_sload_path[7]_lut_out = GB63_sload_path[7] $ (Q1L66 & GB63L51);
GB63_sload_path[7]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[7]_lut_out;
GB63_sload_path[7] = DFFE(GB63_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB63L71 = CARRY(!GB63L51 # !GB63_sload_path[7]);


--GB63_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB63_sload_path[6]_lut_out = GB63_sload_path[6] $ (Q1L66 & !GB63L31);
GB63_sload_path[6]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[6]_lut_out;
GB63_sload_path[6] = DFFE(GB63_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB63L51 = CARRY(GB63_sload_path[6] & !GB63L31);


--GB63_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB63_sload_path[5]_lut_out = GB63_sload_path[5] $ (Q1L66 & GB63L11);
GB63_sload_path[5]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[5]_lut_out;
GB63_sload_path[5] = DFFE(GB63_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB63L31 = CARRY(!GB63L11 # !GB63_sload_path[5]);


--GB63_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB63_sload_path[4]_lut_out = GB63_sload_path[4] $ (Q1L66 & !GB63L9);
GB63_sload_path[4]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[4]_lut_out;
GB63_sload_path[4] = DFFE(GB63_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB63L11 = CARRY(GB63_sload_path[4] & !GB63L9);


--GB63_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB63_sload_path[3]_lut_out = GB63_sload_path[3] $ (Q1L66 & GB63L7);
GB63_sload_path[3]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[3]_lut_out;
GB63_sload_path[3] = DFFE(GB63_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB63L9 = CARRY(!GB63L7 # !GB63_sload_path[3]);


--GB63_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB63_sload_path[2]_lut_out = GB63_sload_path[2] $ (Q1L66 & !GB63L5);
GB63_sload_path[2]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[2]_lut_out;
GB63_sload_path[2] = DFFE(GB63_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB63L7 = CARRY(GB63_sload_path[2] & !GB63L5);


--GB63_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB63_sload_path[1]_lut_out = GB63_sload_path[1] $ (Q1L66 & GB63L3);
GB63_sload_path[1]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[1]_lut_out;
GB63_sload_path[1] = DFFE(GB63_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB63L5 = CARRY(!GB63L3 # !GB63_sload_path[1]);


--GB63_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB63_sload_path[0]_lut_out = Q1L66 $ GB63_sload_path[0];
GB63_sload_path[0]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[0]_lut_out;
GB63_sload_path[0] = DFFE(GB63_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB63L3 = CARRY(GB63_sload_path[0]);


--GB33_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB33_sload_path[15]_lut_out = GB33_sload_path[15] $ (P1L56 & GB33L13);
GB33_sload_path[15]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[15]_lut_out;
GB33_sload_path[15] = DFFE(GB33_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB33_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB33_sload_path[14]_lut_out = GB33_sload_path[14] $ (P1L56 & !GB33L92);
GB33_sload_path[14]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[14]_lut_out;
GB33_sload_path[14] = DFFE(GB33_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB33L13 = CARRY(GB33_sload_path[14] & !GB33L92);


--GB33_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB33_sload_path[13]_lut_out = GB33_sload_path[13] $ (P1L56 & GB33L72);
GB33_sload_path[13]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[13]_lut_out;
GB33_sload_path[13] = DFFE(GB33_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB33L92 = CARRY(!GB33L72 # !GB33_sload_path[13]);


--GB33_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB33_sload_path[12]_lut_out = GB33_sload_path[12] $ (P1L56 & !GB33L52);
GB33_sload_path[12]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[12]_lut_out;
GB33_sload_path[12] = DFFE(GB33_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB33L72 = CARRY(GB33_sload_path[12] & !GB33L52);


--GB33_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB33_sload_path[11]_lut_out = GB33_sload_path[11] $ (P1L56 & GB33L32);
GB33_sload_path[11]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[11]_lut_out;
GB33_sload_path[11] = DFFE(GB33_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB33L52 = CARRY(!GB33L32 # !GB33_sload_path[11]);


--GB33_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB33_sload_path[10]_lut_out = GB33_sload_path[10] $ (P1L56 & !GB33L12);
GB33_sload_path[10]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[10]_lut_out;
GB33_sload_path[10] = DFFE(GB33_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB33L32 = CARRY(GB33_sload_path[10] & !GB33L12);


--GB33_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB33_sload_path[9]_lut_out = GB33_sload_path[9] $ (P1L56 & GB33L91);
GB33_sload_path[9]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[9]_lut_out;
GB33_sload_path[9] = DFFE(GB33_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB33L12 = CARRY(!GB33L91 # !GB33_sload_path[9]);


--GB33_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB33_sload_path[8]_lut_out = GB33_sload_path[8] $ (P1L56 & !GB33L71);
GB33_sload_path[8]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[8]_lut_out;
GB33_sload_path[8] = DFFE(GB33_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB33L91 = CARRY(GB33_sload_path[8] & !GB33L71);


--GB33_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB33_sload_path[7]_lut_out = GB33_sload_path[7] $ (P1L56 & GB33L51);
GB33_sload_path[7]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[7]_lut_out;
GB33_sload_path[7] = DFFE(GB33_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB33L71 = CARRY(!GB33L51 # !GB33_sload_path[7]);


--GB33_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB33_sload_path[6]_lut_out = GB33_sload_path[6] $ (P1L56 & !GB33L31);
GB33_sload_path[6]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[6]_lut_out;
GB33_sload_path[6] = DFFE(GB33_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB33L51 = CARRY(GB33_sload_path[6] & !GB33L31);


--GB33_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB33_sload_path[5]_lut_out = GB33_sload_path[5] $ (P1L56 & GB33L11);
GB33_sload_path[5]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[5]_lut_out;
GB33_sload_path[5] = DFFE(GB33_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB33L31 = CARRY(!GB33L11 # !GB33_sload_path[5]);


--GB33_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB33_sload_path[4]_lut_out = GB33_sload_path[4] $ (P1L56 & !GB33L9);
GB33_sload_path[4]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[4]_lut_out;
GB33_sload_path[4] = DFFE(GB33_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB33L11 = CARRY(GB33_sload_path[4] & !GB33L9);


--GB33_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB33_sload_path[3]_lut_out = GB33_sload_path[3] $ (P1L56 & GB33L7);
GB33_sload_path[3]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[3]_lut_out;
GB33_sload_path[3] = DFFE(GB33_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB33L9 = CARRY(!GB33L7 # !GB33_sload_path[3]);


--GB33_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB33_sload_path[2]_lut_out = GB33_sload_path[2] $ (P1L56 & !GB33L5);
GB33_sload_path[2]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[2]_lut_out;
GB33_sload_path[2] = DFFE(GB33_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB33L7 = CARRY(GB33_sload_path[2] & !GB33L5);


--GB33_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB33_sload_path[1]_lut_out = GB33_sload_path[1] $ (P1L56 & GB33L3);
GB33_sload_path[1]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[1]_lut_out;
GB33_sload_path[1] = DFFE(GB33_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB33L5 = CARRY(!GB33L3 # !GB33_sload_path[1]);


--GB33_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB33_sload_path[0]_lut_out = P1L56 $ GB33_sload_path[0];
GB33_sload_path[0]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[0]_lut_out;
GB33_sload_path[0] = DFFE(GB33_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB33L3 = CARRY(GB33_sload_path[0]);


--GB43_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB43_sload_path[15]_lut_out = GB43_sload_path[15] $ (P1L66 & GB43L13);
GB43_sload_path[15]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[15]_lut_out;
GB43_sload_path[15] = DFFE(GB43_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB43_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB43_sload_path[14]_lut_out = GB43_sload_path[14] $ (P1L66 & !GB43L92);
GB43_sload_path[14]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[14]_lut_out;
GB43_sload_path[14] = DFFE(GB43_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB43L13 = CARRY(GB43_sload_path[14] & !GB43L92);


--GB43_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB43_sload_path[13]_lut_out = GB43_sload_path[13] $ (P1L66 & GB43L72);
GB43_sload_path[13]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[13]_lut_out;
GB43_sload_path[13] = DFFE(GB43_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB43L92 = CARRY(!GB43L72 # !GB43_sload_path[13]);


--GB43_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB43_sload_path[12]_lut_out = GB43_sload_path[12] $ (P1L66 & !GB43L52);
GB43_sload_path[12]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[12]_lut_out;
GB43_sload_path[12] = DFFE(GB43_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB43L72 = CARRY(GB43_sload_path[12] & !GB43L52);


--GB43_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB43_sload_path[11]_lut_out = GB43_sload_path[11] $ (P1L66 & GB43L32);
GB43_sload_path[11]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[11]_lut_out;
GB43_sload_path[11] = DFFE(GB43_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB43L52 = CARRY(!GB43L32 # !GB43_sload_path[11]);


--GB43_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB43_sload_path[10]_lut_out = GB43_sload_path[10] $ (P1L66 & !GB43L12);
GB43_sload_path[10]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[10]_lut_out;
GB43_sload_path[10] = DFFE(GB43_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB43L32 = CARRY(GB43_sload_path[10] & !GB43L12);


--GB43_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB43_sload_path[9]_lut_out = GB43_sload_path[9] $ (P1L66 & GB43L91);
GB43_sload_path[9]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[9]_lut_out;
GB43_sload_path[9] = DFFE(GB43_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB43L12 = CARRY(!GB43L91 # !GB43_sload_path[9]);


--GB43_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB43_sload_path[8]_lut_out = GB43_sload_path[8] $ (P1L66 & !GB43L71);
GB43_sload_path[8]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[8]_lut_out;
GB43_sload_path[8] = DFFE(GB43_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB43L91 = CARRY(GB43_sload_path[8] & !GB43L71);


--GB43_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB43_sload_path[7]_lut_out = GB43_sload_path[7] $ (P1L66 & GB43L51);
GB43_sload_path[7]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[7]_lut_out;
GB43_sload_path[7] = DFFE(GB43_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB43L71 = CARRY(!GB43L51 # !GB43_sload_path[7]);


--GB43_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB43_sload_path[6]_lut_out = GB43_sload_path[6] $ (P1L66 & !GB43L31);
GB43_sload_path[6]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[6]_lut_out;
GB43_sload_path[6] = DFFE(GB43_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB43L51 = CARRY(GB43_sload_path[6] & !GB43L31);


--GB43_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB43_sload_path[5]_lut_out = GB43_sload_path[5] $ (P1L66 & GB43L11);
GB43_sload_path[5]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[5]_lut_out;
GB43_sload_path[5] = DFFE(GB43_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB43L31 = CARRY(!GB43L11 # !GB43_sload_path[5]);


--GB43_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB43_sload_path[4]_lut_out = GB43_sload_path[4] $ (P1L66 & !GB43L9);
GB43_sload_path[4]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[4]_lut_out;
GB43_sload_path[4] = DFFE(GB43_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB43L11 = CARRY(GB43_sload_path[4] & !GB43L9);


--GB43_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB43_sload_path[3]_lut_out = GB43_sload_path[3] $ (P1L66 & GB43L7);
GB43_sload_path[3]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[3]_lut_out;
GB43_sload_path[3] = DFFE(GB43_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB43L9 = CARRY(!GB43L7 # !GB43_sload_path[3]);


--GB43_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB43_sload_path[2]_lut_out = GB43_sload_path[2] $ (P1L66 & !GB43L5);
GB43_sload_path[2]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[2]_lut_out;
GB43_sload_path[2] = DFFE(GB43_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB43L7 = CARRY(GB43_sload_path[2] & !GB43L5);


--GB43_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB43_sload_path[1]_lut_out = GB43_sload_path[1] $ (P1L66 & GB43L3);
GB43_sload_path[1]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[1]_lut_out;
GB43_sload_path[1] = DFFE(GB43_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB43L5 = CARRY(!GB43L3 # !GB43_sload_path[1]);


--GB43_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB43_sload_path[0]_lut_out = P1L66 $ GB43_sload_path[0];
GB43_sload_path[0]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[0]_lut_out;
GB43_sload_path[0] = DFFE(GB43_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB43L3 = CARRY(GB43_sload_path[0]);


--GB13_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB13_sload_path[15]_lut_out = GB13_sload_path[15] $ GB13L13;
GB13_sload_path[15] = DFFE(GB13_sload_path[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);


--GB13_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

GB13_sload_path[14]_lut_out = GB13_sload_path[14] $ !GB13L92;
GB13_sload_path[14] = DFFE(GB13_sload_path[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

GB13L13 = CARRY(GB13_sload_path[14] & !GB13L92);


--GB13_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

GB13_sload_path[13]_lut_out = GB13_sload_path[13] $ GB13L72;
GB13_sload_path[13] = DFFE(GB13_sload_path[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

GB13L92 = CARRY(!GB13L72 # !GB13_sload_path[13]);


--GB13_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

GB13_sload_path[12]_lut_out = GB13_sload_path[12] $ !GB13L52;
GB13_sload_path[12] = DFFE(GB13_sload_path[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB13L72 = CARRY(GB13_sload_path[12] & !GB13L52);


--GB13_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

GB13_sload_path[11]_lut_out = GB13_sload_path[11] $ GB13L32;
GB13_sload_path[11] = DFFE(GB13_sload_path[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB13L52 = CARRY(!GB13L32 # !GB13_sload_path[11]);


--GB13_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

GB13_sload_path[10]_lut_out = GB13_sload_path[10] $ !GB13L12;
GB13_sload_path[10] = DFFE(GB13_sload_path[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB13L32 = CARRY(GB13_sload_path[10] & !GB13L12);


--GB13_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

GB13_sload_path[9]_lut_out = GB13_sload_path[9] $ GB13L91;
GB13_sload_path[9] = DFFE(GB13_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB13L12 = CARRY(!GB13L91 # !GB13_sload_path[9]);


--GB13_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB13_sload_path[8]_lut_out = GB13_sload_path[8] $ !GB13L71;
GB13_sload_path[8] = DFFE(GB13_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB13L91 = CARRY(GB13_sload_path[8] & !GB13L71);


--GB13_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB13_sload_path[7]_lut_out = GB13_sload_path[7] $ GB13L51;
GB13_sload_path[7] = DFFE(GB13_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB13L71 = CARRY(!GB13L51 # !GB13_sload_path[7]);


--GB13_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB13_sload_path[6]_lut_out = GB13_sload_path[6] $ !GB13L31;
GB13_sload_path[6] = DFFE(GB13_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB13L51 = CARRY(GB13_sload_path[6] & !GB13L31);


--GB13_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB13_sload_path[5]_lut_out = GB13_sload_path[5] $ GB13L11;
GB13_sload_path[5] = DFFE(GB13_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB13L31 = CARRY(!GB13L11 # !GB13_sload_path[5]);


--GB13_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB13_sload_path[4]_lut_out = GB13_sload_path[4] $ !GB13L9;
GB13_sload_path[4] = DFFE(GB13_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB13L11 = CARRY(GB13_sload_path[4] & !GB13L9);


--GB13_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB13_sload_path[3]_lut_out = GB13_sload_path[3] $ GB13L7;
GB13_sload_path[3] = DFFE(GB13_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB13L9 = CARRY(!GB13L7 # !GB13_sload_path[3]);


--GB13_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB13_sload_path[2]_lut_out = GB13_sload_path[2] $ !GB13L5;
GB13_sload_path[2] = DFFE(GB13_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB13L7 = CARRY(GB13_sload_path[2] & !GB13L5);


--GB13_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB13_sload_path[1]_lut_out = GB13_sload_path[1] $ GB13L3;
GB13_sload_path[1] = DFFE(GB13_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB13L5 = CARRY(!GB13L3 # !GB13_sload_path[1]);


--GB13_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB13_sload_path[0]_lut_out = !GB13_sload_path[0];
GB13_sload_path[0] = DFFE(GB13_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--GB13L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB13L3 = CARRY(GB13_sload_path[0]);


--GB4_sload_path[7] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

GB4_sload_path[7]_lut_out = GB4_sload_path[7] $ GB4L51;
GB4_sload_path[7] = DFFE(GB4_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);


--GB4_sload_path[6] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB4_sload_path[6]_lut_out = GB4_sload_path[6] $ !GB4L31;
GB4_sload_path[6] = DFFE(GB4_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L51 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB4L51 = CARRY(GB4_sload_path[6] & !GB4L31);


--GB4_sload_path[5] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB4_sload_path[5]_lut_out = GB4_sload_path[5] $ GB4L11;
GB4_sload_path[5] = DFFE(GB4_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L31 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB4L31 = CARRY(!GB4L11 # !GB4_sload_path[5]);


--GB4_sload_path[4] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB4_sload_path[4]_lut_out = GB4_sload_path[4] $ !GB4L9;
GB4_sload_path[4] = DFFE(GB4_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L11 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB4L11 = CARRY(GB4_sload_path[4] & !GB4L9);


--GB4_sload_path[3] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB4_sload_path[3]_lut_out = GB4_sload_path[3] $ GB4L7;
GB4_sload_path[3] = DFFE(GB4_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L9 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB4L9 = CARRY(!GB4L7 # !GB4_sload_path[3]);


--GB4_sload_path[2] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB4_sload_path[2]_lut_out = GB4_sload_path[2] $ !GB4L5;
GB4_sload_path[2] = DFFE(GB4_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L7 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB4L7 = CARRY(GB4_sload_path[2] & !GB4L5);


--GB4_sload_path[1] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB4_sload_path[1]_lut_out = GB4_sload_path[1] $ GB4L3;
GB4_sload_path[1] = DFFE(GB4_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L5 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB4L5 = CARRY(!GB4L3 # !GB4_sload_path[1]);


--GB4_sload_path[0] is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB4_sload_path[0]_lut_out = !GB4_sload_path[0];
GB4_sload_path[0] = DFFE(GB4_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , ED1L3Q);

--GB4L3 is lpm_counter:ctrl_err_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB4L3 = CARRY(GB4_sload_path[0]);


--GB1_sload_path[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

GB1_sload_path[1]_lut_out = GB1_sload_path[1] $ GB1L3;
GB1_sload_path[1]_reg_input = !CB1_rst_divide & GB1_sload_path[1]_lut_out;
GB1_sload_path[1] = DFFE(GB1_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );


--GB1_sload_path[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB1_sload_path[0]_lut_out = !GB1_sload_path[0];
GB1_sload_path[0]_reg_input = !CB1_rst_divide & GB1_sload_path[0]_lut_out;
GB1_sload_path[0] = DFFE(GB1_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB1L3 = CARRY(GB1_sload_path[0]);


--GB2_sload_path[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

GB2_sload_path[1]_lut_out = GB2_sload_path[1] $ GB2L3;
GB2_sload_path[1]_reg_input = !CB2_rst_divide & GB2_sload_path[1]_lut_out;
GB2_sload_path[1] = DFFE(GB2_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );


--GB2_sload_path[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB2_sload_path[0]_lut_out = !GB2_sload_path[0];
GB2_sload_path[0]_reg_input = !CB2_rst_divide & GB2_sload_path[0]_lut_out;
GB2_sload_path[0] = DFFE(GB2_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB2L3 = CARRY(GB2_sload_path[0]);


--GB93_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

GB93_sload_path[47]_lut_out = GB93_sload_path[47] $ GB93L59;
GB93_sload_path[47] = DFFE(GB93_sload_path[47]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--GB93_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

GB93_sload_path[46]_lut_out = GB93_sload_path[46] $ !GB93L39;
GB93_sload_path[46] = DFFE(GB93_sload_path[46]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

GB93L59 = CARRY(GB93_sload_path[46] & !GB93L39);


--GB93_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

GB93_sload_path[45]_lut_out = GB93_sload_path[45] $ GB93L19;
GB93_sload_path[45] = DFFE(GB93_sload_path[45]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

GB93L39 = CARRY(!GB93L19 # !GB93_sload_path[45]);


--GB93_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

GB93_sload_path[44]_lut_out = GB93_sload_path[44] $ !GB93L98;
GB93_sload_path[44] = DFFE(GB93_sload_path[44]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

GB93L19 = CARRY(GB93_sload_path[44] & !GB93L98);


--GB93_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

GB93_sload_path[43]_lut_out = GB93_sload_path[43] $ GB93L78;
GB93_sload_path[43] = DFFE(GB93_sload_path[43]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

GB93L98 = CARRY(!GB93L78 # !GB93_sload_path[43]);


--GB93_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

GB93_sload_path[42]_lut_out = GB93_sload_path[42] $ !GB93L58;
GB93_sload_path[42] = DFFE(GB93_sload_path[42]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

GB93L78 = CARRY(GB93_sload_path[42] & !GB93L58);


--GB93_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

GB93_sload_path[41]_lut_out = GB93_sload_path[41] $ GB93L38;
GB93_sload_path[41] = DFFE(GB93_sload_path[41]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

GB93L58 = CARRY(!GB93L38 # !GB93_sload_path[41]);


--GB93_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

GB93_sload_path[40]_lut_out = GB93_sload_path[40] $ !GB93L18;
GB93_sload_path[40] = DFFE(GB93_sload_path[40]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

GB93L38 = CARRY(GB93_sload_path[40] & !GB93L18);


--GB93_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

GB93_sload_path[39]_lut_out = GB93_sload_path[39] $ GB93L97;
GB93_sload_path[39] = DFFE(GB93_sload_path[39]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

GB93L18 = CARRY(!GB93L97 # !GB93_sload_path[39]);


--GB93_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

GB93_sload_path[38]_lut_out = GB93_sload_path[38] $ !GB93L77;
GB93_sload_path[38] = DFFE(GB93_sload_path[38]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

GB93L97 = CARRY(GB93_sload_path[38] & !GB93L77);


--GB93_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

GB93_sload_path[37]_lut_out = GB93_sload_path[37] $ GB93L57;
GB93_sload_path[37] = DFFE(GB93_sload_path[37]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

GB93L77 = CARRY(!GB93L57 # !GB93_sload_path[37]);


--GB93_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

GB93_sload_path[36]_lut_out = GB93_sload_path[36] $ !GB93L37;
GB93_sload_path[36] = DFFE(GB93_sload_path[36]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

GB93L57 = CARRY(GB93_sload_path[36] & !GB93L37);


--GB93_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

GB93_sload_path[35]_lut_out = GB93_sload_path[35] $ GB93L17;
GB93_sload_path[35] = DFFE(GB93_sload_path[35]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

GB93L37 = CARRY(!GB93L17 # !GB93_sload_path[35]);


--GB93_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

GB93_sload_path[34]_lut_out = GB93_sload_path[34] $ !GB93L96;
GB93_sload_path[34] = DFFE(GB93_sload_path[34]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

GB93L17 = CARRY(GB93_sload_path[34] & !GB93L96);


--GB93_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

GB93_sload_path[33]_lut_out = GB93_sload_path[33] $ GB93L76;
GB93_sload_path[33] = DFFE(GB93_sload_path[33]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

GB93L96 = CARRY(!GB93L76 # !GB93_sload_path[33]);


--GB93_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

GB93_sload_path[32]_lut_out = GB93_sload_path[32] $ !GB93L56;
GB93_sload_path[32] = DFFE(GB93_sload_path[32]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

GB93L76 = CARRY(GB93_sload_path[32] & !GB93L56);


--GB93_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

GB93_sload_path[31]_lut_out = GB93_sload_path[31] $ GB93L36;
GB93_sload_path[31] = DFFE(GB93_sload_path[31]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

GB93L56 = CARRY(!GB93L36 # !GB93_sload_path[31]);


--GB93_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

GB93_sload_path[30]_lut_out = GB93_sload_path[30] $ !GB93L16;
GB93_sload_path[30] = DFFE(GB93_sload_path[30]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

GB93L36 = CARRY(GB93_sload_path[30] & !GB93L16);


--GB93_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

GB93_sload_path[29]_lut_out = GB93_sload_path[29] $ GB93L95;
GB93_sload_path[29] = DFFE(GB93_sload_path[29]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

GB93L16 = CARRY(!GB93L95 # !GB93_sload_path[29]);


--GB93_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

GB93_sload_path[28]_lut_out = GB93_sload_path[28] $ !GB93L75;
GB93_sload_path[28] = DFFE(GB93_sload_path[28]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

GB93L95 = CARRY(GB93_sload_path[28] & !GB93L75);


--GB93_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

GB93_sload_path[27]_lut_out = GB93_sload_path[27] $ GB93L55;
GB93_sload_path[27] = DFFE(GB93_sload_path[27]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

GB93L75 = CARRY(!GB93L55 # !GB93_sload_path[27]);


--GB93_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

GB93_sload_path[26]_lut_out = GB93_sload_path[26] $ !GB93L35;
GB93_sload_path[26] = DFFE(GB93_sload_path[26]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

GB93L55 = CARRY(GB93_sload_path[26] & !GB93L35);


--GB93_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

GB93_sload_path[25]_lut_out = GB93_sload_path[25] $ GB93L15;
GB93_sload_path[25] = DFFE(GB93_sload_path[25]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

GB93L35 = CARRY(!GB93L15 # !GB93_sload_path[25]);


--GB93_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

GB93_sload_path[24]_lut_out = GB93_sload_path[24] $ !GB93L94;
GB93_sload_path[24] = DFFE(GB93_sload_path[24]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

GB93L15 = CARRY(GB93_sload_path[24] & !GB93L94);


--GB93_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

GB93_sload_path[23]_lut_out = GB93_sload_path[23] $ GB93L74;
GB93_sload_path[23] = DFFE(GB93_sload_path[23]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

GB93L94 = CARRY(!GB93L74 # !GB93_sload_path[23]);


--GB93_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

GB93_sload_path[22]_lut_out = GB93_sload_path[22] $ !GB93L54;
GB93_sload_path[22] = DFFE(GB93_sload_path[22]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

GB93L74 = CARRY(GB93_sload_path[22] & !GB93L54);


--GB93_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

GB93_sload_path[21]_lut_out = GB93_sload_path[21] $ GB93L34;
GB93_sload_path[21] = DFFE(GB93_sload_path[21]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

GB93L54 = CARRY(!GB93L34 # !GB93_sload_path[21]);


--GB93_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

GB93_sload_path[20]_lut_out = GB93_sload_path[20] $ !GB93L14;
GB93_sload_path[20] = DFFE(GB93_sload_path[20]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

GB93L34 = CARRY(GB93_sload_path[20] & !GB93L14);


--GB93_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

GB93_sload_path[19]_lut_out = GB93_sload_path[19] $ GB93L93;
GB93_sload_path[19] = DFFE(GB93_sload_path[19]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

GB93L14 = CARRY(!GB93L93 # !GB93_sload_path[19]);


--GB93_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

GB93_sload_path[18]_lut_out = GB93_sload_path[18] $ !GB93L73;
GB93_sload_path[18] = DFFE(GB93_sload_path[18]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

GB93L93 = CARRY(GB93_sload_path[18] & !GB93L73);


--GB93_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

GB93_sload_path[17]_lut_out = GB93_sload_path[17] $ GB93L53;
GB93_sload_path[17] = DFFE(GB93_sload_path[17]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

GB93L73 = CARRY(!GB93L53 # !GB93_sload_path[17]);


--GB93_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

GB93_sload_path[16]_lut_out = GB93_sload_path[16] $ !GB93L33;
GB93_sload_path[16] = DFFE(GB93_sload_path[16]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

GB93L53 = CARRY(GB93_sload_path[16] & !GB93L33);


--GB93_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

GB93_sload_path[15]_lut_out = GB93_sload_path[15] $ GB93L13;
GB93_sload_path[15] = DFFE(GB93_sload_path[15]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

GB93L33 = CARRY(!GB93L13 # !GB93_sload_path[15]);


--GB93_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

GB93_sload_path[14]_lut_out = GB93_sload_path[14] $ !GB93L92;
GB93_sload_path[14] = DFFE(GB93_sload_path[14]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

GB93L13 = CARRY(GB93_sload_path[14] & !GB93L92);


--GB93_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

GB93_sload_path[13]_lut_out = GB93_sload_path[13] $ GB93L72;
GB93_sload_path[13] = DFFE(GB93_sload_path[13]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

GB93L92 = CARRY(!GB93L72 # !GB93_sload_path[13]);


--GB93_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

GB93_sload_path[12]_lut_out = GB93_sload_path[12] $ !GB93L52;
GB93_sload_path[12] = DFFE(GB93_sload_path[12]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB93L72 = CARRY(GB93_sload_path[12] & !GB93L52);


--GB93_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

GB93_sload_path[11]_lut_out = GB93_sload_path[11] $ GB93L32;
GB93_sload_path[11] = DFFE(GB93_sload_path[11]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB93L52 = CARRY(!GB93L32 # !GB93_sload_path[11]);


--GB93_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

GB93_sload_path[10]_lut_out = GB93_sload_path[10] $ !GB93L12;
GB93_sload_path[10] = DFFE(GB93_sload_path[10]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB93L32 = CARRY(GB93_sload_path[10] & !GB93L12);


--GB93_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

GB93_sload_path[9]_lut_out = GB93_sload_path[9] $ GB93L91;
GB93_sload_path[9] = DFFE(GB93_sload_path[9]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB93L12 = CARRY(!GB93L91 # !GB93_sload_path[9]);


--GB93_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB93_sload_path[8]_lut_out = GB93_sload_path[8] $ !GB93L71;
GB93_sload_path[8] = DFFE(GB93_sload_path[8]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB93L91 = CARRY(GB93_sload_path[8] & !GB93L71);


--GB93_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB93_sload_path[7]_lut_out = GB93_sload_path[7] $ GB93L51;
GB93_sload_path[7] = DFFE(GB93_sload_path[7]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB93L71 = CARRY(!GB93L51 # !GB93_sload_path[7]);


--GB93_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB93_sload_path[6]_lut_out = GB93_sload_path[6] $ !GB93L31;
GB93_sload_path[6] = DFFE(GB93_sload_path[6]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB93L51 = CARRY(GB93_sload_path[6] & !GB93L31);


--GB93_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB93_sload_path[5]_lut_out = GB93_sload_path[5] $ GB93L11;
GB93_sload_path[5] = DFFE(GB93_sload_path[5]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB93L31 = CARRY(!GB93L11 # !GB93_sload_path[5]);


--GB93_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB93_sload_path[4]_lut_out = GB93_sload_path[4] $ !GB93L9;
GB93_sload_path[4] = DFFE(GB93_sload_path[4]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB93L11 = CARRY(GB93_sload_path[4] & !GB93L9);


--GB93_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB93_sload_path[3]_lut_out = GB93_sload_path[3] $ GB93L7;
GB93_sload_path[3] = DFFE(GB93_sload_path[3]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB93L9 = CARRY(!GB93L7 # !GB93_sload_path[3]);


--GB93_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB93_sload_path[2]_lut_out = GB93_sload_path[2] $ !GB93L5;
GB93_sload_path[2] = DFFE(GB93_sload_path[2]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB93L7 = CARRY(GB93_sload_path[2] & !GB93L5);


--GB93_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB93_sload_path[1]_lut_out = GB93_sload_path[1] $ GB93L3;
GB93_sload_path[1] = DFFE(GB93_sload_path[1]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB93L5 = CARRY(!GB93L3 # !GB93_sload_path[1]);


--GB93_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB93_sload_path[0]_lut_out = !GB93_sload_path[0];
GB93_sload_path[0] = DFFE(GB93_sload_path[0]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--GB93L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB93L3 = CARRY(GB93_sload_path[0]);


--GB3_sload_path[1] is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

GB3_sload_path[1]_lut_out = GB3_sload_path[1] $ GB3L3;
GB3_sload_path[1] = DFFE(GB3_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--GB3_sload_path[0] is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB3_sload_path[0]_lut_out = !GB3_sload_path[0];
GB3_sload_path[0] = DFFE(GB3_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), , , );

--GB3L3 is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB3L3 = CARRY(GB3_sload_path[0]);


--GB83_sload_path[47] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

GB83_sload_path[47]_lut_out = GB83_sload_path[47] $ GB83L59;
GB83_sload_path[47] = DFFE(GB83_sload_path[47]_lut_out, GLOBAL(JE2_outclock1), , , );


--GB83_sload_path[46] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

GB83_sload_path[46]_lut_out = GB83_sload_path[46] $ !GB83L39;
GB83_sload_path[46] = DFFE(GB83_sload_path[46]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L59 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

GB83L59 = CARRY(GB83_sload_path[46] & !GB83L39);


--GB83_sload_path[45] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

GB83_sload_path[45]_lut_out = GB83_sload_path[45] $ GB83L19;
GB83_sload_path[45] = DFFE(GB83_sload_path[45]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L39 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

GB83L39 = CARRY(!GB83L19 # !GB83_sload_path[45]);


--GB83_sload_path[44] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

GB83_sload_path[44]_lut_out = GB83_sload_path[44] $ !GB83L98;
GB83_sload_path[44] = DFFE(GB83_sload_path[44]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L19 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

GB83L19 = CARRY(GB83_sload_path[44] & !GB83L98);


--GB83_sload_path[43] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

GB83_sload_path[43]_lut_out = GB83_sload_path[43] $ GB83L78;
GB83_sload_path[43] = DFFE(GB83_sload_path[43]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L98 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

GB83L98 = CARRY(!GB83L78 # !GB83_sload_path[43]);


--GB83_sload_path[42] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

GB83_sload_path[42]_lut_out = GB83_sload_path[42] $ !GB83L58;
GB83_sload_path[42] = DFFE(GB83_sload_path[42]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L78 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

GB83L78 = CARRY(GB83_sload_path[42] & !GB83L58);


--GB83_sload_path[41] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

GB83_sload_path[41]_lut_out = GB83_sload_path[41] $ GB83L38;
GB83_sload_path[41] = DFFE(GB83_sload_path[41]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L58 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

GB83L58 = CARRY(!GB83L38 # !GB83_sload_path[41]);


--GB83_sload_path[40] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

GB83_sload_path[40]_lut_out = GB83_sload_path[40] $ !GB83L18;
GB83_sload_path[40] = DFFE(GB83_sload_path[40]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L38 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

GB83L38 = CARRY(GB83_sload_path[40] & !GB83L18);


--GB83_sload_path[39] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

GB83_sload_path[39]_lut_out = GB83_sload_path[39] $ GB83L97;
GB83_sload_path[39] = DFFE(GB83_sload_path[39]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L18 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

GB83L18 = CARRY(!GB83L97 # !GB83_sload_path[39]);


--GB83_sload_path[38] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

GB83_sload_path[38]_lut_out = GB83_sload_path[38] $ !GB83L77;
GB83_sload_path[38] = DFFE(GB83_sload_path[38]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L97 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

GB83L97 = CARRY(GB83_sload_path[38] & !GB83L77);


--GB83_sload_path[37] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

GB83_sload_path[37]_lut_out = GB83_sload_path[37] $ GB83L57;
GB83_sload_path[37] = DFFE(GB83_sload_path[37]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L77 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

GB83L77 = CARRY(!GB83L57 # !GB83_sload_path[37]);


--GB83_sload_path[36] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

GB83_sload_path[36]_lut_out = GB83_sload_path[36] $ !GB83L37;
GB83_sload_path[36] = DFFE(GB83_sload_path[36]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L57 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

GB83L57 = CARRY(GB83_sload_path[36] & !GB83L37);


--GB83_sload_path[35] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

GB83_sload_path[35]_lut_out = GB83_sload_path[35] $ GB83L17;
GB83_sload_path[35] = DFFE(GB83_sload_path[35]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L37 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

GB83L37 = CARRY(!GB83L17 # !GB83_sload_path[35]);


--GB83_sload_path[34] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

GB83_sload_path[34]_lut_out = GB83_sload_path[34] $ !GB83L96;
GB83_sload_path[34] = DFFE(GB83_sload_path[34]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L17 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

GB83L17 = CARRY(GB83_sload_path[34] & !GB83L96);


--GB83_sload_path[33] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

GB83_sload_path[33]_lut_out = GB83_sload_path[33] $ GB83L76;
GB83_sload_path[33] = DFFE(GB83_sload_path[33]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L96 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

GB83L96 = CARRY(!GB83L76 # !GB83_sload_path[33]);


--GB83_sload_path[32] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

GB83_sload_path[32]_lut_out = GB83_sload_path[32] $ !GB83L56;
GB83_sload_path[32] = DFFE(GB83_sload_path[32]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L76 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

GB83L76 = CARRY(GB83_sload_path[32] & !GB83L56);


--GB83_sload_path[31] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

GB83_sload_path[31]_lut_out = GB83_sload_path[31] $ GB83L36;
GB83_sload_path[31] = DFFE(GB83_sload_path[31]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L56 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

GB83L56 = CARRY(!GB83L36 # !GB83_sload_path[31]);


--GB83_sload_path[30] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

GB83_sload_path[30]_lut_out = GB83_sload_path[30] $ !GB83L16;
GB83_sload_path[30] = DFFE(GB83_sload_path[30]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L36 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

GB83L36 = CARRY(GB83_sload_path[30] & !GB83L16);


--GB83_sload_path[29] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

GB83_sload_path[29]_lut_out = GB83_sload_path[29] $ GB83L95;
GB83_sload_path[29] = DFFE(GB83_sload_path[29]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L16 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

GB83L16 = CARRY(!GB83L95 # !GB83_sload_path[29]);


--GB83_sload_path[28] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

GB83_sload_path[28]_lut_out = GB83_sload_path[28] $ !GB83L75;
GB83_sload_path[28] = DFFE(GB83_sload_path[28]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L95 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

GB83L95 = CARRY(GB83_sload_path[28] & !GB83L75);


--GB83_sload_path[27] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

GB83_sload_path[27]_lut_out = GB83_sload_path[27] $ GB83L55;
GB83_sload_path[27] = DFFE(GB83_sload_path[27]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L75 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

GB83L75 = CARRY(!GB83L55 # !GB83_sload_path[27]);


--GB83_sload_path[26] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

GB83_sload_path[26]_lut_out = GB83_sload_path[26] $ !GB83L35;
GB83_sload_path[26] = DFFE(GB83_sload_path[26]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L55 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

GB83L55 = CARRY(GB83_sload_path[26] & !GB83L35);


--GB83_sload_path[25] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

GB83_sload_path[25]_lut_out = GB83_sload_path[25] $ GB83L15;
GB83_sload_path[25] = DFFE(GB83_sload_path[25]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L35 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

GB83L35 = CARRY(!GB83L15 # !GB83_sload_path[25]);


--GB83_sload_path[24] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

GB83_sload_path[24]_lut_out = GB83_sload_path[24] $ !GB83L94;
GB83_sload_path[24] = DFFE(GB83_sload_path[24]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L15 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

GB83L15 = CARRY(GB83_sload_path[24] & !GB83L94);


--GB83_sload_path[23] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

GB83_sload_path[23]_lut_out = GB83_sload_path[23] $ GB83L74;
GB83_sload_path[23] = DFFE(GB83_sload_path[23]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L94 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

GB83L94 = CARRY(!GB83L74 # !GB83_sload_path[23]);


--GB83_sload_path[22] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

GB83_sload_path[22]_lut_out = GB83_sload_path[22] $ !GB83L54;
GB83_sload_path[22] = DFFE(GB83_sload_path[22]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L74 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

GB83L74 = CARRY(GB83_sload_path[22] & !GB83L54);


--GB83_sload_path[21] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

GB83_sload_path[21]_lut_out = GB83_sload_path[21] $ GB83L34;
GB83_sload_path[21] = DFFE(GB83_sload_path[21]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L54 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

GB83L54 = CARRY(!GB83L34 # !GB83_sload_path[21]);


--GB83_sload_path[20] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

GB83_sload_path[20]_lut_out = GB83_sload_path[20] $ !GB83L14;
GB83_sload_path[20] = DFFE(GB83_sload_path[20]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L34 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

GB83L34 = CARRY(GB83_sload_path[20] & !GB83L14);


--GB83_sload_path[19] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

GB83_sload_path[19]_lut_out = GB83_sload_path[19] $ GB83L93;
GB83_sload_path[19] = DFFE(GB83_sload_path[19]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L14 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

GB83L14 = CARRY(!GB83L93 # !GB83_sload_path[19]);


--GB83_sload_path[18] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

GB83_sload_path[18]_lut_out = GB83_sload_path[18] $ !GB83L73;
GB83_sload_path[18] = DFFE(GB83_sload_path[18]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L93 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

GB83L93 = CARRY(GB83_sload_path[18] & !GB83L73);


--GB83_sload_path[17] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

GB83_sload_path[17]_lut_out = GB83_sload_path[17] $ GB83L53;
GB83_sload_path[17] = DFFE(GB83_sload_path[17]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L73 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

GB83L73 = CARRY(!GB83L53 # !GB83_sload_path[17]);


--GB83_sload_path[16] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

GB83_sload_path[16]_lut_out = GB83_sload_path[16] $ !GB83L33;
GB83_sload_path[16] = DFFE(GB83_sload_path[16]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L53 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

GB83L53 = CARRY(GB83_sload_path[16] & !GB83L33);


--GB83_sload_path[15] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

GB83_sload_path[15]_lut_out = GB83_sload_path[15] $ GB83L13;
GB83_sload_path[15] = DFFE(GB83_sload_path[15]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L33 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

GB83L33 = CARRY(!GB83L13 # !GB83_sload_path[15]);


--GB83_sload_path[14] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

GB83_sload_path[14]_lut_out = GB83_sload_path[14] $ !GB83L92;
GB83_sload_path[14] = DFFE(GB83_sload_path[14]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L13 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

GB83L13 = CARRY(GB83_sload_path[14] & !GB83L92);


--GB83_sload_path[13] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

GB83_sload_path[13]_lut_out = GB83_sload_path[13] $ GB83L72;
GB83_sload_path[13] = DFFE(GB83_sload_path[13]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L92 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

GB83L92 = CARRY(!GB83L72 # !GB83_sload_path[13]);


--GB83_sload_path[12] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

GB83_sload_path[12]_lut_out = GB83_sload_path[12] $ !GB83L52;
GB83_sload_path[12] = DFFE(GB83_sload_path[12]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L72 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB83L72 = CARRY(GB83_sload_path[12] & !GB83L52);


--GB83_sload_path[11] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

GB83_sload_path[11]_lut_out = GB83_sload_path[11] $ GB83L32;
GB83_sload_path[11] = DFFE(GB83_sload_path[11]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L52 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB83L52 = CARRY(!GB83L32 # !GB83_sload_path[11]);


--GB83_sload_path[10] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

GB83_sload_path[10]_lut_out = GB83_sload_path[10] $ !GB83L12;
GB83_sload_path[10] = DFFE(GB83_sload_path[10]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L32 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB83L32 = CARRY(GB83_sload_path[10] & !GB83L12);


--GB83_sload_path[9] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

GB83_sload_path[9]_lut_out = GB83_sload_path[9] $ GB83L91;
GB83_sload_path[9] = DFFE(GB83_sload_path[9]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L12 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB83L12 = CARRY(!GB83L91 # !GB83_sload_path[9]);


--GB83_sload_path[8] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB83_sload_path[8]_lut_out = GB83_sload_path[8] $ !GB83L71;
GB83_sload_path[8] = DFFE(GB83_sload_path[8]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L91 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB83L91 = CARRY(GB83_sload_path[8] & !GB83L71);


--GB83_sload_path[7] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB83_sload_path[7]_lut_out = GB83_sload_path[7] $ GB83L51;
GB83_sload_path[7] = DFFE(GB83_sload_path[7]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L71 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB83L71 = CARRY(!GB83L51 # !GB83_sload_path[7]);


--GB83_sload_path[6] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB83_sload_path[6]_lut_out = GB83_sload_path[6] $ !GB83L31;
GB83_sload_path[6] = DFFE(GB83_sload_path[6]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L51 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB83L51 = CARRY(GB83_sload_path[6] & !GB83L31);


--GB83_sload_path[5] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB83_sload_path[5]_lut_out = GB83_sload_path[5] $ GB83L11;
GB83_sload_path[5] = DFFE(GB83_sload_path[5]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L31 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB83L31 = CARRY(!GB83L11 # !GB83_sload_path[5]);


--GB83_sload_path[4] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB83_sload_path[4]_lut_out = GB83_sload_path[4] $ !GB83L9;
GB83_sload_path[4] = DFFE(GB83_sload_path[4]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L11 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB83L11 = CARRY(GB83_sload_path[4] & !GB83L9);


--GB83_sload_path[3] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB83_sload_path[3]_lut_out = GB83_sload_path[3] $ GB83L7;
GB83_sload_path[3] = DFFE(GB83_sload_path[3]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L9 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB83L9 = CARRY(!GB83L7 # !GB83_sload_path[3]);


--GB83_sload_path[2] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB83_sload_path[2]_lut_out = GB83_sload_path[2] $ !GB83L5;
GB83_sload_path[2] = DFFE(GB83_sload_path[2]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L7 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB83L7 = CARRY(GB83_sload_path[2] & !GB83L5);


--GB83_sload_path[1] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB83_sload_path[1]_lut_out = GB83_sload_path[1] $ GB83L3;
GB83_sload_path[1] = DFFE(GB83_sload_path[1]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L5 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB83L5 = CARRY(!GB83L3 # !GB83_sload_path[1]);


--GB83_sload_path[0] is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB83_sload_path[0]_lut_out = !GB83_sload_path[0];
GB83_sload_path[0] = DFFE(GB83_sload_path[0]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L3 is lpm_counter:n2931_rtl_351|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB83L3 = CARRY(GB83_sload_path[0]);


--SC01L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~272
--operation mode is arithmetic

SC01L12 = XB1_inst10[8] & (!SC01_lcarry[7] # !COM_AD_D[8]) # !XB1_inst10[8] & !COM_AD_D[8] & !SC01_lcarry[7];

--SC01_lcarry[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

SC01_lcarry[8] = CARRY(XB1_inst10[8] & (!SC01_lcarry[7] # !COM_AD_D[8]) # !XB1_inst10[8] & !COM_AD_D[8] & !SC01_lcarry[7]);


--SC01L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~273
--operation mode is arithmetic

SC01L91 = XB1_inst10[7] & (SC01_lcarry[6] # !COM_AD_D[7]) # !XB1_inst10[7] & !COM_AD_D[7] & SC01_lcarry[6];

--SC01_lcarry[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

SC01_lcarry[7] = CARRY(XB1_inst10[7] & COM_AD_D[7] & !SC01_lcarry[6] # !XB1_inst10[7] & (COM_AD_D[7] # !SC01_lcarry[6]));


--SC01L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~274
--operation mode is arithmetic

SC01L71 = XB1_inst10[6] & (!SC01_lcarry[5] # !COM_AD_D[6]) # !XB1_inst10[6] & !COM_AD_D[6] & !SC01_lcarry[5];

--SC01_lcarry[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

SC01_lcarry[6] = CARRY(XB1_inst10[6] & (!SC01_lcarry[5] # !COM_AD_D[6]) # !XB1_inst10[6] & !COM_AD_D[6] & !SC01_lcarry[5]);


--SC01L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~275
--operation mode is arithmetic

SC01L51 = XB1_inst10[5] & (SC01_lcarry[4] # !COM_AD_D[5]) # !XB1_inst10[5] & !COM_AD_D[5] & SC01_lcarry[4];

--SC01_lcarry[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

SC01_lcarry[5] = CARRY(XB1_inst10[5] & COM_AD_D[5] & !SC01_lcarry[4] # !XB1_inst10[5] & (COM_AD_D[5] # !SC01_lcarry[4]));


--ZC4L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

ZC4L01 = YC33_cs_buffer[2] # YC33_cs_buffer[1] # ZC4_or_node[0][2];

--ZC4_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

ZC4_or_node[0][3] = CARRY(!YC33_cs_buffer[2] & !YC33_cs_buffer[1] & !ZC4_or_node[0][2]);


--ZC3L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

ZC3L01 = YC42_cs_buffer[2] # YC42_cs_buffer[1] # ZC3_or_node[0][2];

--ZC3_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

ZC3_or_node[0][3] = CARRY(!YC42_cs_buffer[2] & !YC42_cs_buffer[1] & !ZC3_or_node[0][2]);


--SC01L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~276
--operation mode is arithmetic

SC01L31 = XB1_inst10[4] & (!SC01_lcarry[3] # !COM_AD_D[4]) # !XB1_inst10[4] & !COM_AD_D[4] & !SC01_lcarry[3];

--SC01_lcarry[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

SC01_lcarry[4] = CARRY(XB1_inst10[4] & (!SC01_lcarry[3] # !COM_AD_D[4]) # !XB1_inst10[4] & !COM_AD_D[4] & !SC01_lcarry[3]);


--ZC2L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

ZC2L01 = YC51_cs_buffer[2] # YC51_cs_buffer[1] # ZC2_or_node[0][2];

--ZC2_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

ZC2_or_node[0][3] = CARRY(!YC51_cs_buffer[2] & !YC51_cs_buffer[1] & !ZC2_or_node[0][2]);


--ZC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

ZC1L01 = YC6_cs_buffer[2] # YC6_cs_buffer[1] # ZC1_or_node[0][2];

--ZC1_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

ZC1_or_node[0][3] = CARRY(!YC6_cs_buffer[2] & !YC6_cs_buffer[1] & !ZC1_or_node[0][2]);


--ZC4L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

ZC4L8 = YC33_cs_buffer[0] # YC03_sout_node[4] # !ZC4_or_node[0][1];

--ZC4_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

ZC4_or_node[0][2] = CARRY(YC33_cs_buffer[0] # YC03_sout_node[4] # !ZC4_or_node[0][1]);


--ZC3L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

ZC3L8 = YC42_cs_buffer[0] # YC12_sout_node[4] # !ZC3_or_node[0][1];

--ZC3_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

ZC3_or_node[0][2] = CARRY(YC42_cs_buffer[0] # YC12_sout_node[4] # !ZC3_or_node[0][1]);


--SC01L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~277
--operation mode is arithmetic

SC01L11 = XB1_inst10[3] & (SC01_lcarry[2] # !COM_AD_D[3]) # !XB1_inst10[3] & !COM_AD_D[3] & SC01_lcarry[2];

--SC01_lcarry[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

SC01_lcarry[3] = CARRY(XB1_inst10[3] & COM_AD_D[3] & !SC01_lcarry[2] # !XB1_inst10[3] & (COM_AD_D[3] # !SC01_lcarry[2]));


--ZC2L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

ZC2L8 = YC51_cs_buffer[0] # YC21_sout_node[4] # !ZC2_or_node[0][1];

--ZC2_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

ZC2_or_node[0][2] = CARRY(YC51_cs_buffer[0] # YC21_sout_node[4] # !ZC2_or_node[0][1]);


--ZC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

ZC1L8 = YC6_cs_buffer[0] # YC3_sout_node[4] # !ZC1_or_node[0][1];

--ZC1_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

ZC1_or_node[0][2] = CARRY(YC6_cs_buffer[0] # YC3_sout_node[4] # !ZC1_or_node[0][1]);


--ZC4L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

ZC4L6 = YC03_sout_node[3] # YC03_sout_node[2] # ZC4_or_node[0][0];

--ZC4_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

ZC4_or_node[0][1] = CARRY(!YC03_sout_node[3] & !YC03_sout_node[2] & !ZC4_or_node[0][0]);


--ZC3L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

ZC3L6 = YC12_sout_node[3] # YC12_sout_node[2] # ZC3_or_node[0][0];

--ZC3_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

ZC3_or_node[0][1] = CARRY(!YC12_sout_node[3] & !YC12_sout_node[2] & !ZC3_or_node[0][0]);


--SC01L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~278
--operation mode is arithmetic

SC01L9 = XB1_inst10[2] & (!SC01_lcarry[1] # !COM_AD_D[2]) # !XB1_inst10[2] & !COM_AD_D[2] & !SC01_lcarry[1];

--SC01_lcarry[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

SC01_lcarry[2] = CARRY(XB1_inst10[2] & (!SC01_lcarry[1] # !COM_AD_D[2]) # !XB1_inst10[2] & !COM_AD_D[2] & !SC01_lcarry[1]);


--ZC2L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

ZC2L6 = YC21_sout_node[3] # YC21_sout_node[2] # ZC2_or_node[0][0];

--ZC2_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

ZC2_or_node[0][1] = CARRY(!YC21_sout_node[3] & !YC21_sout_node[2] & !ZC2_or_node[0][0]);


--ZC1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

ZC1L6 = YC3_sout_node[3] # YC3_sout_node[2] # ZC1_or_node[0][0];

--ZC1_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

ZC1_or_node[0][1] = CARRY(!YC3_sout_node[3] & !YC3_sout_node[2] & !ZC1_or_node[0][0]);


--ZC4L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

ZC4L4 = YC03_sout_node[1] # YC03_sout_node[0];

--ZC4_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

ZC4_or_node[0][0] = CARRY(YC03_sout_node[1] # YC03_sout_node[0]);


--ZC3L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

ZC3L4 = YC12_sout_node[1] # YC12_sout_node[0];

--ZC3_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

ZC3_or_node[0][0] = CARRY(YC12_sout_node[1] # YC12_sout_node[0]);


--SC01L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~279
--operation mode is arithmetic

SC01L7 = XB1_inst10[1] & (SC01_lcarry[0] # !COM_AD_D[1]) # !XB1_inst10[1] & !COM_AD_D[1] & SC01_lcarry[0];

--SC01_lcarry[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

SC01_lcarry[1] = CARRY(XB1_inst10[1] & COM_AD_D[1] & !SC01_lcarry[0] # !XB1_inst10[1] & (COM_AD_D[1] # !SC01_lcarry[0]));


--ZC2L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

ZC2L4 = YC21_sout_node[1] # YC21_sout_node[0];

--ZC2_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

ZC2_or_node[0][0] = CARRY(YC21_sout_node[1] # YC21_sout_node[0]);


--ZC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

ZC1L4 = YC3_sout_node[1] # YC3_sout_node[0];

--ZC1_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

ZC1_or_node[0][0] = CARRY(YC3_sout_node[1] # YC3_sout_node[0]);


--SC01L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~280
--operation mode is arithmetic

SC01L5 = XB1_inst10[0] & !COM_AD_D[0];

--SC01_lcarry[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

SC01_lcarry[0] = CARRY(XB1_inst10[0] & !COM_AD_D[0]);


--QE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0]
QE2_portadataout[0] = INPUT();


--QE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
QE1_portadataout[0] = INPUT();


--PE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
PE1_core = INPUT();

--PE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
PE1_MASTERHWRITE = INPUT();

--PE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
PE1_SLAVEHREADYO = INPUT();

--PE1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
PE1L77 = INPUT();

--PE1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
PE1L97 = INPUT();

--PE1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
PE1L87 = INPUT();

--PE1L821 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
PE1L821 = INPUT();

--PE1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
PE1L67 = INPUT();

--PE1L721 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
PE1L721 = INPUT();

--PE1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
PE1L221 = INPUT();

--PE1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
PE1L25 = INPUT();

--PE1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
PE1L15 = INPUT();

--PE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
PE1L92 = INPUT();

--PE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
PE1L43 = INPUT();

--PE1L351 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
PE1L351 = INPUT();

--PE1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
PE1L051 = INPUT();

--PE1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
PE1L151 = INPUT();

--PE1L551 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
PE1L551 = INPUT();

--PE1L451 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
PE1L451 = INPUT();

--PE1L251 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
PE1L251 = INPUT();

--PE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
PE1_MASTERHADDR[2] = INPUT();

--PE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
PE1_MASTERHADDR[3] = INPUT();

--PE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
PE1_MASTERHADDR[4] = INPUT();

--PE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
PE1_MASTERHADDR[5] = INPUT();

--PE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
PE1_MASTERHADDR[6] = INPUT();

--PE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
PE1_MASTERHADDR[7] = INPUT();

--PE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
PE1_MASTERHADDR[8] = INPUT();

--PE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
PE1_MASTERHADDR[9] = INPUT();

--PE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
PE1_MASTERHADDR[10] = INPUT();

--PE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
PE1_MASTERHADDR[12] = INPUT();

--PE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
PE1_MASTERHADDR[13] = INPUT();

--PE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
PE1_MASTERHADDR[14] = INPUT();

--PE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
PE1_MASTERHADDR[15] = INPUT();

--PE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
PE1_MASTERHADDR[18] = INPUT();

--PE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
PE1_MASTERHADDR[19] = INPUT();

--PE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
PE1_MASTERHTRANS[0] = INPUT();

--PE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
PE1_MASTERHTRANS[1] = INPUT();

--PE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
PE1_MASTERHSIZE[0] = INPUT();

--PE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
PE1_MASTERHSIZE[1] = INPUT();

--PE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
PE1_MASTERHBURST[0] = INPUT();

--PE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
PE1_MASTERHBURST[1] = INPUT();

--PE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
PE1_MASTERHBURST[2] = INPUT();

--PE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
PE1_MASTERHWDATA[0] = INPUT();

--PE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
PE1_MASTERHWDATA[1] = INPUT();

--PE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
PE1_MASTERHWDATA[2] = INPUT();

--PE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
PE1_MASTERHWDATA[3] = INPUT();

--PE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
PE1_MASTERHWDATA[4] = INPUT();

--PE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
PE1_MASTERHWDATA[5] = INPUT();

--PE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
PE1_MASTERHWDATA[6] = INPUT();

--PE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
PE1_MASTERHWDATA[7] = INPUT();

--PE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
PE1_MASTERHWDATA[8] = INPUT();

--PE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
PE1_MASTERHWDATA[9] = INPUT();

--PE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
PE1_MASTERHWDATA[10] = INPUT();

--PE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
PE1_MASTERHWDATA[11] = INPUT();

--PE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
PE1_MASTERHWDATA[12] = INPUT();

--PE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
PE1_MASTERHWDATA[13] = INPUT();

--PE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
PE1_MASTERHWDATA[14] = INPUT();

--PE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
PE1_MASTERHWDATA[15] = INPUT();

--PE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
PE1_MASTERHWDATA[16] = INPUT();

--PE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
PE1_MASTERHWDATA[17] = INPUT();

--PE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
PE1_MASTERHWDATA[18] = INPUT();

--PE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
PE1_MASTERHWDATA[19] = INPUT();

--PE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
PE1_MASTERHWDATA[20] = INPUT();

--PE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
PE1_MASTERHWDATA[21] = INPUT();

--PE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
PE1_MASTERHWDATA[22] = INPUT();

--PE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
PE1_MASTERHWDATA[23] = INPUT();

--PE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
PE1_MASTERHWDATA[24] = INPUT();

--PE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
PE1_MASTERHWDATA[25] = INPUT();

--PE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
PE1_MASTERHWDATA[26] = INPUT();

--PE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
PE1_MASTERHWDATA[27] = INPUT();

--PE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
PE1_MASTERHWDATA[28] = INPUT();

--PE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
PE1_MASTERHWDATA[29] = INPUT();

--PE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
PE1_MASTERHWDATA[30] = INPUT();

--PE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
PE1_MASTERHWDATA[31] = INPUT();

--PE1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
PE1L28 = INPUT();

--PE1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
PE1L38 = INPUT();

--PE1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
PE1L48 = INPUT();

--PE1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
PE1L58 = INPUT();

--PE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
PE1L16 = INPUT();

--PE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
PE1L26 = INPUT();

--PE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
PE1L36 = INPUT();

--PE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
PE1L46 = INPUT();

--PE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
PE1L56 = INPUT();

--PE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
PE1L66 = INPUT();

--PE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
PE1L76 = INPUT();

--PE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
PE1L86 = INPUT();

--PE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
PE1L96 = INPUT();

--PE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
PE1L07 = INPUT();

--PE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
PE1L17 = INPUT();

--PE1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
PE1L27 = INPUT();

--PE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
PE1L37 = INPUT();

--PE1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
PE1L47 = INPUT();

--PE1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
PE1L57 = INPUT();

--PE1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
PE1L08 = INPUT();

--PE1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
PE1L18 = INPUT();

--PE1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
PE1L09 = INPUT();

--PE1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
PE1L19 = INPUT();

--PE1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
PE1L29 = INPUT();

--PE1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
PE1L39 = INPUT();

--PE1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
PE1L49 = INPUT();

--PE1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
PE1L59 = INPUT();

--PE1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
PE1L69 = INPUT();

--PE1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
PE1L79 = INPUT();

--PE1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
PE1L89 = INPUT();

--PE1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
PE1L99 = INPUT();

--PE1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
PE1L001 = INPUT();

--PE1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
PE1L101 = INPUT();

--PE1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
PE1L201 = INPUT();

--PE1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
PE1L301 = INPUT();

--PE1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
PE1L401 = INPUT();

--PE1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
PE1L501 = INPUT();

--PE1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
PE1L601 = INPUT();

--PE1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
PE1L701 = INPUT();

--PE1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
PE1L801 = INPUT();

--PE1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
PE1L901 = INPUT();

--PE1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
PE1L011 = INPUT();

--PE1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
PE1L111 = INPUT();

--PE1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
PE1L211 = INPUT();

--PE1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
PE1L311 = INPUT();

--PE1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
PE1L411 = INPUT();

--PE1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
PE1L511 = INPUT();

--PE1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
PE1L611 = INPUT();

--PE1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
PE1L711 = INPUT();

--PE1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
PE1L811 = INPUT();

--PE1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
PE1L911 = INPUT();

--PE1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
PE1L021 = INPUT();

--PE1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
PE1L121 = INPUT();

--PE1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
PE1L321 = INPUT();

--PE1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
PE1L421 = INPUT();

--PE1L521 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
PE1L521 = INPUT();

--PE1L621 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
PE1L621 = INPUT();

--PE1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
PE1L68 = INPUT();

--PE1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
PE1L78 = INPUT();

--PE1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
PE1L88 = INPUT();

--PE1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
PE1L98 = INPUT();

--PE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
PE1L53 = INPUT();

--PE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
PE1L63 = INPUT();

--PE1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
PE1L73 = INPUT();

--PE1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
PE1L83 = INPUT();

--PE1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
PE1L93 = INPUT();

--PE1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
PE1L04 = INPUT();

--PE1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
PE1L14 = INPUT();

--PE1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
PE1L24 = INPUT();

--PE1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
PE1L34 = INPUT();

--PE1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
PE1L44 = INPUT();

--PE1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
PE1L54 = INPUT();

--PE1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
PE1L64 = INPUT();

--PE1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
PE1L74 = INPUT();

--PE1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
PE1L84 = INPUT();

--PE1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
PE1L94 = INPUT();

--PE1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
PE1L05 = INPUT();

--PE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
PE1L72 = INPUT();

--PE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
PE1L82 = INPUT();

--PE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
PE1L03 = INPUT();

--PE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
PE1L13 = INPUT();

--PE1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
PE1L23 = INPUT();

--PE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
PE1L33 = INPUT();

--PE1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
PE1L2 = INPUT();

--PE1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
PE1L3 = INPUT();

--PE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
PE1L4 = INPUT();

--PE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
PE1L5 = INPUT();

--PE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
PE1L6 = INPUT();

--PE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
PE1L7 = INPUT();

--PE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
PE1L8 = INPUT();

--PE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
PE1L9 = INPUT();

--PE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
PE1L01 = INPUT();

--PE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
PE1L11 = INPUT();

--PE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
PE1L21 = INPUT();

--PE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
PE1L31 = INPUT();

--PE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
PE1L41 = INPUT();

--PE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
PE1L51 = INPUT();

--PE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
PE1L61 = INPUT();

--PE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
PE1L71 = INPUT();

--PE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
PE1L81 = INPUT();

--PE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
PE1L91 = INPUT();

--PE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
PE1L02 = INPUT();

--PE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
PE1L12 = INPUT();

--PE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
PE1L22 = INPUT();

--PE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
PE1L32 = INPUT();

--PE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
PE1L42 = INPUT();

--PE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
PE1L52 = INPUT();

--PE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
PE1L62 = INPUT();


--PB1L11Q is dcom:dcom_inst|tcal_timer:tcal_timer|h_pulse~reg
--operation mode is normal

PB1L11Q_lut_out = PB1L1 # PB1L11Q & !PB1L2;
PB1L11Q = DFFE(PB1L11Q_lut_out, GLOBAL(JE1_outclock0), KB1L721Q, , );


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--SC31L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~8
--operation mode is normal

SC31L3 = !GB91_sload_path[3] & !GB91_sload_path[2];


--FD3_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

FD3_dffs[0]_lut_out = EE1L11Q # FD3_dffs[1];
FD3_dffs[0] = DFFE(FD3_dffs[0]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--ZD1L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[7]~930
--operation mode is normal

ZD1L7 = PB1L11Q # Y1_com_ctrl_local[3] & SC31L3 # !FD3_dffs[0];


--ZD1L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[7]~725
--operation mode is normal

ZD1L5 = Y1_com_ctrl_local[3] # !GB91_sload_path[2] & !GB91_sload_path[1] # !GB91_sload_path[3];


--PB1L21Q is dcom:dcom_inst|tcal_timer:tcal_timer|l_pulse~reg
--operation mode is normal

PB1L21Q_lut_out = KB1L521Q & (PB1L2 # PB1L21Q & !PB1L3) # !KB1L521Q & PB1L21Q & !PB1L3;
PB1L21Q = DFFE(PB1L21Q_lut_out, GLOBAL(JE1_outclock0), KB1L721Q, , );


--ZD1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[7]~739
--operation mode is normal

ZD1L6 = !PB1L21Q & (ZD1L7 # ZD1L5 & !GB91_sload_path[4]);


--ZD1L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[0]~909
--operation mode is normal

ZD1L3 = FD3_dffs[0] & !Y1_com_ctrl_local[3];


--ZD1L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_in~11
--operation mode is normal

ZD1L11 = !GB91_sload_path[4] & (!GB91_sload_path[2] & !GB91_sload_path[1] # !GB91_sload_path[3]);


--ZD1L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[6]~751
--operation mode is normal

ZD1L4 = !PB1L21Q & (PB1L11Q # ZD1L3 & ZD1L11);


--ZD1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[0]~899
--operation mode is normal

ZD1L1 = SC31L3 & (!GB91_sload_path[4] & !PB1L11Q # !PB1L21Q) # !SC31L3 & !GB91_sload_path[4] & !PB1L11Q;


--ZD1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[0]~904
--operation mode is normal

ZD1L2 = ZD1L3 & (ZD1L1 # PB1L21Q $ PB1L11Q) # !ZD1L3 & (PB1L21Q $ PB1L11Q);


--ZD1L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_den~17
--operation mode is normal

ZD1L9 = FD3_dffs[0] & Y1_com_ctrl_local[3] & !PB1L11Q & !PB1L21Q;


--ZD1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_den~7
--operation mode is normal

ZD1L8 = ZD1L9 & (!GB91_sload_path[3] & !GB91_sload_path[2] # !GB91_sload_path[4]);


--ZD1L01 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_in~10
--operation mode is normal

ZD1L01 = ZD1L11 & ZD1L9;


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

DB1_ATWDTrigger_sig_lut_out = DB1_launch_mode[0] # DB1_discFF & DB1_launch_mode[1];
DB1_ATWDTrigger_sig = DFFE(DB1_ATWDTrigger_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L171Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

BB1L171Q_lut_out = BB1L352Q # BB1L171Q & (!BB1L991 # !BB1L391);
BB1L171Q = DFFE(BB1L171Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L531Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

BB1L531Q_lut_out = BB1_counterclk_high # !BB1_cclk & !BB1_counterclk_low;
BB1L531Q = DFFE(BB1L531Q_lut_out, GLOBAL(JE2_outclock1), !V1L4Q, , );


--CB1L161Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

CB1L161Q_lut_out = CB1L461Q # CB1L161Q & !CB1L741;
CB1L161Q = DFFE(CB1L161Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L271Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

BB1L271Q_lut_out = BB1L271Q & (!BB1L491 # !BB1L391) # !BB1L012;
BB1L271Q = DFFE(BB1L271Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

BB1_channel[1]_lut_out = BB1_channel[1] & (BB1_reduce_or_156 # BB1L052Q & !BB1_channel[0]) # !BB1_channel[1] & BB1L052Q & BB1_channel[0];
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

BB1_channel[0]_lut_out = BB1_channel[0] & (BB1L552Q # !BB1L002) # !BB1_channel[0] & BB1L052Q;
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L371Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

BB1L371Q_lut_out = BB1L652Q # BB1L371Q & BB1_reduce_or_150;
BB1L371Q = DFFE(BB1L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L721Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

BB1L721Q_lut_out = BB1L052Q # BB1L721Q & BB1L902 # !BB1L012;
BB1L721Q = DFFE(BB1L721Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L631Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

BB1L631Q_lut_out = BB1L631Q & (BB1L802 # !BB1L891) # !BB1L402;
BB1L631Q = DFFE(BB1L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L731Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

BB1L731Q_lut_out = BB1L352Q # BB1L452Q # BB1L731Q & !BB1L991;
BB1L731Q = DFFE(BB1L731Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

DB2_ATWDTrigger_sig_lut_out = DB2_launch_mode[0] # DB2_discFF & DB2_launch_mode[1];
DB2_ATWDTrigger_sig = DFFE(DB2_ATWDTrigger_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L171Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

BB2L171Q_lut_out = BB2L152Q # BB2L171Q & (!BB2L991 # !BB2L391);
BB2L171Q = DFFE(BB2L171Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L531Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

BB2L531Q_lut_out = BB2_counterclk_high # !BB2_cclk & !BB2_counterclk_low;
BB2L531Q = DFFE(BB2L531Q_lut_out, GLOBAL(JE2_outclock1), !V1L4Q, , );


--CB2L161Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

CB2L161Q_lut_out = CB2L461Q # CB2L161Q & !CB2L741;
CB2L161Q = DFFE(CB2L161Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L271Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

BB2L271Q_lut_out = BB2L271Q & (!BB2L491 # !BB2L391) # !BB2L012;
BB2L271Q = DFFE(BB2L271Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

BB2_channel[1]_lut_out = BB2_channel[1] & (BB2_reduce_or_156 # BB2L942Q & !BB2_channel[0]) # !BB2_channel[1] & BB2L942Q & BB2_channel[0];
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (BB2L352Q # !BB2L002) # !BB2_channel[0] & BB2L942Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L371Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

BB2L371Q_lut_out = BB2L452Q # BB2L371Q & BB2_reduce_or_150;
BB2L371Q = DFFE(BB2L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L721Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

BB2L721Q_lut_out = BB2L942Q # BB2L721Q & BB2L902 # !BB2L012;
BB2L721Q = DFFE(BB2L721Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L631Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

BB2L631Q_lut_out = BB2L631Q & (BB2L802 # !BB2L891) # !BB2L402;
BB2L631Q = DFFE(BB2L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L731Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

BB2L731Q_lut_out = BB2L152Q # BB2L252Q # BB2L731Q & !BB2L991;
BB2L731Q = DFFE(BB2L731Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--P1L07Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0
--operation mode is normal

P1L07Q_lut_out = !P1_MultiSPE1;
P1L07Q = DFFE(P1L07Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--P1L19Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0
--operation mode is normal

P1L19Q_lut_out = !P1_OneSPE1;
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1L23Q is r2r:inst_r2r|R2BUS[6]~reg0
--operation mode is normal

U1L23Q_lut_out = !U1_cnt[6];
U1L23Q = DFFE(U1L23Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L13Q is r2r:inst_r2r|R2BUS[5]~reg0
--operation mode is normal

U1L13Q_lut_out = U1_cnt[5];
U1L13Q = DFFE(U1L13Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L03Q is r2r:inst_r2r|R2BUS[4]~reg0
--operation mode is normal

U1L03Q_lut_out = U1_cnt[4];
U1L03Q = DFFE(U1L03Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L92Q is r2r:inst_r2r|R2BUS[3]~reg0
--operation mode is normal

U1L92Q_lut_out = U1_cnt[3];
U1L92Q = DFFE(U1L92Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L82Q is r2r:inst_r2r|R2BUS[2]~reg0
--operation mode is normal

U1L82Q_lut_out = U1_cnt[2];
U1L82Q = DFFE(U1L82Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L72Q is r2r:inst_r2r|R2BUS[1]~reg0
--operation mode is normal

U1L72Q_lut_out = U1_cnt[1];
U1L72Q = DFFE(U1L72Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L62Q is r2r:inst_r2r|R2BUS[0]~reg0
--operation mode is normal

U1L62Q_lut_out = U1_cnt[0];
U1L62Q = DFFE(U1L62Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--W1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0
--operation mode is normal

W1L8Q_lut_out = W1_LEDdelay[3];
W1L8Q = DFFE(W1L8Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

Y1_command_2_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

Y1_command_2_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--KB1L221Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sys_res~reg
--operation mode is normal

KB1L221Q_lut_out = KB1L221Q # KB1L78Q & FD1_dffs[2] & TB1L6;
KB1L221Q = DFFE(KB1L221Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--FD1_dffs[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

FD1_dffs[7]_lut_out = ED1L21Q;
FD1_dffs[7] = DFFE(FD1_dffs[7]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--WD1L01Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|ctrl_sent~reg
--operation mode is normal

WD1L01Q_lut_out = WD1L1 # WD1L2 # KB1L06Q & WD1L6;
WD1L01Q = DFFE(WD1L01Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GC1L11Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena~reg
--operation mode is normal

GC1L11Q_lut_out = GC1L01 # UB1_max_level & !ED1L5Q & !GC1L71Q;
GC1L11Q = DFFE(GC1L11Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--PB1L31Q is dcom:dcom_inst|tcal_timer:tcal_timer|pulse_sent~reg
--operation mode is normal

PB1L31Q_lut_out = KB1L521Q & PB1L3;
PB1L31Q = DFFE(PB1L31Q_lut_out, GLOBAL(JE1_outclock0), KB1L721Q, , );


--GD1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg
--operation mode is normal

GD1L3Q_lut_out = GD1L7Q & !SC01_agb_out;
GD1L3Q = DFFE(GD1L3Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--ED1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cstb~reg
--operation mode is normal

ED1L4Q_lut_out = ED1L61Q & ED1L2 & FD1_dffs[7] & !AD1_54;
ED1L4Q = DFFE(ED1L4Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--FD1_dffs[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

FD1_dffs[0]_lut_out = FD1_dffs[1];
FD1_dffs[0] = DFFE(FD1_dffs[0]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--KB1L54Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~reg
--operation mode is normal

KB1L54Q_lut_out = !KB1L44 & (!KB1L24 & !TB1L52 # !KB1L78Q);
KB1L54Q = DFFE(KB1L54Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--TB1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|bfstat_rcvd~46
--operation mode is normal

TB1L4 = ED1L4Q & !KB1L54Q & (FD1_dffs[0] $ A_nB);


--FD1_dffs[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

FD1_dffs[5]_lut_out = FD1_dffs[6];
FD1_dffs[5] = DFFE(FD1_dffs[5]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--FD1_dffs[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

FD1_dffs[4]_lut_out = FD1_dffs[5];
FD1_dffs[4] = DFFE(FD1_dffs[4]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--TB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|bfstat_rcvd~47
--operation mode is normal

TB1L5 = TB1L4 & FD1_dffs[5] & FD1_dffs[4];


--FD1_dffs[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

FD1_dffs[3]_lut_out = FD1_dffs[4];
FD1_dffs[3] = DFFE(FD1_dffs[3]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--FD1_dffs[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

FD1_dffs[2]_lut_out = FD1_dffs[3];
FD1_dffs[2] = DFFE(FD1_dffs[2]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--TB1L72 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|tcal_rcvd~26
--operation mode is normal

TB1L72 = TB1L5 & FD1_dffs[3] & !FD1_dffs[2];


--B1L4Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L4Q_lut_out = !B1L63 & (B1L64Q # !B1L43 & B1_reduce_nor_4);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--NE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0
--operation mode is normal

NE1L1 = QE2_portadataout[0] & QE1_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

G1L1Q_lut_out = R1L401Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

G1L2Q_lut_out = R1L501Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

G1L3Q_lut_out = R1L601Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

G1L4Q_lut_out = R1L701Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

G1L5Q_lut_out = R1L801Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

G1L6Q_lut_out = R1L901Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

G1L7Q_lut_out = R1L011Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

G1L8Q_lut_out = R1L111Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

G1L9Q_lut_out = R1L211Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

G1L01Q_lut_out = R1L311Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

G1L11Q_lut_out = R1L411Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

G1L21Q_lut_out = R1L511Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

G1L31Q_lut_out = R1L611Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

G1L41Q_lut_out = R1L711Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

G1L51Q_lut_out = R1L811Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

G1L61Q_lut_out = R1L911Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

G1L71Q_lut_out = R1L021Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

G1L81Q_lut_out = R1L121Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

G1L91Q_lut_out = R1L221Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

G1L02Q_lut_out = R1L321Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

G1L12Q_lut_out = R1L421Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

G1L22Q_lut_out = R1L521Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

G1L32Q_lut_out = R1L621Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

G1L42Q_lut_out = R1L721Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

G1L52Q_lut_out = R1L821Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

G1L62Q_lut_out = R1L921Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

G1L72Q_lut_out = R1L031Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

G1L82Q_lut_out = R1L131Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

G1L92Q_lut_out = R1L231Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

G1L03Q_lut_out = R1L331Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

G1L13Q_lut_out = R1L431Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

G1L23Q_lut_out = R1L531Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L065Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

Y1L065Q_lut_out = A1L563 # ME1_q[0] & !B1L22Q & !B1L12Q;
Y1L065Q = DFFE(Y1L065Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L165Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

Y1L165Q_lut_out = A1L663 # ME1_q[1] & !B1L22Q & !B1L12Q;
Y1L165Q = DFFE(Y1L165Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L265Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

Y1L265Q_lut_out = A1L763 # ME1_q[2] & !B1L22Q & !B1L12Q;
Y1L265Q = DFFE(Y1L265Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L365Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

Y1L365Q_lut_out = A1L863 # ME1_q[3] & !B1L22Q & !B1L12Q;
Y1L365Q = DFFE(Y1L365Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L465Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

Y1L465Q_lut_out = A1L963 # ME1_q[4] & !B1L22Q & !B1L12Q;
Y1L465Q = DFFE(Y1L465Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L565Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

Y1L565Q_lut_out = A1L073 # ME1_q[5] & !B1L22Q & !B1L12Q;
Y1L565Q = DFFE(Y1L565Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L665Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

Y1L665Q_lut_out = A1L173 # ME1_q[6] & !B1L22Q & !B1L12Q;
Y1L665Q = DFFE(Y1L665Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L765Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

Y1L765Q_lut_out = A1L273 # ME1_q[7] & !B1L22Q & !B1L12Q;
Y1L765Q = DFFE(Y1L765Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L865Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

Y1L865Q_lut_out = A1L473 # ME1_q[8] & !B1L22Q & !B1L12Q;
Y1L865Q = DFFE(Y1L865Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L965Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

Y1L965Q_lut_out = A1L573 # ME1_q[9] & !B1L22Q & !B1L12Q;
Y1L965Q = DFFE(Y1L965Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L075Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

Y1L075Q_lut_out = A1L673 # ME1_q[10] & !B1L22Q & !B1L12Q;
Y1L075Q = DFFE(Y1L075Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L175Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

Y1L175Q_lut_out = A1L773 # ME1_q[11] & !B1L22Q & !B1L12Q;
Y1L175Q = DFFE(Y1L175Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L275Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

Y1L275Q_lut_out = A1L873 # ME1_q[12] & !B1L22Q & !B1L12Q;
Y1L275Q = DFFE(Y1L275Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L375Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

Y1L375Q_lut_out = A1L973 # ME1_q[13] & !B1L22Q & !B1L12Q;
Y1L375Q = DFFE(Y1L375Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L475Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

Y1L475Q_lut_out = A1L083 # ME1_q[14] & !B1L22Q & !B1L12Q;
Y1L475Q = DFFE(Y1L475Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L575Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

Y1L575Q_lut_out = A1L183 # ME1_q[15] & !B1L22Q & !B1L12Q;
Y1L575Q = DFFE(Y1L575Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L675Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

Y1L675Q_lut_out = Y1L372 & (Y1L772 # Y1L853 & !B1L8Q);
Y1L675Q = DFFE(Y1L675Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L775Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

Y1L775Q_lut_out = Y1L372 & (Y1L872 # Y1L453 & !B1L8Q);
Y1L775Q = DFFE(Y1L775Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L875Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

Y1L875Q_lut_out = Y1L372 & (A1L462 # Y1L053 & !B1L8Q);
Y1L875Q = DFFE(Y1L875Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L975Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

Y1L975Q_lut_out = Y1L372 & (A1L462 # Y1L643 & !B1L8Q);
Y1L975Q = DFFE(Y1L975Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L085Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

Y1L085Q_lut_out = Y1L372 & (Y1L972 # Y1L243 & !B1L8Q);
Y1L085Q = DFFE(Y1L085Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L185Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

Y1L185Q_lut_out = Y1L372 & (A1L462 # Y1L833 & !B1L8Q);
Y1L185Q = DFFE(Y1L185Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L285Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

Y1L285Q_lut_out = Y1L372 & (A1L462 # Y1L433 & !B1L8Q);
Y1L285Q = DFFE(Y1L285Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L385Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

Y1L385Q_lut_out = Y1L372 & (A1L462 # Y1L033 & !B1L8Q);
Y1L385Q = DFFE(Y1L385Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L485Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

Y1L485Q_lut_out = Y1L372 & (Y1L182 # Y1L623 & !B1L8Q);
Y1L485Q = DFFE(Y1L485Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L585Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

Y1L585Q_lut_out = Y1L372 & (Y1L282 # Y1L223 & !B1L8Q);
Y1L585Q = DFFE(Y1L585Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L685Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

Y1L685Q_lut_out = Y1L372 & (Y1L382 # Y1L813 & !B1L8Q);
Y1L685Q = DFFE(Y1L685Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L785Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

Y1L785Q_lut_out = Y1L372 & (Y1L482 # Y1L413 & !B1L8Q);
Y1L785Q = DFFE(Y1L785Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L885Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

Y1L885Q_lut_out = Y1L372 & (Y1L682 # Y1L013 & !B1L8Q);
Y1L885Q = DFFE(Y1L885Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L985Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

Y1L985Q_lut_out = Y1L372 & (Y1L782 # Y1L603 & !B1L8Q);
Y1L985Q = DFFE(Y1L985Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L095Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

Y1L095Q_lut_out = Y1L372 & (Y1L882 # Y1L203 & !B1L8Q);
Y1L095Q = DFFE(Y1L095Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L195Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

Y1L195Q_lut_out = Y1L372 & (Y1L982 # Y1L892 & !B1L8Q);
Y1L195Q = DFFE(Y1L195Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--PB1L7 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~38
--operation mode is normal

PB1L7 = !GB92_sload_path[13] & !GB92_sload_path[12] & !GB92_sload_path[14] & !GB92_sload_path[11];


--PB1L8 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~42
--operation mode is normal

PB1L8 = GB92_sload_path[8] & !GB92_sload_path[10] & !GB92_sload_path[9] & !GB92_sload_path[7];


--PB1L9 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~59
--operation mode is normal

PB1L9 = PB1L7 & PB1L8 & !GB92_sload_path[0];


--PB1L5 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~10
--operation mode is normal

PB1L5 = PB1L9 & GB92_sload_path[5] & GB92_sload_path[3] & !GB92_sload_path[6];


--PB1L6 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~11
--operation mode is normal

PB1L6 = PB1L5 & GB92_sload_path[2] & !GB92_sload_path[4];


--KB1L521Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_psnd~reg
--operation mode is normal

KB1L521Q_lut_out = PB1L01Q & (KB1L29Q # KB1L521Q & !PB1L31Q) # !PB1L01Q & KB1L521Q & !PB1L31Q;
KB1L521Q = DFFE(KB1L521Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--PB1L1 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~35
--operation mode is normal

PB1L1 = PB1L6 & KB1L521Q & GB92_sload_path[1];


--PB1L2 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~36
--operation mode is normal

PB1L2 = PB1L5 & GB92_sload_path[4] & !GB92_sload_path[2] & !GB92_sload_path[1];


--KB1L721Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|timer_clrn~reg
--operation mode is normal

KB1L721Q_lut_out = KB1L29Q # KB1L621 # !KB1L05;
KB1L721Q = DFFE(KB1L721Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--V1L4Q is roc:inst_ROC|RST~reg0
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L42Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L42Q_lut_out = B1L34 # B1L42Q & (B1L05Q # !B1L44);
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L71Q_lut_out = PE1_MASTERHADDR[12] & (B1L04 # B1L71Q & !B1L44) # !PE1_MASTERHADDR[12] & B1L71Q & !B1L44;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L91Q_lut_out = PE1_MASTERHADDR[14] & (B1L04 # B1L91Q & !B1L44) # !PE1_MASTERHADDR[14] & B1L91Q & !B1L44;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L02Q_lut_out = PE1_MASTERHADDR[15] & (B1L04 # B1L02Q & !B1L44) # !PE1_MASTERHADDR[15] & B1L02Q & !B1L44;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L81Q_lut_out = PE1_MASTERHADDR[13] & (B1L04 # B1L81Q & !B1L44) # !PE1_MASTERHADDR[13] & B1L81Q & !B1L44;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L955 is slaveregister:slaveregister_inst|Mux_815~22
--operation mode is normal

Y1L955 = B1L71Q & !B1L91Q & !B1L02Q & !B1L81Q;


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L8Q_lut_out = PE1_MASTERHADDR[2] & (B1L04 # B1L8Q & !B1L44) # !PE1_MASTERHADDR[2] & B1L8Q & !B1L44;
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L9 is slaveregister:slaveregister_inst|com_ctrl_local[3]~100
--operation mode is normal

Y1L9 = B1L42Q & Y1L955 & !B1L8Q;


--B1L32Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L32Q_lut_out = B1L93 # B1L05Q # PE1_MASTERHTRANS[1] & B1L84Q;
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L22Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L22Q_lut_out = PE1_MASTERHADDR[19] & (B1L04 # B1L22Q & !B1L44) # !PE1_MASTERHADDR[19] & B1L22Q & !B1L44;
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L12Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L12Q_lut_out = PE1_MASTERHADDR[18] & (B1L04 # B1L12Q & !B1L44) # !PE1_MASTERHADDR[18] & B1L12Q & !B1L44;
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L7 is slaveregister:slaveregister_inst|com_ctrl_local[3]~96
--operation mode is normal

Y1L7 = Y1L9 & B1L32Q & B1L22Q & !B1L12Q;


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L21Q_lut_out = PE1_MASTERHADDR[6] & (B1L04 # B1L21Q & !B1L44) # !PE1_MASTERHADDR[6] & B1L21Q & !B1L44;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L9Q_lut_out = PE1_MASTERHADDR[3] & (B1L04 # B1L9Q & !B1L44) # !PE1_MASTERHADDR[3] & B1L9Q & !B1L44;
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L8 is slaveregister:slaveregister_inst|com_ctrl_local[3]~99
--operation mode is normal

Y1L8 = !B1L21Q & !B1L9Q;


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L11Q_lut_out = PE1_MASTERHADDR[5] & (B1L04 # B1L11Q & !B1L44) # !PE1_MASTERHADDR[5] & B1L11Q & !B1L44;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L01Q_lut_out = PE1_MASTERHADDR[4] & (B1L04 # B1L01Q & !B1L44) # !PE1_MASTERHADDR[4] & B1L01Q & !B1L44;
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L6 is slaveregister:slaveregister_inst|com_ctrl_local[3]~32
--operation mode is normal

Y1L6 = Y1L7 & Y1L8 & B1L11Q & B1L01Q;


--EE1L9Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshclr~reg
--operation mode is normal

EE1L9Q_lut_out = !EE1L2Q & EE1L8Q & (WD1L22Q # !EE1L1);
EE1L9Q = DFFE(EE1L9Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L11Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshld~reg
--operation mode is normal

EE1L11Q_lut_out = EE1L3Q # WD1L22Q & GB02L11 & EE1L5Q;
EE1L11Q = DFFE(EE1L11Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--FD3_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

FD3_dffs[1]_lut_out = UC32L3 & (FD3_dffs[2] # EE1L11Q) # !UC32L3 & FD3_dffs[2] & !EE1L11Q;
FD3_dffs[1] = DFFE(FD3_dffs[1]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--EE1L01Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshen~reg
--operation mode is normal

EE1L01Q_lut_out = EE1L4Q & EE1_txcteq18 # !EE1L21;
EE1L01Q = DFFE(EE1L01Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--PB1L4 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~235
--operation mode is normal

PB1L4 = GB92_sload_path[6] & GB92_sload_path[1] & !GB92_sload_path[4] & !GB92_sload_path[2];


--PB1L3 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~63
--operation mode is normal

PB1L3 = PB1L9 & PB1L4 & !GB92_sload_path[5] & !GB92_sload_path[3];


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

DB1_launch_mode[0]_lut_out = DB1_set_sig & !BB1L602Q;
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, OneSPE, !H1L1, , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L602Q & (DB1_set_sig # !BB1L821Q & DB1_enable_disc_sig);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|state~15
--operation mode is normal

BB1L352Q_lut_out = BB1L352Q & (BB1L742Q & !BB1_reduce_nor_45 # !CB1L631Q) # !BB1L352Q & BB1L742Q & !BB1_reduce_nor_45;
BB1L352Q = DFFE(BB1L352Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L842Q is atwd:atwd0|atwd_control:inst_atwd_control|state~10
--operation mode is normal

BB1L842Q_lut_out = BB1L252Q # BB1L152Q # BB1L842Q & !DB1_ATWDTrigger_sig;
BB1L842Q = DFFE(BB1L842Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L052Q is atwd:atwd0|atwd_control:inst_atwd_control|state~12
--operation mode is normal

BB1L052Q_lut_out = BB1L452Q & (!BB1_channel[0] # !BB1_channel[1]);
BB1L052Q = DFFE(BB1L052Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~17
--operation mode is normal

BB1L552Q_lut_out = BB1L552Q & (DB1_TriggerComplete_in_sync # BB1L452Q & BB1L702) # !BB1L552Q & BB1L452Q & BB1L702;
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

BB1L391 = !BB1L842Q & !BB1L052Q & !BB1L552Q;


--BB1L252Q is atwd:atwd0|atwd_control:inst_atwd_control|state~14
--operation mode is normal

BB1L252Q_lut_out = !BB1L642Q;
BB1L252Q = DFFE(BB1L252Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L152Q is atwd:atwd0|atwd_control:inst_atwd_control|state~13
--operation mode is normal

BB1L152Q_lut_out = BB1L552Q & !DB1_TriggerComplete_in_sync;
BB1L152Q = DFFE(BB1L152Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~18
--operation mode is normal

BB1L652Q_lut_out = BB1L942Q # BB1L652Q & BB1_reduce_nor_29;
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~19
--operation mode is normal

BB1L752Q_lut_out = DB1_ATWDTrigger_sig & (BB1L842Q # BB1L752Q & !DB1_TriggerComplete_in_sync) # !DB1_ATWDTrigger_sig & BB1L752Q & !DB1_TriggerComplete_in_sync;
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

BB1L291 = !BB1L252Q & !BB1L152Q & !BB1L652Q & !BB1L752Q;


--BB1L742Q is atwd:atwd0|atwd_control:inst_atwd_control|state~9
--operation mode is normal

BB1L742Q_lut_out = BB1L742Q & (BB1_reduce_nor_45 # BB1L652Q & !BB1_reduce_nor_29) # !BB1L742Q & BB1L652Q & !BB1_reduce_nor_29;
BB1L742Q = DFFE(BB1L742Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L942Q is atwd:atwd0|atwd_control:inst_atwd_control|state~11
--operation mode is normal

BB1L942Q_lut_out = BB1L052Q # BB1L752Q & DB1_TriggerComplete_in_sync;
BB1L942Q = DFFE(BB1L942Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~1
--operation mode is normal

BB1L991 = BB1L291 & !BB1L742Q & !BB1L942Q;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L352Q # BB1_counterclk_high & (!BB1L291 # !BB1L202);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_cclk & !BB1_counterclk_low;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(JE2_outclock1), , , !V1L4Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L112 # BB1_counterclk_low & (!BB1L291 # !BB1L202);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L461Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

CB1L461Q_lut_out = GB1_sload_path[1] & CB1L361Q;
CB1L461Q = DFFE(CB1L461Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L561Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

CB1L561Q_lut_out = CB1L461Q # CB1L561Q & GB1_sload_path[1];
CB1L561Q = DFFE(CB1L561Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L761Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

CB1L761Q_lut_out = CB1L661Q;
CB1L761Q = DFFE(CB1L761Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L861Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

CB1L861Q_lut_out = CB1L761Q;
CB1L861Q = DFFE(CB1L861Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~0
--operation mode is normal

CB1L741 = !CB1L561Q & !CB1L761Q & !CB1L861Q;


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

BB1L491 = BB1L291 & !BB1L942Q;


--BB1L642Q is atwd:atwd0|atwd_control:inst_atwd_control|state~8
--operation mode is normal

BB1L642Q_lut_out = VCC;
BB1L642Q = DFFE(BB1L642Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~16
--operation mode is normal

BB1L452Q_lut_out = BB1L352Q & CB1L631Q;
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~25
--operation mode is normal

BB1L012 = BB1L642Q & !BB1L352Q & !BB1L452Q;


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

BB1L891 = !BB1L352Q & !BB1L452Q;


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

BB1L002 = BB1L891 & BB1L291 & !BB1L742Q & !BB1L942Q;


--BB1_reduce_or_156 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156
--operation mode is normal

BB1_reduce_or_156 = BB1L552Q # !BB1L002;


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150~0
--operation mode is normal

BB1L691 = BB1L891 & !BB1L742Q & !BB1L252Q & !BB1L152Q;


--BB1_reduce_or_150 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150
--operation mode is normal

BB1_reduce_or_150 = BB1L842Q # BB1L942Q # BB1L752Q # !BB1L691;


--BB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~10
--operation mode is normal

BB1L902 = BB1L842Q # BB1L552Q # BB1L742Q # !BB1L291;


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|Select_145_rtl_53~41
--operation mode is normal

BB1L802 = BB1L942Q # BB1L152Q # BB1L652Q # BB1L752Q;


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

BB1L402 = BB1L642Q & !BB1L842Q & !BB1L052Q & !BB1L552Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

DB2_launch_mode[0]_lut_out = DB2_set_sig & !BB2L602Q;
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, OneSPE, !H1L8, , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L602Q & (DB2_set_sig # !BB2L821Q & DB2_enable_disc_sig);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L152Q is atwd:atwd1|atwd_control:inst_atwd_control|state~15
--operation mode is normal

BB2L152Q_lut_out = BB2L152Q & (BB2L642Q & !BB2_reduce_nor_45 # !CB2L631Q) # !BB2L152Q & BB2L642Q & !BB2_reduce_nor_45;
BB2L152Q = DFFE(BB2L152Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L742Q is atwd:atwd1|atwd_control:inst_atwd_control|state~10
--operation mode is normal

BB2L742Q_lut_out = BB1L252Q # BB2L052Q # BB2L742Q & !DB2_ATWDTrigger_sig;
BB2L742Q = DFFE(BB2L742Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L942Q is atwd:atwd1|atwd_control:inst_atwd_control|state~12
--operation mode is normal

BB2L942Q_lut_out = BB2L252Q & (!BB2_channel[0] # !BB2_channel[1]);
BB2L942Q = DFFE(BB2L942Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L352Q is atwd:atwd1|atwd_control:inst_atwd_control|state~17
--operation mode is normal

BB2L352Q_lut_out = BB2L352Q & (DB2_TriggerComplete_in_sync # BB2L252Q & BB2L702) # !BB2L352Q & BB2L252Q & BB2L702;
BB2L352Q = DFFE(BB2L352Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

BB2L391 = !BB2L742Q & !BB2L942Q & !BB2L352Q;


--BB2L052Q is atwd:atwd1|atwd_control:inst_atwd_control|state~13
--operation mode is normal

BB2L052Q_lut_out = BB2L352Q & !DB2_TriggerComplete_in_sync;
BB2L052Q = DFFE(BB2L052Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|state~18
--operation mode is normal

BB2L452Q_lut_out = BB2L842Q # BB2L452Q & BB2_reduce_nor_29;
BB2L452Q = DFFE(BB2L452Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~19
--operation mode is normal

BB2L552Q_lut_out = DB2_ATWDTrigger_sig & (BB2L742Q # BB2L552Q & !DB2_TriggerComplete_in_sync) # !DB2_ATWDTrigger_sig & BB2L552Q & !DB2_TriggerComplete_in_sync;
BB2L552Q = DFFE(BB2L552Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

BB2L291 = !BB1L252Q & !BB2L052Q & !BB2L452Q & !BB2L552Q;


--BB2L642Q is atwd:atwd1|atwd_control:inst_atwd_control|state~9
--operation mode is normal

BB2L642Q_lut_out = BB2L642Q & (BB2_reduce_nor_45 # BB2L452Q & !BB2_reduce_nor_29) # !BB2L642Q & BB2L452Q & !BB2_reduce_nor_29;
BB2L642Q = DFFE(BB2L642Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L842Q is atwd:atwd1|atwd_control:inst_atwd_control|state~11
--operation mode is normal

BB2L842Q_lut_out = BB2L942Q # BB2L552Q & DB2_TriggerComplete_in_sync;
BB2L842Q = DFFE(BB2L842Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~1
--operation mode is normal

BB2L991 = BB2L291 & !BB2L642Q & !BB2L842Q;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L152Q # BB2_counterclk_high & (!BB2L291 # !BB2L202);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_cclk & !BB2_counterclk_low;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(JE2_outclock1), , , !V1L4Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L112 # BB2_counterclk_low & (!BB2L291 # !BB2L202);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L461Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

CB2L461Q_lut_out = GB2_sload_path[1] & CB2L361Q;
CB2L461Q = DFFE(CB2L461Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L561Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

CB2L561Q_lut_out = CB2L461Q # CB2L561Q & GB2_sload_path[1];
CB2L561Q = DFFE(CB2L561Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L761Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

CB2L761Q_lut_out = CB2L661Q;
CB2L761Q = DFFE(CB2L761Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L861Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

CB2L861Q_lut_out = CB2L761Q;
CB2L861Q = DFFE(CB2L861Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~0
--operation mode is normal

CB2L741 = !CB2L561Q & !CB2L761Q & !CB2L861Q;


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

BB2L491 = BB2L291 & !BB2L842Q;


--BB2L252Q is atwd:atwd1|atwd_control:inst_atwd_control|state~16
--operation mode is normal

BB2L252Q_lut_out = BB2L152Q & CB2L631Q;
BB2L252Q = DFFE(BB2L252Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~25
--operation mode is normal

BB2L012 = BB1L642Q & !BB2L152Q & !BB2L252Q;


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

BB2L891 = !BB2L152Q & !BB2L252Q;


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

BB2L002 = BB2L891 & BB2L291 & !BB2L642Q & !BB2L842Q;


--BB2_reduce_or_156 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156
--operation mode is normal

BB2_reduce_or_156 = BB2L352Q # !BB2L002;


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~0
--operation mode is normal

BB2L691 = BB2L891 & !BB2L642Q & !BB1L252Q & !BB2L052Q;


--BB2_reduce_or_150 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150
--operation mode is normal

BB2_reduce_or_150 = BB2L742Q # BB2L842Q # BB2L552Q # !BB2L691;


--BB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~10
--operation mode is normal

BB2L902 = BB2L742Q # BB2L352Q # BB2L642Q # !BB2L291;


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|Select_145_rtl_62~41
--operation mode is normal

BB2L802 = BB2L842Q # BB2L052Q # BB2L452Q # BB2L552Q;


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

BB2L402 = BB1L642Q & !BB2L742Q & !BB2L942Q & !BB2L352Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0
--operation mode is normal

M1L3Q_lut_out = M1_tick_old # M1L5;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1L4Q is fe_testpulse:inst_fe_testpulse|i~7
--operation mode is normal

M1L4Q_lut_out = !M1_tick_old & !M1L5 & !M1_tick_old2 & !M1_tick_old3;
M1L4Q = DFFE(M1L4Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L02Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0
--operation mode is normal

L1L02Q_lut_out = L1_cntp[3];
L1L02Q = DFFE(L1L02Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L12Q is fe_r2r:inst_fe_r2r|i~46
--operation mode is normal

L1L12Q_lut_out = !Y1_command_0_local[30];
L1L12Q = DFFE(L1L12Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L91Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0
--operation mode is normal

L1L91Q_lut_out = L1_cntp[2];
L1L91Q = DFFE(L1L91Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0
--operation mode is normal

L1L81Q_lut_out = L1_cntp[1];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0
--operation mode is normal

L1L71Q_lut_out = L1_cntp[0];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0
--operation mode is normal

L1L61Q_lut_out = L1_cntn[3];
L1L61Q = DFFE(L1L61Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L51Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0
--operation mode is normal

L1L51Q_lut_out = L1_cntn[2];
L1L51Q = DFFE(L1L51Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L41Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0
--operation mode is normal

L1L41Q_lut_out = L1_cntn[1];
L1L41Q = DFFE(L1L41Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L31Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0
--operation mode is normal

L1L31Q_lut_out = L1_cntn[0];
L1L31Q = DFFE(L1L31Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6]
--operation mode is normal

U1_cnt[6]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[6] # !U1L52 & !U1L31);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5]
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[5] # !U1L52 & U1L11);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4]
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[4] # !U1L52 & U1L9);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3]
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[3] # !U1L52 & U1L7);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2]
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[2] # !U1L52 & U1L5);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1]
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[1] # !U1L52 & U1L3);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0]
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L52 & U1_cnt[0] # !U1L52 & U1L1);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3]
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L671Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

K1L671Q_lut_out = K1L871 & (K1_last_down_pol $ K1L322Q) # !K1L871 & K1L681;
K1L671Q = DFFE(K1L671Q_lut_out, GLOBAL(JE1_outclock0), , , );


--K1L971Q is coinc:inst_coinc|i~197
--operation mode is normal

K1L971Q_lut_out = K1L871 & !K1L181 & !K1L581 # !K1L871 & K1L481;
K1L971Q = DFFE(K1L971Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

Y1_command_2_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

Y1_command_2_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--K1L771Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

K1L771Q_lut_out = K1L871 & (K1L322Q $ K1_last_up_pol) # !K1L871 & K1L781;
K1L771Q = DFFE(K1L771Q_lut_out, GLOBAL(JE1_outclock0), , , );


--K1L081Q is coinc:inst_coinc|i~198
--operation mode is normal

K1L081Q_lut_out = K1L871 & K1L181 & K1L222Q # !K1L871 & K1L281;
K1L081Q = DFFE(K1L081Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

Y1_command_2_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

Y1_command_2_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1L68 is slaveregister:slaveregister_inst|command_1_local[0]~73
--operation mode is normal

Y1L68 = B1L9Q & !B1L21Q;


--Y1L441 is slaveregister:slaveregister_inst|command_2_local[24]~32
--operation mode is normal

Y1L441 = Y1L7 & B1L01Q & Y1L68 & !B1L11Q;


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

Y1_command_2_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

Y1_command_2_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

Y1_command_2_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

Y1_command_2_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--KB1L78Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~16
--operation mode is normal

KB1L78Q_lut_out = KB1L04 # KB1L24 & KB1L78Q & !TB1L52;
KB1L78Q = DFFE(KB1L78Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--TB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|bfstat_rcvd~48
--operation mode is normal

TB1L6 = TB1L4 & FD1_dffs[5] & FD1_dffs[4] & !FD1_dffs[3];


--KB1L121 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SYS_RESET~0
--operation mode is normal

KB1L121 = KB1L221Q # KB1L78Q & FD1_dffs[2] & TB1L6;


--TB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~48
--operation mode is normal

TB1L8 = ED1L4Q & FD1_dffs[5] & (FD1_dffs[0] $ A_nB);


--TB1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~9
--operation mode is normal

TB1L7 = TB1L8 & FD1_dffs[3] & FD1_dffs[2] & !FD1_dffs[4];


--KB1_SV10 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV10
--operation mode is normal

KB1_SV10_lut_out = !KB1L821 & !KB1L43 & KB1L33;
KB1_SV10 = DFFE(KB1_SV10_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV12 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV12
--operation mode is normal

KB1_SV12_lut_out = KB1L92 # KB1L13 # KB1L821 # KB1L43;
KB1_SV12 = DFFE(KB1_SV12_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV11 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV11
--operation mode is normal

KB1_SV11_lut_out = !KB1L821 & !KB1L13 & !KB1L03;
KB1_SV11 = DFFE(KB1_SV11_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L401 is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~76
--operation mode is normal

KB1L401 = TB1L7 & (KB1_SV10 # !KB1_SV11 # !KB1_SV12);


--ED1L21Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shd~reg
--operation mode is normal

ED1L21Q_lut_out = GC1L61Q & ED1L41Q;
ED1L21Q = DFFE(ED1L21Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|ctclr~reg
--operation mode is normal

ED1L5Q_lut_out = !ED1L3Q & TB1L2 & (ED1L5Q # GC1L61Q);
ED1L5Q = DFFE(ED1L5Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L31Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shen~reg
--operation mode is normal

ED1L31Q_lut_out = ED1L41Q & (GC1L61Q # GB31_sload_path[2] & ED1L8);
ED1L31Q = DFFE(ED1L31Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--KB1L26Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_id~reg
--operation mode is normal

KB1L26Q_lut_out = KB1L78Q & (KB1L11 # KB1L26Q & !WD1L01Q) # !KB1L78Q & KB1L26Q & !WD1L01Q;
KB1L26Q = DFFE(KB1L26Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--WD1L55Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~13
--operation mode is normal

WD1L55Q_lut_out = !WD1L45Q & KB1L75Q # !WD1L9;
WD1L55Q = DFFE(WD1L55Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L75Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~reg
--operation mode is normal

KB1L75Q_lut_out = KB1L65 # KB1L78Q & KB1L25 # !KB1L02;
KB1L75Q = DFFE(KB1L75Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--WD1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~55
--operation mode is normal

WD1L1 = KB1L26Q & WD1L55Q & EE1L11Q & KB1L75Q;


--WD1L75Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~15
--operation mode is normal

WD1L75Q_lut_out = EE1L8Q & (WD1L75Q # WD1L6 & !KB1L06Q) # !EE1L8Q & WD1L6 & !KB1L06Q;
WD1L75Q = DFFE(WD1L75Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--EE1L8Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txidle~reg
--operation mode is normal

EE1L8Q_lut_out = !EE1L2Q & (EE1L8Q # WD1L22Q);
EE1L8Q = DFFE(EE1L8Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--WD1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~56
--operation mode is normal

WD1L2 = WD1L75Q & !EE1L8Q;


--KB1L06Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~reg
--operation mode is normal

KB1L06Q_lut_out = KB1L95 # TB1L9 & (KB1L88Q # KB1L31);
KB1L06Q = DFFE(KB1L06Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--WD1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3851
--operation mode is normal

WD1L6 = WD1L55Q & EE1L11Q & KB1L75Q & !KB1L26Q;


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--MB1_inst11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst11
--operation mode is normal

MB1_inst11 = TB1L7 # V1L4Q # Y1_com_ctrl_local[4];


--UB1_max_level is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|max_level
--operation mode is normal

UB1_max_level_lut_out = UB1L2 & (UB1L68 # UB1L48 & UB1L78);
UB1_max_level = DFFE(UB1_max_level_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~15
--operation mode is normal

GC1L91Q_lut_out = !UB1_max_level & (GC1L31 # GC1L21 & UB1_min_level);
GC1L91Q = DFFE(GC1L91Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena~20
--operation mode is normal

GC1L01 = !GB11_sload_path[2] & (GC1L11Q # UB1_max_level & GC1L91Q);


--GC1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~12
--operation mode is normal

GC1L71Q_lut_out = !GC1L1 & !GC1L8 & (!GC1L02Q # !GB11_sload_path[4]);
GC1L71Q = DFFE(GC1L71Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--KB1L84Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ena~reg
--operation mode is normal

KB1L84Q_lut_out = KB1L5 # KB1L74 # GB93_sload_path[18] & KB1L58Q;
KB1L84Q = DFFE(KB1L84Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--LB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst1~23
--operation mode is normal

LB1L1 = KB1L521Q # KB1L06Q # KB1L75Q # !KB1L84Q;


--GD1L7Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~16
--operation mode is normal

GD1L7Q_lut_out = UB1L12Q & (GD1L6Q # SC01_agb_out & GD1L7Q) # !UB1L12Q & SC01_agb_out & GD1L7Q;
GD1L7Q = DFFE(GD1L7Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--ED1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~18
--operation mode is normal

ED1L61Q_lut_out = ED1L1 # ED1_rxcteq9 & GB41_sload_path[3] & ED1L81Q;
ED1L61Q = DFFE(ED1L61Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~38
--operation mode is normal

ED1L8 = GB31_sload_path[0] & !GB31_sload_path[3] & !GB31_sload_path[4] & !GB31_sload_path[1];


--GC1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg
--operation mode is normal

GC1L61Q_lut_out = UB1L12Q & (GC1L2 # ED1L5Q & GC1L81Q);
GC1L61Q = DFFE(GC1L61Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--ED1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~335
--operation mode is normal

ED1L2 = GB31_sload_path[2] & ED1L8 & !GC1L61Q;


--AD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54~20
--operation mode is normal

AD1L2 = FD1_dffs[5] $ FD1_dffs[3] $ FD1_dffs[0] $ FD1_dffs[4];


--FD1_dffs[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

FD1_dffs[6]_lut_out = FD1_dffs[7];
FD1_dffs[6] = DFFE(FD1_dffs[6]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--FD1_dffs[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

FD1_dffs[1]_lut_out = FD1_dffs[2];
FD1_dffs[1] = DFFE(FD1_dffs[1]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L31Q);


--AD1_54 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54
--operation mode is normal

AD1_54 = AD1L2 $ FD1_dffs[2] $ FD1_dffs[6] $ FD1_dffs[1];


--LB1_inst2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst2
--operation mode is normal

LB1_inst2_lut_out = V1L4Q # Y1_com_ctrl_local[4];
LB1_inst2 = DFFE(LB1_inst2_lut_out, GLOBAL(JE1_outclock0), , , );


--KB1L68Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~15
--operation mode is normal

KB1L68Q_lut_out = KB1L68Q # !KB1_SV12 & KB1_SV11 & KB1_SV10;
KB1L68Q = DFFE(KB1L68Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L6 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2764
--operation mode is normal

KB1L6 = !KB1L68Q & (KB1_SV12 # !KB1_SV10 # !KB1_SV11);


--KB1L89Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~29
--operation mode is normal

KB1L89Q_lut_out = KB1L17 # KB1L89Q & !WD1L01Q;
KB1L89Q = DFFE(KB1L89Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L99Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~30
--operation mode is normal

KB1L99Q_lut_out = KB1L37 # KB1L99Q & !WD1L01Q;
KB1L99Q = DFFE(KB1L99Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L49Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~24
--operation mode is normal

KB1L49Q_lut_out = KB1L8 & (KB1L49Q & !WD1L01Q # !Y1_com_ctrl_local[2]) # !KB1L8 & KB1L49Q & !WD1L01Q;
KB1L49Q = DFFE(KB1L49Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L79Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~28
--operation mode is normal

KB1L79Q_lut_out = KB1L79Q & !WD1L01Q # !KB1L96;
KB1L79Q = DFFE(KB1L79Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L22 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~56
--operation mode is normal

KB1L22 = !KB1L49Q & !KB1L79Q;


--KB1L301Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~35
--operation mode is normal

KB1L301Q_lut_out = WD1L85Q & (KB1L201Q # KB1L301Q & !WD1L01Q) # !WD1L85Q & KB1L301Q & !WD1L01Q;
KB1L301Q = DFFE(KB1L301Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L69Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~26
--operation mode is normal

KB1L69Q_lut_out = WD1L85Q & (KB1L39Q # KB1L69Q & !WD1L01Q) # !WD1L85Q & KB1L69Q & !WD1L01Q;
KB1L69Q = DFFE(KB1L69Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L001Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~31
--operation mode is normal

KB1L001Q_lut_out = KB1L98Q & (TB1L41Q # KB1L001Q & !WD1L01Q) # !KB1L98Q & KB1L001Q & !WD1L01Q;
KB1L001Q = DFFE(KB1L001Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L14 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~161
--operation mode is normal

KB1L14 = KB1L22 & !KB1L301Q & !KB1L69Q & !KB1L001Q;


--KB1L04 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~29
--operation mode is normal

KB1L04 = WD1L01Q & (KB1L89Q # KB1L99Q # !KB1L14);


--KB1L98Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~19
--operation mode is normal

KB1L98Q_lut_out = KB1L3 # KB1L78Q & TB1L52;
KB1L98Q = DFFE(KB1L98Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--TB1L62 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|stf_rcvd~46
--operation mode is normal

TB1L62 = !FD1_dffs[5] & !FD1_dffs[4];


--TB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|eof_rcvd~23
--operation mode is normal

TB1L01 = TB1L4 & FD1_dffs[3] & TB1L62 & !FD1_dffs[2];


--TB1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_err~reg
--operation mode is normal

TB1L41Q_lut_out = TB1L71Q & (ED1L6Q # ED1L4Q & !TB1L01);
TB1L41Q = DFFE(TB1L41Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--KB1L3 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2276
--operation mode is normal

KB1L3 = KB1L98Q & !TB1L01 & !TB1L41Q;


--A1L263 is rtl~9837
--operation mode is normal

A1L263 = FD1_dffs[4] & TB1L4 & FD1_dffs[2];


--TB1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|drreq_rcvd~23
--operation mode is normal

TB1L9 = A1L263 & !FD1_dffs[5] & !FD1_dffs[3];


--KB1L88Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~18
--operation mode is normal

KB1L88Q_lut_out = TB1L9 & PB1L31Q & KB1L521Q # !TB1L9 & (KB1L88Q # PB1L31Q & KB1L521Q);
KB1L88Q = DFFE(KB1L88Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L73 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DRREQ_WT~46
--operation mode is normal

KB1L73 = TB1L9 & (!KB1L521Q # !PB1L31Q) # !TB1L9 & !KB1L88Q & (!KB1L521Q # !PB1L31Q);


--KB1L44 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~227
--operation mode is normal

KB1L44 = KB1L6 # KB1L04 # KB1L3 # !KB1L73;


--TB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~694
--operation mode is normal

TB1L1 = FD1_dffs[3] & TB1L4 & FD1_dffs[2];


--MB1_inst31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst31
--operation mode is normal

MB1_inst31_lut_out = VCC;
MB1_inst31 = DFFE(MB1_inst31_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--KB1L11 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3457
--operation mode is normal

KB1L11 = TB1L1 & MB1_inst31 & !FD1_dffs[5] & !FD1_dffs[4];


--KB1L34 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~191
--operation mode is normal

KB1L34 = !KB1L11 & (FD1_dffs[5] $ FD1_dffs[3] # !A1L263);


--KB1L24 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~187
--operation mode is normal

KB1L24 = KB1L34 & !TB1L6 & !TB1L72;


--TB1L52 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|stf_rcvd~23
--operation mode is normal

TB1L52 = TB1L4 & FD1_dffs[2] & TB1L62 & !FD1_dffs[3];


--B1L05Q is ahb_slave:ahb_slave_inst|slave_state~12
--operation mode is normal

B1L05Q_lut_out = !PE1_MASTERHWRITE & (B1L13 # B1_reduce_nor_10 & B1L23);
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L94Q is ahb_slave:ahb_slave_inst|slave_state~11
--operation mode is normal

B1L94Q_lut_out = !B1L2 & !B1L64Q & (PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1]);
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L84Q is ahb_slave:ahb_slave_inst|slave_state~10
--operation mode is normal

B1L84Q_lut_out = B1L05Q # B1L92 # PE1_MASTERHWRITE & B1L13;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L33 is ahb_slave:ahb_slave_inst|Select_545~74
--operation mode is normal

B1L33 = B1L84Q & (PE1_MASTERHWRITE # !PE1_MASTERHTRANS[1]);


--B1L53 is ahb_slave:ahb_slave_inst|Select_545~350
--operation mode is normal

B1L53 = B1L05Q # B1L94Q # B1L33;


--B1L74Q is ahb_slave:ahb_slave_inst|slave_state~9
--operation mode is normal

B1L74Q_lut_out = B1L82 & PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~151
--operation mode is normal

B1L03 = PE1_MASTERHBURST[0] & !PE1_MASTERHBURST[1] & !PE1_MASTERHBURST[2];


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~361
--operation mode is normal

B1L63 = B1L53 # B1L74Q & (PE1_MASTERHWRITE # !B1L3);


--B1L2 is ahb_slave:ahb_slave_inst|i~1044
--operation mode is normal

B1L2 = PE1_MASTERHSIZE[1] & !PE1_MASTERHBURST[1] & !PE1_MASTERHBURST[2] & !PE1_MASTERHSIZE[0];


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10
--operation mode is normal

B1_reduce_nor_10 = PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];


--B1L43 is ahb_slave:ahb_slave_inst|Select_545~220
--operation mode is normal

B1L43 = B1L2 & (B1_reduce_nor_10 & PE1_MASTERHWRITE # !B1_reduce_nor_10 & !B1L4Q);


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4
--operation mode is normal

B1_reduce_nor_4 = PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1];


--B1L64Q is ahb_slave:ahb_slave_inst|slave_state~8
--operation mode is normal

B1L64Q_lut_out = !B1L94Q & !B1L52 & (B1_reduce_nor_10 # !B1L62);
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L401Q is master_data_source:inst_master_data_source|wdata[0]~reg0
--operation mode is normal

R1L401Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L1 # !PE1_SLAVEHREADYO & R1_data[0]);
R1L401Q = DFFE(R1L401Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L501Q is master_data_source:inst_master_data_source|wdata[1]~reg0
--operation mode is normal

R1L501Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L3 # !PE1_SLAVEHREADYO & R1_data[1]);
R1L501Q = DFFE(R1L501Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L601Q is master_data_source:inst_master_data_source|wdata[2]~reg0
--operation mode is normal

R1L601Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L5 # !PE1_SLAVEHREADYO & R1_data[2]);
R1L601Q = DFFE(R1L601Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L701Q is master_data_source:inst_master_data_source|wdata[3]~reg0
--operation mode is normal

R1L701Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L7 # !PE1_SLAVEHREADYO & R1_data[3]);
R1L701Q = DFFE(R1L701Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L801Q is master_data_source:inst_master_data_source|wdata[4]~reg0
--operation mode is normal

R1L801Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L9 # !PE1_SLAVEHREADYO & R1_data[4]);
R1L801Q = DFFE(R1L801Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L901Q is master_data_source:inst_master_data_source|wdata[5]~reg0
--operation mode is normal

R1L901Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L11 # !PE1_SLAVEHREADYO & R1_data[5]);
R1L901Q = DFFE(R1L901Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L011Q is master_data_source:inst_master_data_source|wdata[6]~reg0
--operation mode is normal

R1L011Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L31 # !PE1_SLAVEHREADYO & R1_data[6]);
R1L011Q = DFFE(R1L011Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L111Q is master_data_source:inst_master_data_source|wdata[7]~reg0
--operation mode is normal

R1L111Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L51 # !PE1_SLAVEHREADYO & R1_data[7]);
R1L111Q = DFFE(R1L111Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L211Q is master_data_source:inst_master_data_source|wdata[8]~reg0
--operation mode is normal

R1L211Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L71 # !PE1_SLAVEHREADYO & R1_data[8]);
R1L211Q = DFFE(R1L211Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L311Q is master_data_source:inst_master_data_source|wdata[9]~reg0
--operation mode is normal

R1L311Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L91 # !PE1_SLAVEHREADYO & R1_data[9]);
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[10]~reg0
--operation mode is normal

R1L411Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L12 # !PE1_SLAVEHREADYO & R1_data[10]);
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[11]~reg0
--operation mode is normal

R1L511Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L32 # !PE1_SLAVEHREADYO & R1_data[11]);
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[12]~reg0
--operation mode is normal

R1L611Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L52 # !PE1_SLAVEHREADYO & R1_data[12]);
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[13]~reg0
--operation mode is normal

R1L711Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L72 # !PE1_SLAVEHREADYO & R1_data[13]);
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[14]~reg0
--operation mode is normal

R1L811Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L92 # !PE1_SLAVEHREADYO & R1_data[14]);
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[15]~reg0
--operation mode is normal

R1L911Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L13 # !PE1_SLAVEHREADYO & R1_data[15]);
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[16]~reg0
--operation mode is normal

R1L021Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L33 # !PE1_SLAVEHREADYO & R1_data[16]);
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[17]~reg0
--operation mode is normal

R1L121Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L53 # !PE1_SLAVEHREADYO & R1_data[17]);
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[18]~reg0
--operation mode is normal

R1L221Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L73 # !PE1_SLAVEHREADYO & R1_data[18]);
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[19]~reg0
--operation mode is normal

R1L321Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L93 # !PE1_SLAVEHREADYO & R1_data[19]);
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[20]~reg0
--operation mode is normal

R1L421Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L14 # !PE1_SLAVEHREADYO & R1_data[20]);
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[21]~reg0
--operation mode is normal

R1L521Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L34 # !PE1_SLAVEHREADYO & R1_data[21]);
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[22]~reg0
--operation mode is normal

R1L621Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L54 # !PE1_SLAVEHREADYO & R1_data[22]);
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[23]~reg0
--operation mode is normal

R1L721Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L74 # !PE1_SLAVEHREADYO & R1_data[23]);
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[24]~reg0
--operation mode is normal

R1L821Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L94 # !PE1_SLAVEHREADYO & R1_data[24]);
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[25]~reg0
--operation mode is normal

R1L921Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L15 # !PE1_SLAVEHREADYO & R1_data[25]);
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[26]~reg0
--operation mode is normal

R1L031Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L35 # !PE1_SLAVEHREADYO & R1_data[26]);
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[27]~reg0
--operation mode is normal

R1L131Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L55 # !PE1_SLAVEHREADYO & R1_data[27]);
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[28]~reg0
--operation mode is normal

R1L231Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L75 # !PE1_SLAVEHREADYO & R1_data[28]);
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[29]~reg0
--operation mode is normal

R1L331Q_lut_out = R1L95 & PE1_SLAVEHREADYO & !R1L79;
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[30]~reg0
--operation mode is normal

R1L431Q_lut_out = PE1_SLAVEHREADYO & R1L16 & !R1L79;
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[31]~reg0
--operation mode is normal

R1L531Q_lut_out = PE1_SLAVEHREADYO & R1L36 & !R1L79;
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--JB6_q[0] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB6_q[0]_data_in = N1L1;
JB6_q[0]_write_enable = A1L522;
JB6_q[0]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[0]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[0]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[0] = MEMORY_SEGMENT(JB6_q[0]_data_in, JB6_q[0]_write_enable, JB6_q[0]_clock_0, JB6_q[0]_clock_1, , , , , VCC, JB6_q[0]_write_address, JB6_q[0]_read_address);


--JB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB1_q[0]_data_in = C1L1;
JB1_q[0]_write_enable = A1L622;
JB1_q[0]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[0]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[0]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[0] = MEMORY_SEGMENT(JB1_q[0]_data_in, JB1_q[0]_write_enable, JB1_q[0]_clock_0, JB1_q[0]_clock_1, , , , , VCC, JB1_q[0]_write_address, JB1_q[0]_read_address);


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

Y1_command_3_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L642 is rtl~147
--operation mode is normal

A1L642 = Y1_command_3_local[0] & !B1L8Q & !B1L21Q;


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

Y1_command_2_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--A1L542 is rtl~146
--operation mode is normal

A1L542 = Y1_command_2_local[0] & !B1L8Q & !B1L21Q;


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0
--operation mode is normal

J1L1Q_lut_out = GB93_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

Y1_command_1_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L525 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_638~10
--operation mode is normal

Y1L525 = !B1L8Q & (B1L21Q & J1L1Q # !B1L21Q & Y1_command_1_local[0]);


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0
--operation mode is normal

J1L33Q_lut_out = GB93_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L425 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_638~9
--operation mode is normal

Y1L425 = Y1L525 # J1L33Q & B1L8Q & B1L21Q;


--Y1L225 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_637~0
--operation mode is normal

Y1L225 = B1L01Q & (B1L11Q # A1L542) # !B1L01Q & !B1L11Q & Y1L425;


--JB3_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0]
JB3_q[0]_data_in = FD1_dffs[0];
JB3_q[0]_write_enable = EC1_valid_wreq;
JB3_q[0]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[0]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[0]_clear_0 = TB1L7;
JB3_q[0]_clock_enable_1 = EC1_valid_rreq;
JB3_q[0]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[0]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[0] = MEMORY_SEGMENT(JB3_q[0]_data_in, JB3_q[0]_write_enable, JB3_q[0]_clock_0, JB3_q[0]_clock_1, JB3_q[0]_clear_0, , , JB3_q[0]_clock_enable_1, VCC, JB3_q[0]_write_address, JB3_q[0]_read_address);


--A1L562 is rtl~1225
--operation mode is normal

A1L562 = JB3_q[0] & B1L8Q & !B1L21Q;


--Y1L325 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_637~1
--operation mode is normal

Y1L325 = Y1L225 & (A1L562 # !B1L11Q) # !Y1L225 & A1L642 & B1L11Q;


--Q1L17Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0
--operation mode is normal

Q1L17Q_lut_out = GB53_sload_path[0];
Q1L17Q = DFFE(Q1L17Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L19Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0
--operation mode is normal

Q1L19Q_lut_out = GB63_sload_path[0];
Q1L19Q = DFFE(Q1L19Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L025 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_635~0
--operation mode is normal

Y1L025 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[0]) # !B1L01Q & !B1L8Q & Q1L19Q;


--Y1L125 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_635~1
--operation mode is normal

Y1L125 = Y1L025 & (!ZC5L2 # !B1L8Q) # !Y1L025 & Q1L17Q & B1L8Q;


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0
--operation mode is normal

J1L05Q_lut_out = GB93_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L815 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_634~0
--operation mode is normal

Y1L815 = B1L01Q & (B1L8Q # J1L05Q) # !B1L01Q & !B1L8Q & GB93_sload_path[0];


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0
--operation mode is normal

J1L28Q_lut_out = GB93_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L915 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_634~1
--operation mode is normal

Y1L915 = Y1L815 & (J1L28Q # !B1L8Q) # !Y1L815 & GB93_sload_path[32] & B1L8Q;


--DB1L3Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

DB1L3Q_lut_out = !BB1L821Q & (DB1L9 # !H1L1 & !DB1_enable_disc_sig);
DB1L3Q = DFFE(DB1L3Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--P1L29Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0
--operation mode is normal

P1L29Q_lut_out = GB43_sload_path[0];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

Y1_command_0_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L615 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_633~0
--operation mode is normal

Y1L615 = B1L01Q & (B1L8Q # P1L29Q) # !B1L01Q & !B1L8Q & Y1_command_0_local[0];


--P1L17Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0
--operation mode is normal

P1L17Q_lut_out = GB33_sload_path[0];
P1L17Q = DFFE(P1L17Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L715 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_633~1
--operation mode is normal

Y1L715 = Y1L615 & (P1L17Q # !B1L8Q) # !Y1L615 & DB1L3Q & B1L8Q;


--Y1L415 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_632~0
--operation mode is normal

Y1L415 = B1L21Q & (B1L11Q # Y1L915) # !B1L21Q & !B1L11Q & Y1L715;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0]
--operation mode is normal

Y1_command_4_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L442 is rtl~145
--operation mode is normal

A1L442 = Y1_command_4_local[0] & !B1L8Q & !B1L01Q;


--Y1L515 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_632~1
--operation mode is normal

Y1L515 = Y1L415 & (A1L442 # !B1L11Q) # !Y1L415 & Y1L125 & B1L11Q;


--A1L952 is rtl~355
--operation mode is normal

A1L952 = Y1L325 & (Y1L515 # B1L9Q) # !Y1L325 & Y1L515 & !B1L9Q;


--ME1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
ME1_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[0] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[0]_write_address, ME1_q[0]_read_address);


--Y1L755 is slaveregister:slaveregister_inst|Mux_658_rtl_463_rtl_793~0
--operation mode is normal

Y1L755 = B1L71Q & (B1L91Q # A1L952) # !B1L71Q & !B1L91Q & ME1_q[0];


--JB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB2_q[0]_data_in = C2L1;
JB2_q[0]_write_enable = A1L722;
JB2_q[0]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[0]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[0]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[0] = MEMORY_SEGMENT(JB2_q[0]_data_in, JB2_q[0]_write_enable, JB2_q[0]_clock_0, JB2_q[0]_clock_1, , , , , VCC, JB2_q[0]_write_address, JB2_q[0]_read_address);


--Y1L855 is slaveregister:slaveregister_inst|Mux_658_rtl_463_rtl_793~1
--operation mode is normal

Y1L855 = Y1L755 & (JB2_q[0] # !B1L91Q) # !Y1L755 & JB1_q[0] & B1L91Q;


--Y1L192 is slaveregister:slaveregister_inst|i~2996
--operation mode is normal

Y1L192 = !B1L81Q & (B1L22Q # B1L12Q);


--Y1L392 is slaveregister:slaveregister_inst|i~3003
--operation mode is normal

Y1L392 = B1L71Q & B1L81Q & !B1L91Q;


--A1L953 is rtl~9831
--operation mode is normal

A1L953 = Y1L392 & (B1L22Q # B1L12Q);


--A1L563 is rtl~9888
--operation mode is normal

A1L563 = JB6_q[0] & (A1L953 # Y1L855 & Y1L192) # !JB6_q[0] & Y1L855 & Y1L192;


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

Y1_command_3_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L942 is rtl~151
--operation mode is normal

A1L942 = Y1_command_3_local[1] & !B1L8Q & !B1L21Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

Y1_command_2_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--A1L842 is rtl~150
--operation mode is normal

A1L842 = Y1_command_2_local[1] & !B1L8Q & !B1L21Q;


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0
--operation mode is normal

J1L2Q_lut_out = GB93_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

Y1_command_1_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L315 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_648~10
--operation mode is normal

Y1L315 = !B1L8Q & (B1L21Q & J1L2Q # !B1L21Q & Y1_command_1_local[1]);


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0
--operation mode is normal

J1L43Q_lut_out = GB93_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L215 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_648~9
--operation mode is normal

Y1L215 = Y1L315 # J1L43Q & B1L8Q & B1L21Q;


--Y1L015 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_647~0
--operation mode is normal

Y1L015 = B1L01Q & (B1L11Q # A1L842) # !B1L01Q & !B1L11Q & Y1L215;


--JB3_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[1]
JB3_q[1]_data_in = FD1_dffs[1];
JB3_q[1]_write_enable = EC1_valid_wreq;
JB3_q[1]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[1]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[1]_clear_0 = TB1L7;
JB3_q[1]_clock_enable_1 = EC1_valid_rreq;
JB3_q[1]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[1]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[1] = MEMORY_SEGMENT(JB3_q[1]_data_in, JB3_q[1]_write_enable, JB3_q[1]_clock_0, JB3_q[1]_clock_1, JB3_q[1]_clear_0, , , JB3_q[1]_clock_enable_1, VCC, JB3_q[1]_write_address, JB3_q[1]_read_address);


--A1L662 is rtl~1226
--operation mode is normal

A1L662 = JB3_q[1] & B1L8Q & !B1L21Q;


--Y1L115 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_647~1
--operation mode is normal

Y1L115 = Y1L015 & (A1L662 # !B1L11Q) # !Y1L015 & A1L942 & B1L11Q;


--Q1L27Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0
--operation mode is normal

Q1L27Q_lut_out = GB53_sload_path[1];
Q1L27Q = DFFE(Q1L27Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L39Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0
--operation mode is normal

Q1L39Q_lut_out = GB63_sload_path[1];
Q1L39Q = DFFE(Q1L39Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L805 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_645~0
--operation mode is normal

Y1L805 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[1]) # !B1L01Q & !B1L8Q & Q1L39Q;


--EC1_b_non_empty is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty
--operation mode is normal

EC1_b_non_empty_lut_out = EC1_b_full # LB1_inst13 # EC1_b_non_empty & !EC1L01;
EC1_b_non_empty = DFFE(EC1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--Y1L905 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_645~1
--operation mode is normal

Y1L905 = Y1L805 & (!EC1_b_non_empty # !B1L8Q) # !Y1L805 & Q1L27Q & B1L8Q;


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0
--operation mode is normal

J1L15Q_lut_out = GB93_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L605 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_644~0
--operation mode is normal

Y1L605 = B1L01Q & (B1L8Q # J1L15Q) # !B1L01Q & !B1L8Q & GB93_sload_path[1];


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0
--operation mode is normal

J1L38Q_lut_out = GB93_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L705 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_644~1
--operation mode is normal

Y1L705 = Y1L605 & (J1L38Q # !B1L8Q) # !Y1L605 & GB93_sload_path[33] & B1L8Q;


--P1L27Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0
--operation mode is normal

P1L27Q_lut_out = GB33_sload_path[1];
P1L27Q = DFFE(P1L27Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L39Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0
--operation mode is normal

P1L39Q_lut_out = GB43_sload_path[1];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

Y1_command_0_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L405 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_643~4
--operation mode is normal

Y1L405 = P1L39Q & (Y1_command_0_local[1] # B1L01Q) # !P1L39Q & Y1_command_0_local[1] & !B1L01Q;


--Y1L505 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_643~9
--operation mode is normal

Y1L505 = B1L8Q & P1L27Q & B1L01Q # !B1L8Q & Y1L405;


--Y1L205 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_642~0
--operation mode is normal

Y1L205 = B1L21Q & (B1L11Q # Y1L705) # !B1L21Q & !B1L11Q & Y1L505;


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1]
--operation mode is normal

Y1_command_4_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L742 is rtl~149
--operation mode is normal

A1L742 = Y1_command_4_local[1] & !B1L8Q & !B1L01Q;


--Y1L305 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_642~1
--operation mode is normal

Y1L305 = Y1L205 & (A1L742 # !B1L11Q) # !Y1L205 & Y1L905 & B1L11Q;


--A1L062 is rtl~364
--operation mode is normal

A1L062 = Y1L115 & (Y1L305 # B1L9Q) # !Y1L115 & Y1L305 & !B1L9Q;


--JB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB1_q[1]_data_in = C1L2;
JB1_q[1]_write_enable = A1L622;
JB1_q[1]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[1]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[1]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[1] = MEMORY_SEGMENT(JB1_q[1]_data_in, JB1_q[1]_write_enable, JB1_q[1]_clock_0, JB1_q[1]_clock_1, , , , , VCC, JB1_q[1]_write_address, JB1_q[1]_read_address);


--ME1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
ME1_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[1] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[1]_write_address, ME1_q[1]_read_address);


--Y1L555 is slaveregister:slaveregister_inst|Mux_657_rtl_466_rtl_796~0
--operation mode is normal

Y1L555 = B1L91Q & (B1L71Q # JB1_q[1]) # !B1L91Q & !B1L71Q & ME1_q[1];


--JB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB2_q[1]_data_in = C2L2;
JB2_q[1]_write_enable = A1L722;
JB2_q[1]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[1]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[1]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[1] = MEMORY_SEGMENT(JB2_q[1]_data_in, JB2_q[1]_write_enable, JB2_q[1]_clock_0, JB2_q[1]_clock_1, , , , , VCC, JB2_q[1]_write_address, JB2_q[1]_read_address);


--Y1L655 is slaveregister:slaveregister_inst|Mux_657_rtl_466_rtl_796~1
--operation mode is normal

Y1L655 = Y1L555 & (JB2_q[1] # !B1L71Q) # !Y1L555 & A1L062 & B1L71Q;


--JB6_q[1] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB6_q[1]_data_in = N1L2;
JB6_q[1]_write_enable = A1L522;
JB6_q[1]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[1]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[1]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[1] = MEMORY_SEGMENT(JB6_q[1]_data_in, JB6_q[1]_write_enable, JB6_q[1]_clock_0, JB6_q[1]_clock_1, , , , , VCC, JB6_q[1]_write_address, JB6_q[1]_read_address);


--A1L663 is rtl~9900
--operation mode is normal

A1L663 = A1L953 & (JB6_q[1] # Y1L192 & Y1L655) # !A1L953 & Y1L192 & Y1L655;


--JB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB1_q[2]_data_in = C1L3;
JB1_q[2]_write_enable = A1L622;
JB1_q[2]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[2]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[2]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[2] = MEMORY_SEGMENT(JB1_q[2]_data_in, JB1_q[2]_write_enable, JB1_q[2]_clock_0, JB1_q[2]_clock_1, , , , , VCC, JB1_q[2]_write_address, JB1_q[2]_read_address);


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

Y1_command_3_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L252 is rtl~155
--operation mode is normal

A1L252 = Y1_command_3_local[2] & !B1L8Q & !B1L21Q;


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

Y1_command_2_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--A1L152 is rtl~154
--operation mode is normal

A1L152 = Y1_command_2_local[2] & !B1L8Q & !B1L21Q;


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0
--operation mode is normal

J1L3Q_lut_out = GB93_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

Y1_command_1_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L105 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_658~10
--operation mode is normal

Y1L105 = !B1L8Q & (B1L21Q & J1L3Q # !B1L21Q & Y1_command_1_local[2]);


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0
--operation mode is normal

J1L53Q_lut_out = GB93_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L005 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_658~9
--operation mode is normal

Y1L005 = Y1L105 # J1L53Q & B1L8Q & B1L21Q;


--Y1L894 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_657~0
--operation mode is normal

Y1L894 = B1L01Q & (B1L11Q # A1L152) # !B1L01Q & !B1L11Q & Y1L005;


--JB3_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[2]
JB3_q[2]_data_in = FD1_dffs[2];
JB3_q[2]_write_enable = EC1_valid_wreq;
JB3_q[2]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[2]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[2]_clear_0 = TB1L7;
JB3_q[2]_clock_enable_1 = EC1_valid_rreq;
JB3_q[2]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[2]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[2] = MEMORY_SEGMENT(JB3_q[2]_data_in, JB3_q[2]_write_enable, JB3_q[2]_clock_0, JB3_q[2]_clock_1, JB3_q[2]_clear_0, , , JB3_q[2]_clock_enable_1, VCC, JB3_q[2]_write_address, JB3_q[2]_read_address);


--A1L762 is rtl~1227
--operation mode is normal

A1L762 = JB3_q[2] & B1L8Q & !B1L21Q;


--Y1L994 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_657~1
--operation mode is normal

Y1L994 = Y1L894 & (A1L762 # !B1L11Q) # !Y1L894 & A1L252 & B1L11Q;


--Q1L37Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0
--operation mode is normal

Q1L37Q_lut_out = GB53_sload_path[2];
Q1L37Q = DFFE(Q1L37Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L49Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0
--operation mode is normal

Q1L49Q_lut_out = GB63_sload_path[2];
Q1L49Q = DFFE(Q1L49Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L694 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_655~0
--operation mode is normal

Y1L694 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[2]) # !B1L01Q & !B1L8Q & Q1L49Q;


--KB1L63Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|drbt_gnt~reg
--operation mode is normal

KB1L63Q_lut_out = KB1L63Q # WD1L01Q & KB1L59Q;
KB1L63Q = DFFE(KB1L63Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--Y1L794 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_655~1
--operation mode is normal

Y1L794 = Y1L694 & (KB1L63Q # !B1L8Q) # !Y1L694 & Q1L37Q & B1L8Q;


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0
--operation mode is normal

J1L25Q_lut_out = GB93_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L494 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_654~0
--operation mode is normal

Y1L494 = B1L01Q & (B1L8Q # J1L25Q) # !B1L01Q & !B1L8Q & GB93_sload_path[2];


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0
--operation mode is normal

J1L48Q_lut_out = GB93_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L594 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_654~1
--operation mode is normal

Y1L594 = Y1L494 & (J1L48Q # !B1L8Q) # !Y1L494 & GB93_sload_path[34] & B1L8Q;


--P1L37Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0
--operation mode is normal

P1L37Q_lut_out = GB33_sload_path[2];
P1L37Q = DFFE(P1L37Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L49Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0
--operation mode is normal

P1L49Q_lut_out = GB43_sload_path[2];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

Y1_command_0_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L294 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_653~4
--operation mode is normal

Y1L294 = P1L49Q & (Y1_command_0_local[2] # B1L01Q) # !P1L49Q & Y1_command_0_local[2] & !B1L01Q;


--Y1L394 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_653~9
--operation mode is normal

Y1L394 = B1L8Q & B1L01Q & P1L37Q # !B1L8Q & Y1L294;


--Y1L094 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_652~0
--operation mode is normal

Y1L094 = B1L21Q & (B1L11Q # Y1L594) # !B1L21Q & !B1L11Q & Y1L394;


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2]
--operation mode is normal

Y1_command_4_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L052 is rtl~153
--operation mode is normal

A1L052 = Y1_command_4_local[2] & !B1L8Q & !B1L01Q;


--Y1L194 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_652~1
--operation mode is normal

Y1L194 = Y1L094 & (A1L052 # !B1L11Q) # !Y1L094 & Y1L794 & B1L11Q;


--A1L162 is rtl~373
--operation mode is normal

A1L162 = Y1L994 & (Y1L194 # B1L9Q) # !Y1L994 & Y1L194 & !B1L9Q;


--ME1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
ME1_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[2] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[2]_write_address, ME1_q[2]_read_address);


--Y1L355 is slaveregister:slaveregister_inst|Mux_656_rtl_469_rtl_799~0
--operation mode is normal

Y1L355 = B1L71Q & (B1L91Q # A1L162) # !B1L71Q & !B1L91Q & ME1_q[2];


--JB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB2_q[2]_data_in = C2L3;
JB2_q[2]_write_enable = A1L722;
JB2_q[2]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[2]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[2]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[2] = MEMORY_SEGMENT(JB2_q[2]_data_in, JB2_q[2]_write_enable, JB2_q[2]_clock_0, JB2_q[2]_clock_1, , , , , VCC, JB2_q[2]_write_address, JB2_q[2]_read_address);


--Y1L455 is slaveregister:slaveregister_inst|Mux_656_rtl_469_rtl_799~1
--operation mode is normal

Y1L455 = Y1L355 & (JB2_q[2] # !B1L91Q) # !Y1L355 & JB1_q[2] & B1L91Q;


--JB6_q[2] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB6_q[2]_data_in = N1L3;
JB6_q[2]_write_enable = A1L522;
JB6_q[2]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[2]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[2]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[2] = MEMORY_SEGMENT(JB6_q[2]_data_in, JB6_q[2]_write_enable, JB6_q[2]_clock_0, JB6_q[2]_clock_1, , , , , VCC, JB6_q[2]_write_address, JB6_q[2]_read_address);


--A1L763 is rtl~9912
--operation mode is normal

A1L763 = A1L953 & (JB6_q[2] # Y1L192 & Y1L455) # !A1L953 & Y1L192 & Y1L455;


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

Y1_command_3_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L552 is rtl~159
--operation mode is normal

A1L552 = Y1_command_3_local[3] & !B1L8Q & !B1L21Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

Y1_command_2_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--A1L452 is rtl~158
--operation mode is normal

A1L452 = Y1_command_2_local[3] & !B1L8Q & !B1L21Q;


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0
--operation mode is normal

J1L4Q_lut_out = GB93_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

Y1_command_1_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L984 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_668~10
--operation mode is normal

Y1L984 = !B1L8Q & (B1L21Q & J1L4Q # !B1L21Q & Y1_command_1_local[3]);


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0
--operation mode is normal

J1L63Q_lut_out = GB93_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L884 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_668~9
--operation mode is normal

Y1L884 = Y1L984 # J1L63Q & B1L8Q & B1L21Q;


--Y1L684 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_667~0
--operation mode is normal

Y1L684 = B1L01Q & (B1L11Q # A1L452) # !B1L01Q & !B1L11Q & Y1L884;


--JB3_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[3]
JB3_q[3]_data_in = FD1_dffs[3];
JB3_q[3]_write_enable = EC1_valid_wreq;
JB3_q[3]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[3]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[3]_clear_0 = TB1L7;
JB3_q[3]_clock_enable_1 = EC1_valid_rreq;
JB3_q[3]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[3]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[3] = MEMORY_SEGMENT(JB3_q[3]_data_in, JB3_q[3]_write_enable, JB3_q[3]_clock_0, JB3_q[3]_clock_1, JB3_q[3]_clear_0, , , JB3_q[3]_clock_enable_1, VCC, JB3_q[3]_write_address, JB3_q[3]_read_address);


--A1L862 is rtl~1228
--operation mode is normal

A1L862 = JB3_q[3] & B1L8Q & !B1L21Q;


--Y1L784 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_667~1
--operation mode is normal

Y1L784 = Y1L684 & (A1L862 # !B1L11Q) # !Y1L684 & A1L552 & B1L11Q;


--Q1L47Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0
--operation mode is normal

Q1L47Q_lut_out = GB53_sload_path[3];
Q1L47Q = DFFE(Q1L47Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L59Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0
--operation mode is normal

Q1L59Q_lut_out = GB63_sload_path[3];
Q1L59Q = DFFE(Q1L59Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L484 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_665~0
--operation mode is normal

Y1L484 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[3]) # !B1L01Q & !B1L8Q & Q1L59Q;


--KB1L82Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|com_aval~reg
--operation mode is normal

KB1L82Q_lut_out = KB1L82Q # KB1L41 & KB1_SV1 & !KB1_SV0;
KB1L82Q = DFFE(KB1L82Q_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--Y1L584 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_665~1
--operation mode is normal

Y1L584 = Y1L484 & (KB1L82Q # !B1L8Q) # !Y1L484 & Q1L47Q & B1L8Q;


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0
--operation mode is normal

J1L35Q_lut_out = GB93_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L284 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_664~0
--operation mode is normal

Y1L284 = B1L01Q & (B1L8Q # J1L35Q) # !B1L01Q & !B1L8Q & GB93_sload_path[3];


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0
--operation mode is normal

J1L58Q_lut_out = GB93_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L384 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_664~1
--operation mode is normal

Y1L384 = Y1L284 & (J1L58Q # !B1L8Q) # !Y1L284 & GB93_sload_path[35] & B1L8Q;


--P1L47Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0
--operation mode is normal

P1L47Q_lut_out = GB33_sload_path[3];
P1L47Q = DFFE(P1L47Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L59Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0
--operation mode is normal

P1L59Q_lut_out = GB43_sload_path[3];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

Y1_command_0_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L084 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_663~4
--operation mode is normal

Y1L084 = P1L59Q & (Y1_command_0_local[3] # B1L01Q) # !P1L59Q & Y1_command_0_local[3] & !B1L01Q;


--Y1L184 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_663~9
--operation mode is normal

Y1L184 = B1L8Q & B1L01Q & P1L47Q # !B1L8Q & Y1L084;


--Y1L874 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_662~0
--operation mode is normal

Y1L874 = B1L21Q & (B1L11Q # Y1L384) # !B1L21Q & !B1L11Q & Y1L184;


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3]
--operation mode is normal

Y1_command_4_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L352 is rtl~157
--operation mode is normal

A1L352 = Y1_command_4_local[3] & !B1L8Q & !B1L01Q;


--Y1L974 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_662~1
--operation mode is normal

Y1L974 = Y1L874 & (A1L352 # !B1L11Q) # !Y1L874 & Y1L584 & B1L11Q;


--A1L262 is rtl~382
--operation mode is normal

A1L262 = Y1L784 & (Y1L974 # B1L9Q) # !Y1L784 & Y1L974 & !B1L9Q;


--JB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB1_q[3]_data_in = C1L4;
JB1_q[3]_write_enable = A1L622;
JB1_q[3]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[3]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[3]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[3] = MEMORY_SEGMENT(JB1_q[3]_data_in, JB1_q[3]_write_enable, JB1_q[3]_clock_0, JB1_q[3]_clock_1, , , , , VCC, JB1_q[3]_write_address, JB1_q[3]_read_address);


--ME1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
ME1_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[3] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[3]_write_address, ME1_q[3]_read_address);


--Y1L155 is slaveregister:slaveregister_inst|Mux_655_rtl_472_rtl_802~0
--operation mode is normal

Y1L155 = B1L91Q & (B1L71Q # JB1_q[3]) # !B1L91Q & !B1L71Q & ME1_q[3];


--JB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB2_q[3]_data_in = C2L4;
JB2_q[3]_write_enable = A1L722;
JB2_q[3]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[3]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[3]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[3] = MEMORY_SEGMENT(JB2_q[3]_data_in, JB2_q[3]_write_enable, JB2_q[3]_clock_0, JB2_q[3]_clock_1, , , , , VCC, JB2_q[3]_write_address, JB2_q[3]_read_address);


--Y1L255 is slaveregister:slaveregister_inst|Mux_655_rtl_472_rtl_802~1
--operation mode is normal

Y1L255 = Y1L155 & (JB2_q[3] # !B1L71Q) # !Y1L155 & A1L262 & B1L71Q;


--JB6_q[3] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB6_q[3]_data_in = N1L4;
JB6_q[3]_write_enable = A1L522;
JB6_q[3]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[3]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[3]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[3] = MEMORY_SEGMENT(JB6_q[3]_data_in, JB6_q[3]_write_enable, JB6_q[3]_clock_0, JB6_q[3]_clock_1, , , , , VCC, JB6_q[3]_write_address, JB6_q[3]_read_address);


--A1L863 is rtl~9924
--operation mode is normal

A1L863 = A1L953 & (JB6_q[3] # Y1L192 & Y1L255) # !A1L953 & Y1L192 & Y1L255;


--JB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB1_q[4]_data_in = C1L5;
JB1_q[4]_write_enable = A1L622;
JB1_q[4]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[4]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[4]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[4] = MEMORY_SEGMENT(JB1_q[4]_data_in, JB1_q[4]_write_enable, JB1_q[4]_clock_0, JB1_q[4]_clock_1, , , , , VCC, JB1_q[4]_write_address, JB1_q[4]_read_address);


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4]
--operation mode is normal

Y1_command_4_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L163 is rtl~9836
--operation mode is normal

A1L163 = B1L21Q & !B1L8Q & !B1L9Q & !B1L01Q;


--A1L063 is rtl~9834
--operation mode is normal

A1L063 = B1L01Q & (B1L8Q $ !B1L9Q);


--JB3_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[4]
JB3_q[4]_data_in = FD1_dffs[4];
JB3_q[4]_write_enable = EC1_valid_wreq;
JB3_q[4]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[4]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[4]_clear_0 = TB1L7;
JB3_q[4]_clock_enable_1 = EC1_valid_rreq;
JB3_q[4]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[4]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[4] = MEMORY_SEGMENT(JB3_q[4]_data_in, JB3_q[4]_write_enable, JB3_q[4]_clock_0, JB3_q[4]_clock_1, JB3_q[4]_clear_0, , , JB3_q[4]_clock_enable_1, VCC, JB3_q[4]_write_address, JB3_q[4]_read_address);


--A1L243 is rtl~2157
--operation mode is normal

A1L243 = A1L063 & (B1L9Q & JB3_q[4] # !B1L9Q & Y1_com_ctrl_local[4]);


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

Y1_command_3_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Q1L69Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0
--operation mode is normal

Q1L69Q_lut_out = GB63_sload_path[4];
Q1L69Q = DFFE(Q1L69Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L933 is rtl~2141
--operation mode is normal

A1L933 = Y1_command_3_local[4] & (Q1L69Q # B1L9Q) # !Y1_command_3_local[4] & Q1L69Q & !B1L9Q;


--Q1L57Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0
--operation mode is normal

Q1L57Q_lut_out = GB53_sload_path[4];
Q1L57Q = DFFE(Q1L57Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L043 is rtl~2151
--operation mode is normal

A1L043 = B1L8Q & Q1L57Q & !B1L9Q # !B1L8Q & A1L933;


--A1L143 is rtl~2156
--operation mode is normal

A1L143 = A1L243 # A1L043 & !B1L01Q;


--A1L313 is rtl~1805
--operation mode is normal

A1L313 = Y1_command_4_local[4] & (A1L163 # A1L143 & !B1L21Q) # !Y1_command_4_local[4] & A1L143 & !B1L21Q;


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0
--operation mode is normal

J1L68Q_lut_out = GB93_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L57Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0
--operation mode is normal

P1L57Q_lut_out = GB33_sload_path[4];
P1L57Q = DFFE(P1L57Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L474 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_674~10
--operation mode is normal

Y1L474 = B1L01Q & (B1L21Q & J1L68Q # !B1L21Q & P1L57Q);


--Y1L374 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_674~9
--operation mode is normal

Y1L374 = Y1L474 # GB93_sload_path[36] & B1L21Q & !B1L01Q;


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

Y1_command_2_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

Y1_command_1_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L774 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_675~10
--operation mode is normal

Y1L774 = !B1L21Q & (B1L01Q & Y1_command_2_local[4] # !B1L01Q & Y1_command_1_local[4]);


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0
--operation mode is normal

J1L5Q_lut_out = GB93_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L674 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_675~9
--operation mode is normal

Y1L674 = Y1L774 # J1L5Q & B1L21Q & !B1L01Q;


--P1L69Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0
--operation mode is normal

P1L69Q_lut_out = GB43_sload_path[4];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

Y1_command_0_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L174 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_673~0
--operation mode is normal

Y1L174 = B1L01Q & (B1L21Q # P1L69Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[4];


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0
--operation mode is normal

J1L45Q_lut_out = GB93_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L274 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_673~1
--operation mode is normal

Y1L274 = Y1L174 & (J1L45Q # !B1L21Q) # !Y1L174 & GB93_sload_path[4] & B1L21Q;


--Y1L964 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_672~0
--operation mode is normal

Y1L964 = B1L9Q & (B1L8Q # Y1L674) # !B1L9Q & !B1L8Q & Y1L274;


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0
--operation mode is normal

J1L73Q_lut_out = GB93_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L072 is rtl~1230
--operation mode is normal

A1L072 = J1L73Q & B1L21Q & !B1L01Q;


--Y1L074 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_672~1
--operation mode is normal

Y1L074 = Y1L964 & (A1L072 # !B1L8Q) # !Y1L964 & Y1L374 & B1L8Q;


--A1L413 is rtl~1810
--operation mode is normal

A1L413 = A1L313 & (Y1L074 # B1L11Q) # !A1L313 & Y1L074 & !B1L11Q;


--ME1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
ME1_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[4] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[4]_write_address, ME1_q[4]_read_address);


--Y1L945 is slaveregister:slaveregister_inst|Mux_654_rtl_475_rtl_805~0
--operation mode is normal

Y1L945 = B1L71Q & (B1L91Q # A1L413) # !B1L71Q & !B1L91Q & ME1_q[4];


--JB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB2_q[4]_data_in = C2L5;
JB2_q[4]_write_enable = A1L722;
JB2_q[4]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[4]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[4]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[4] = MEMORY_SEGMENT(JB2_q[4]_data_in, JB2_q[4]_write_enable, JB2_q[4]_clock_0, JB2_q[4]_clock_1, , , , , VCC, JB2_q[4]_write_address, JB2_q[4]_read_address);


--Y1L055 is slaveregister:slaveregister_inst|Mux_654_rtl_475_rtl_805~1
--operation mode is normal

Y1L055 = Y1L945 & (JB2_q[4] # !B1L91Q) # !Y1L945 & JB1_q[4] & B1L91Q;


--JB6_q[4] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB6_q[4]_data_in = N1L5;
JB6_q[4]_write_enable = A1L522;
JB6_q[4]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[4]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[4]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[4] = MEMORY_SEGMENT(JB6_q[4]_data_in, JB6_q[4]_write_enable, JB6_q[4]_clock_0, JB6_q[4]_clock_1, , , , , VCC, JB6_q[4]_write_address, JB6_q[4]_read_address);


--A1L963 is rtl~9947
--operation mode is normal

A1L963 = A1L953 & (JB6_q[4] # Y1L192 & Y1L055) # !A1L953 & Y1L192 & Y1L055;


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5]
--operation mode is normal

Y1_command_4_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L513 is rtl~1822
--operation mode is normal

A1L513 = A1L163 & (Y1_command_4_local[5] # !B1L21Q & !A1L283) # !A1L163 & !B1L21Q & !A1L283;


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0
--operation mode is normal

J1L78Q_lut_out = GB93_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L67Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0
--operation mode is normal

P1L67Q_lut_out = GB33_sload_path[5];
P1L67Q = DFFE(P1L67Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L664 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_684~10
--operation mode is normal

Y1L664 = B1L01Q & (B1L21Q & J1L78Q # !B1L21Q & P1L67Q);


--Y1L564 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_684~9
--operation mode is normal

Y1L564 = Y1L664 # GB93_sload_path[37] & B1L21Q & !B1L01Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

Y1_command_2_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

Y1_command_1_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L864 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_685~10
--operation mode is normal

Y1L864 = !B1L21Q & (B1L01Q & Y1_command_2_local[5] # !B1L01Q & Y1_command_1_local[5]);


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0
--operation mode is normal

J1L6Q_lut_out = GB93_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L764 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_685~9
--operation mode is normal

Y1L764 = Y1L864 # J1L6Q & B1L21Q & !B1L01Q;


--P1L79Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0
--operation mode is normal

P1L79Q_lut_out = GB43_sload_path[5];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

Y1_command_0_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L364 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_683~0
--operation mode is normal

Y1L364 = B1L01Q & (B1L21Q # P1L79Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[5];


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0
--operation mode is normal

J1L55Q_lut_out = GB93_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L464 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_683~1
--operation mode is normal

Y1L464 = Y1L364 & (J1L55Q # !B1L21Q) # !Y1L364 & GB93_sload_path[5] & B1L21Q;


--Y1L164 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_682~0
--operation mode is normal

Y1L164 = B1L9Q & (B1L8Q # Y1L764) # !B1L9Q & !B1L8Q & Y1L464;


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0
--operation mode is normal

J1L83Q_lut_out = GB93_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L172 is rtl~1231
--operation mode is normal

A1L172 = J1L83Q & B1L21Q & !B1L01Q;


--Y1L264 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_682~1
--operation mode is normal

Y1L264 = Y1L164 & (A1L172 # !B1L8Q) # !Y1L164 & Y1L564 & B1L8Q;


--A1L613 is rtl~1827
--operation mode is normal

A1L613 = A1L513 & (Y1L264 # B1L11Q) # !A1L513 & Y1L264 & !B1L11Q;


--JB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB1_q[5]_data_in = C1L6;
JB1_q[5]_write_enable = A1L622;
JB1_q[5]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[5]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[5]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[5] = MEMORY_SEGMENT(JB1_q[5]_data_in, JB1_q[5]_write_enable, JB1_q[5]_clock_0, JB1_q[5]_clock_1, , , , , VCC, JB1_q[5]_write_address, JB1_q[5]_read_address);


--ME1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
ME1_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[5] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[5]_write_address, ME1_q[5]_read_address);


--Y1L745 is slaveregister:slaveregister_inst|Mux_653_rtl_478_rtl_808~0
--operation mode is normal

Y1L745 = B1L91Q & (B1L71Q # JB1_q[5]) # !B1L91Q & !B1L71Q & ME1_q[5];


--JB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB2_q[5]_data_in = C2L6;
JB2_q[5]_write_enable = A1L722;
JB2_q[5]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[5]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[5]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[5] = MEMORY_SEGMENT(JB2_q[5]_data_in, JB2_q[5]_write_enable, JB2_q[5]_clock_0, JB2_q[5]_clock_1, , , , , VCC, JB2_q[5]_write_address, JB2_q[5]_read_address);


--Y1L845 is slaveregister:slaveregister_inst|Mux_653_rtl_478_rtl_808~1
--operation mode is normal

Y1L845 = Y1L745 & (JB2_q[5] # !B1L71Q) # !Y1L745 & A1L613 & B1L71Q;


--JB6_q[5] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB6_q[5]_data_in = N1L6;
JB6_q[5]_write_enable = A1L522;
JB6_q[5]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[5]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[5]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[5] = MEMORY_SEGMENT(JB6_q[5]_data_in, JB6_q[5]_write_enable, JB6_q[5]_clock_0, JB6_q[5]_clock_1, , , , , VCC, JB6_q[5]_write_address, JB6_q[5]_read_address);


--A1L073 is rtl~9959
--operation mode is normal

A1L073 = A1L953 & (JB6_q[5] # Y1L192 & Y1L845) # !A1L953 & Y1L192 & Y1L845;


--JB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB1_q[6]_data_in = C1L7;
JB1_q[6]_write_enable = A1L622;
JB1_q[6]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[6]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[6]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[6] = MEMORY_SEGMENT(JB1_q[6]_data_in, JB1_q[6]_write_enable, JB1_q[6]_clock_0, JB1_q[6]_clock_1, , , , , VCC, JB1_q[6]_write_address, JB1_q[6]_read_address);


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

Y1_command_3_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L852 is rtl~167
--operation mode is normal

A1L852 = Y1_command_3_local[6] & !B1L8Q & !B1L21Q;


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

Y1_command_2_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--A1L752 is rtl~166
--operation mode is normal

A1L752 = Y1_command_2_local[6] & !B1L8Q & !B1L21Q;


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0
--operation mode is normal

J1L7Q_lut_out = GB93_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

Y1_command_1_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L064 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_698~10
--operation mode is normal

Y1L064 = !B1L8Q & (B1L21Q & J1L7Q # !B1L21Q & Y1_command_1_local[6]);


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0
--operation mode is normal

J1L93Q_lut_out = GB93_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L954 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_698~9
--operation mode is normal

Y1L954 = Y1L064 # J1L93Q & B1L8Q & B1L21Q;


--Y1L754 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_697~0
--operation mode is normal

Y1L754 = B1L01Q & (B1L11Q # A1L752) # !B1L01Q & !B1L11Q & Y1L954;


--JB3_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[6]
JB3_q[6]_data_in = FD1_dffs[6];
JB3_q[6]_write_enable = EC1_valid_wreq;
JB3_q[6]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[6]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[6]_clear_0 = TB1L7;
JB3_q[6]_clock_enable_1 = EC1_valid_rreq;
JB3_q[6]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[6]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[6] = MEMORY_SEGMENT(JB3_q[6]_data_in, JB3_q[6]_write_enable, JB3_q[6]_clock_0, JB3_q[6]_clock_1, JB3_q[6]_clear_0, , , JB3_q[6]_clock_enable_1, VCC, JB3_q[6]_write_address, JB3_q[6]_read_address);


--A1L962 is rtl~1229
--operation mode is normal

A1L962 = JB3_q[6] & B1L8Q & !B1L21Q;


--Y1L854 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_697~1
--operation mode is normal

Y1L854 = Y1L754 & (A1L962 # !B1L11Q) # !Y1L754 & A1L852 & B1L11Q;


--Q1L77Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0
--operation mode is normal

Q1L77Q_lut_out = GB53_sload_path[6];
Q1L77Q = DFFE(Q1L77Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L89Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0
--operation mode is normal

Q1L89Q_lut_out = GB63_sload_path[6];
Q1L89Q = DFFE(Q1L89Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L554 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_695~0
--operation mode is normal

Y1L554 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[6]) # !B1L01Q & !B1L8Q & Q1L89Q;


--Y1L654 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_695~1
--operation mode is normal

Y1L654 = Y1L554 & (GB5_pre_out[9] # !B1L8Q) # !Y1L554 & Q1L77Q & B1L8Q;


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0
--operation mode is normal

J1L65Q_lut_out = GB93_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L354 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_694~0
--operation mode is normal

Y1L354 = B1L01Q & (B1L8Q # J1L65Q) # !B1L01Q & !B1L8Q & GB93_sload_path[6];


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0
--operation mode is normal

J1L88Q_lut_out = GB93_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L454 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_694~1
--operation mode is normal

Y1L454 = Y1L354 & (J1L88Q # !B1L8Q) # !Y1L354 & GB93_sload_path[38] & B1L8Q;


--P1L77Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0
--operation mode is normal

P1L77Q_lut_out = GB33_sload_path[6];
P1L77Q = DFFE(P1L77Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L89Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0
--operation mode is normal

P1L89Q_lut_out = GB43_sload_path[6];
P1L89Q = DFFE(P1L89Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

Y1_command_0_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L154 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_693~4
--operation mode is normal

Y1L154 = P1L89Q & (Y1_command_0_local[6] # B1L01Q) # !P1L89Q & Y1_command_0_local[6] & !B1L01Q;


--Y1L254 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_693~9
--operation mode is normal

Y1L254 = B1L8Q & B1L01Q & P1L77Q # !B1L8Q & Y1L154;


--Y1L944 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_692~0
--operation mode is normal

Y1L944 = B1L21Q & (B1L11Q # Y1L454) # !B1L21Q & !B1L11Q & Y1L254;


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6]
--operation mode is normal

Y1_command_4_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L652 is rtl~165
--operation mode is normal

A1L652 = Y1_command_4_local[6] & !B1L8Q & !B1L01Q;


--Y1L054 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_692~1
--operation mode is normal

Y1L054 = Y1L944 & (A1L652 # !B1L11Q) # !Y1L944 & Y1L654 & B1L11Q;


--A1L362 is rtl~415
--operation mode is normal

A1L362 = Y1L854 & (Y1L054 # B1L9Q) # !Y1L854 & Y1L054 & !B1L9Q;


--ME1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
ME1_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[6] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[6]_write_address, ME1_q[6]_read_address);


--Y1L545 is slaveregister:slaveregister_inst|Mux_652_rtl_481_rtl_811~0
--operation mode is normal

Y1L545 = B1L71Q & (B1L91Q # A1L362) # !B1L71Q & !B1L91Q & ME1_q[6];


--JB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB2_q[6]_data_in = C2L7;
JB2_q[6]_write_enable = A1L722;
JB2_q[6]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[6]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[6]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[6] = MEMORY_SEGMENT(JB2_q[6]_data_in, JB2_q[6]_write_enable, JB2_q[6]_clock_0, JB2_q[6]_clock_1, , , , , VCC, JB2_q[6]_write_address, JB2_q[6]_read_address);


--Y1L645 is slaveregister:slaveregister_inst|Mux_652_rtl_481_rtl_811~1
--operation mode is normal

Y1L645 = Y1L545 & (JB2_q[6] # !B1L91Q) # !Y1L545 & JB1_q[6] & B1L91Q;


--JB6_q[6] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB6_q[6]_data_in = N1L7;
JB6_q[6]_write_enable = A1L522;
JB6_q[6]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[6]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[6]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[6] = MEMORY_SEGMENT(JB6_q[6]_data_in, JB6_q[6]_write_enable, JB6_q[6]_clock_0, JB6_q[6]_clock_1, , , , , VCC, JB6_q[6]_write_address, JB6_q[6]_read_address);


--A1L173 is rtl~9971
--operation mode is normal

A1L173 = A1L953 & (JB6_q[6] # Y1L192 & Y1L645) # !A1L953 & Y1L192 & Y1L645;


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7]
--operation mode is normal

Y1_command_4_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L713 is rtl~1839
--operation mode is normal

A1L713 = A1L163 & (Y1_command_4_local[7] # !B1L21Q & !A1L383) # !A1L163 & !B1L21Q & !A1L383;


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0
--operation mode is normal

J1L98Q_lut_out = GB93_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L87Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0
--operation mode is normal

P1L87Q_lut_out = GB33_sload_path[7];
P1L87Q = DFFE(P1L87Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L644 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_704~10
--operation mode is normal

Y1L644 = B1L01Q & (B1L21Q & J1L98Q # !B1L21Q & P1L87Q);


--Y1L544 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_704~9
--operation mode is normal

Y1L544 = Y1L644 # GB93_sload_path[39] & B1L21Q & !B1L01Q;


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

Y1_command_2_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

Y1_command_1_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L844 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_705~10
--operation mode is normal

Y1L844 = !B1L21Q & (B1L01Q & Y1_command_2_local[7] # !B1L01Q & Y1_command_1_local[7]);


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0
--operation mode is normal

J1L8Q_lut_out = GB93_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L744 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_705~9
--operation mode is normal

Y1L744 = Y1L844 # J1L8Q & B1L21Q & !B1L01Q;


--P1L99Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0
--operation mode is normal

P1L99Q_lut_out = GB43_sload_path[7];
P1L99Q = DFFE(P1L99Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

Y1_command_0_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L344 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_703~0
--operation mode is normal

Y1L344 = B1L01Q & (B1L21Q # P1L99Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[7];


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0
--operation mode is normal

J1L75Q_lut_out = GB93_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L444 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_703~1
--operation mode is normal

Y1L444 = Y1L344 & (J1L75Q # !B1L21Q) # !Y1L344 & GB93_sload_path[7] & B1L21Q;


--Y1L144 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_702~0
--operation mode is normal

Y1L144 = B1L9Q & (B1L8Q # Y1L744) # !B1L9Q & !B1L8Q & Y1L444;


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0
--operation mode is normal

J1L04Q_lut_out = GB93_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L272 is rtl~1232
--operation mode is normal

A1L272 = J1L04Q & B1L21Q & !B1L01Q;


--Y1L244 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_702~1
--operation mode is normal

Y1L244 = Y1L144 & (A1L272 # !B1L8Q) # !Y1L144 & Y1L544 & B1L8Q;


--A1L813 is rtl~1844
--operation mode is normal

A1L813 = A1L713 & (Y1L244 # B1L11Q) # !A1L713 & Y1L244 & !B1L11Q;


--JB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB1_q[7]_data_in = C1L8;
JB1_q[7]_write_enable = A1L622;
JB1_q[7]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[7]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[7]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[7] = MEMORY_SEGMENT(JB1_q[7]_data_in, JB1_q[7]_write_enable, JB1_q[7]_clock_0, JB1_q[7]_clock_1, , , , , VCC, JB1_q[7]_write_address, JB1_q[7]_read_address);


--ME1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
ME1_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[7] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[7]_write_address, ME1_q[7]_read_address);


--Y1L345 is slaveregister:slaveregister_inst|Mux_651_rtl_484_rtl_814~0
--operation mode is normal

Y1L345 = B1L91Q & (B1L71Q # JB1_q[7]) # !B1L91Q & !B1L71Q & ME1_q[7];


--JB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB2_q[7]_data_in = C2L8;
JB2_q[7]_write_enable = A1L722;
JB2_q[7]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[7]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[7]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[7] = MEMORY_SEGMENT(JB2_q[7]_data_in, JB2_q[7]_write_enable, JB2_q[7]_clock_0, JB2_q[7]_clock_1, , , , , VCC, JB2_q[7]_write_address, JB2_q[7]_read_address);


--Y1L445 is slaveregister:slaveregister_inst|Mux_651_rtl_484_rtl_814~1
--operation mode is normal

Y1L445 = Y1L345 & (JB2_q[7] # !B1L71Q) # !Y1L345 & A1L813 & B1L71Q;


--JB6_q[7] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB6_q[7]_data_in = N1L8;
JB6_q[7]_write_enable = A1L522;
JB6_q[7]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[7]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[7]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[7] = MEMORY_SEGMENT(JB6_q[7]_data_in, JB6_q[7]_write_enable, JB6_q[7]_clock_0, JB6_q[7]_clock_1, , , , , VCC, JB6_q[7]_write_address, JB6_q[7]_read_address);


--A1L273 is rtl~9983
--operation mode is normal

A1L273 = A1L953 & (JB6_q[7] # Y1L192 & Y1L445) # !A1L953 & Y1L192 & Y1L445;


--JB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB1_q[8]_data_in = C1L9;
JB1_q[8]_write_enable = A1L622;
JB1_q[8]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[8]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[8]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[8] = MEMORY_SEGMENT(JB1_q[8]_data_in, JB1_q[8]_write_enable, JB1_q[8]_clock_0, JB1_q[8]_clock_1, , , , , VCC, JB1_q[8]_write_address, JB1_q[8]_read_address);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8]
--operation mode is normal

Y1_command_4_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L373 is rtl~9991
--operation mode is normal

A1L373 = B1L21Q & !B1L8Q & !B1L01Q & !B1L9Q;


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

Y1_command_3_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L443 is rtl~8455
--operation mode is normal

A1L443 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & !B1L8Q & Y1_command_3_local[8]);


--Q1L97Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0
--operation mode is normal

Q1L97Q_lut_out = GB53_sload_path[8];
Q1L97Q = DFFE(Q1L97Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L001Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0
--operation mode is normal

Q1L001Q_lut_out = GB63_sload_path[8];
Q1L001Q = DFFE(Q1L001Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L934 is slaveregister:slaveregister_inst|Mux_350_rtl_439_rtl_718~0
--operation mode is normal

Y1L934 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[8]) # !B1L01Q & !B1L8Q & Q1L001Q;


--Y1L044 is slaveregister:slaveregister_inst|Mux_350_rtl_439_rtl_718~1
--operation mode is normal

Y1L044 = Y1L934 & (GB8_sload_path[0] # !B1L8Q) # !Y1L934 & Q1L97Q & B1L8Q;


--A1L343 is rtl~8453
--operation mode is normal

A1L343 = A1L443 # Y1L044 & !B1L9Q;


--A1L543 is rtl~8458
--operation mode is normal

A1L543 = Y1_command_4_local[8] & (A1L373 # A1L343 & !B1L21Q) # !Y1_command_4_local[8] & A1L343 & !B1L21Q;


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0
--operation mode is normal

J1L9Q_lut_out = GB93_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

Y1_command_1_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L834 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_715~10
--operation mode is normal

Y1L834 = !B1L8Q & (B1L21Q & J1L9Q # !B1L21Q & Y1_command_1_local[8]);


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0
--operation mode is normal

J1L14Q_lut_out = GB93_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L734 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_715~9
--operation mode is normal

Y1L734 = Y1L834 # J1L14Q & B1L8Q & B1L21Q;


--P1L97Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0
--operation mode is normal

P1L97Q_lut_out = GB33_sload_path[8];
P1L97Q = DFFE(P1L97Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0
--operation mode is normal

J1L85Q_lut_out = GB93_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L001Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0
--operation mode is normal

P1L001Q_lut_out = GB43_sload_path[8];
P1L001Q = DFFE(P1L001Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L534 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_714~0
--operation mode is normal

Y1L534 = B1L21Q & (B1L8Q # J1L85Q) # !B1L21Q & !B1L8Q & P1L001Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0
--operation mode is normal

J1L09Q_lut_out = GB93_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L634 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_714~1
--operation mode is normal

Y1L634 = Y1L534 & (J1L09Q # !B1L8Q) # !Y1L534 & P1L97Q & B1L8Q;


--DB2L3Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

DB2L3Q_lut_out = !BB2L821Q & (DB2L9 # !H1L8 & !DB2_enable_disc_sig);
DB2L3Q = DFFE(DB2L3Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

Y1_command_0_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L334 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_713~0
--operation mode is normal

Y1L334 = B1L21Q & (B1L8Q # GB93_sload_path[8]) # !B1L21Q & !B1L8Q & Y1_command_0_local[8];


--Y1L434 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_713~1
--operation mode is normal

Y1L434 = Y1L334 & (GB93_sload_path[40] # !B1L8Q) # !Y1L334 & DB2L3Q & B1L8Q;


--Y1L134 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_712~0
--operation mode is normal

Y1L134 = B1L01Q & (B1L9Q # Y1L634) # !B1L01Q & !B1L9Q & Y1L434;


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

Y1_command_2_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--A1L372 is rtl~1425
--operation mode is normal

A1L372 = !B1L21Q & (B1L8Q & COINC_DOWN_A # !B1L8Q & Y1_command_2_local[8]);


--Y1L234 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_712~1
--operation mode is normal

Y1L234 = Y1L134 & (A1L372 # !B1L9Q) # !Y1L134 & Y1L734 & B1L9Q;


--A1L643 is rtl~8463
--operation mode is normal

A1L643 = A1L543 & (Y1L234 # B1L11Q) # !A1L543 & Y1L234 & !B1L11Q;


--ME1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
ME1_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[8] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[8]_write_address, ME1_q[8]_read_address);


--Y1L145 is slaveregister:slaveregister_inst|Mux_650_rtl_487_rtl_817~0
--operation mode is normal

Y1L145 = B1L71Q & (B1L91Q # A1L643) # !B1L71Q & !B1L91Q & ME1_q[8];


--JB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB2_q[8]_data_in = C2L9;
JB2_q[8]_write_enable = A1L722;
JB2_q[8]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[8]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[8]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[8] = MEMORY_SEGMENT(JB2_q[8]_data_in, JB2_q[8]_write_enable, JB2_q[8]_clock_0, JB2_q[8]_clock_1, , , , , VCC, JB2_q[8]_write_address, JB2_q[8]_read_address);


--Y1L245 is slaveregister:slaveregister_inst|Mux_650_rtl_487_rtl_817~1
--operation mode is normal

Y1L245 = Y1L145 & (JB2_q[8] # !B1L91Q) # !Y1L145 & JB1_q[8] & B1L91Q;


--JB6_q[8] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB6_q[8]_data_in = N1L9;
JB6_q[8]_write_enable = A1L522;
JB6_q[8]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[8]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[8]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[8] = MEMORY_SEGMENT(JB6_q[8]_data_in, JB6_q[8]_write_enable, JB6_q[8]_clock_0, JB6_q[8]_clock_1, , , , , VCC, JB6_q[8]_write_address, JB6_q[8]_read_address);


--A1L473 is rtl~10004
--operation mode is normal

A1L473 = A1L953 & (JB6_q[8] # Y1L192 & Y1L245) # !A1L953 & Y1L192 & Y1L245;


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9]
--operation mode is normal

Y1_command_4_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

Y1_command_3_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L023 is rtl~1868
--operation mode is normal

A1L023 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[9]);


--Q1L08Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0
--operation mode is normal

Q1L08Q_lut_out = GB53_sload_path[9];
Q1L08Q = DFFE(Q1L08Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !PE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0
--operation mode is normal

Q1L101Q_lut_out = GB63_sload_path[9];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L924 is slaveregister:slaveregister_inst|Mux_349_rtl_442_rtl_728~0
--operation mode is normal

Y1L924 = B1L01Q & (B1L8Q # !Y1_com_ctrl_local[9]) # !B1L01Q & !B1L8Q & Q1L101Q;


--Y1L034 is slaveregister:slaveregister_inst|Mux_349_rtl_442_rtl_728~1
--operation mode is normal

Y1L034 = Y1L924 & (GB8_pre_out[1] # !B1L8Q) # !Y1L924 & Q1L08Q & B1L8Q;


--A1L913 is rtl~1867
--operation mode is normal

A1L913 = A1L023 # Y1L034 & !B1L9Q;


--A1L123 is rtl~1871
--operation mode is normal

A1L123 = A1L373 & (Y1_command_4_local[9] # A1L913 & !B1L21Q) # !A1L373 & A1L913 & !B1L21Q;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0
--operation mode is normal

J1L19Q_lut_out = GB93_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L08Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0
--operation mode is normal

P1L08Q_lut_out = GB33_sload_path[9];
P1L08Q = DFFE(P1L08Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L624 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_724~10
--operation mode is normal

Y1L624 = B1L01Q & (B1L21Q & J1L19Q # !B1L21Q & P1L08Q);


--Y1L524 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_724~9
--operation mode is normal

Y1L524 = Y1L624 # GB93_sload_path[41] & B1L21Q & !B1L01Q;


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

Y1_command_2_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

Y1_command_1_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L824 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_725~10
--operation mode is normal

Y1L824 = !B1L21Q & (B1L01Q & Y1_command_2_local[9] # !B1L01Q & Y1_command_1_local[9]);


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0
--operation mode is normal

J1L01Q_lut_out = GB93_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L724 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_725~9
--operation mode is normal

Y1L724 = Y1L824 # J1L01Q & B1L21Q & !B1L01Q;


--P1L101Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0
--operation mode is normal

P1L101Q_lut_out = GB43_sload_path[9];
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

Y1_command_0_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L324 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_723~0
--operation mode is normal

Y1L324 = B1L01Q & (B1L21Q # P1L101Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[9];


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0
--operation mode is normal

J1L95Q_lut_out = GB93_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L424 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_723~1
--operation mode is normal

Y1L424 = Y1L324 & (J1L95Q # !B1L21Q) # !Y1L324 & GB93_sload_path[9] & B1L21Q;


--Y1L124 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_722~0
--operation mode is normal

Y1L124 = B1L9Q & (B1L8Q # Y1L724) # !B1L9Q & !B1L8Q & Y1L424;


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0
--operation mode is normal

J1L24Q_lut_out = GB93_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L472 is rtl~1444
--operation mode is normal

A1L472 = B1L21Q & J1L24Q & !B1L01Q # !B1L21Q & COINC_DOWN_ABAR & B1L01Q;


--Y1L224 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_722~1
--operation mode is normal

Y1L224 = Y1L124 & (A1L472 # !B1L8Q) # !Y1L124 & Y1L524 & B1L8Q;


--A1L223 is rtl~1876
--operation mode is normal

A1L223 = A1L123 & (Y1L224 # B1L11Q) # !A1L123 & Y1L224 & !B1L11Q;


--JB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB1_q[9]_data_in = C1L01;
JB1_q[9]_write_enable = A1L622;
JB1_q[9]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[9]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[9]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[9] = MEMORY_SEGMENT(JB1_q[9]_data_in, JB1_q[9]_write_enable, JB1_q[9]_clock_0, JB1_q[9]_clock_1, , , , , VCC, JB1_q[9]_write_address, JB1_q[9]_read_address);


--ME1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
ME1_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[9] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[9]_write_address, ME1_q[9]_read_address);


--Y1L935 is slaveregister:slaveregister_inst|Mux_649_rtl_490_rtl_820~0
--operation mode is normal

Y1L935 = B1L91Q & (B1L71Q # JB1_q[9]) # !B1L91Q & !B1L71Q & ME1_q[9];


--JB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB2_q[9]_data_in = C2L01;
JB2_q[9]_write_enable = A1L722;
JB2_q[9]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[9]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[9]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[9] = MEMORY_SEGMENT(JB2_q[9]_data_in, JB2_q[9]_write_enable, JB2_q[9]_clock_0, JB2_q[9]_clock_1, , , , , VCC, JB2_q[9]_write_address, JB2_q[9]_read_address);


--Y1L045 is slaveregister:slaveregister_inst|Mux_649_rtl_490_rtl_820~1
--operation mode is normal

Y1L045 = Y1L935 & (JB2_q[9] # !B1L71Q) # !Y1L935 & A1L223 & B1L71Q;


--JB6_q[9] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB6_q[9]_data_in = N1L01;
JB6_q[9]_write_enable = A1L522;
JB6_q[9]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[9]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[9]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[9] = MEMORY_SEGMENT(JB6_q[9]_data_in, JB6_q[9]_write_enable, JB6_q[9]_clock_0, JB6_q[9]_clock_1, , , , , VCC, JB6_q[9]_write_address, JB6_q[9]_read_address);


--A1L573 is rtl~10016
--operation mode is normal

A1L573 = A1L953 & (JB6_q[9] # Y1L192 & Y1L045) # !A1L953 & Y1L192 & Y1L045;


--JB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB1_q[10]_data_in = C1L11;
JB1_q[10]_write_enable = A1L622;
JB1_q[10]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[10]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[10]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[10] = MEMORY_SEGMENT(JB1_q[10]_data_in, JB1_q[10]_write_enable, JB1_q[10]_clock_0, JB1_q[10]_clock_1, , , , , VCC, JB1_q[10]_write_address, JB1_q[10]_read_address);


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10]
--operation mode is normal

Y1_command_4_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

Y1_command_3_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L843 is rtl~8712
--operation mode is normal

A1L843 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[10]);


--Q1L18Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0
--operation mode is normal

Q1L18Q_lut_out = GB53_sload_path[10];
Q1L18Q = DFFE(Q1L18Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !PE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0
--operation mode is normal

Q1L201Q_lut_out = GB63_sload_path[10];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L914 is slaveregister:slaveregister_inst|Mux_348_rtl_445_rtl_738~0
--operation mode is normal

Y1L914 = B1L01Q & (B1L8Q # !Y1_com_ctrl_local[10]) # !B1L01Q & !B1L8Q & Q1L201Q;


--Y1L024 is slaveregister:slaveregister_inst|Mux_348_rtl_445_rtl_738~1
--operation mode is normal

Y1L024 = Y1L914 & (GB8_pre_out[2] # !B1L8Q) # !Y1L914 & Q1L18Q & B1L8Q;


--A1L743 is rtl~8710
--operation mode is normal

A1L743 = A1L843 # Y1L024 & !B1L9Q;


--A1L943 is rtl~8715
--operation mode is normal

A1L943 = A1L373 & (Y1_command_4_local[10] # A1L743 & !B1L21Q) # !A1L373 & A1L743 & !B1L21Q;


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0
--operation mode is normal

J1L29Q_lut_out = GB93_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0
--operation mode is normal

P1L28Q_lut_out = GB33_sload_path[10];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L614 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_734~10
--operation mode is normal

Y1L614 = B1L01Q & (B1L21Q & J1L29Q # !B1L21Q & P1L28Q);


--Y1L514 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_734~9
--operation mode is normal

Y1L514 = Y1L614 # GB93_sload_path[42] & B1L21Q & !B1L01Q;


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

Y1_command_2_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

Y1_command_1_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L814 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_735~10
--operation mode is normal

Y1L814 = !B1L21Q & (B1L01Q & Y1_command_2_local[10] # !B1L01Q & Y1_command_1_local[10]);


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0
--operation mode is normal

J1L11Q_lut_out = GB93_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L714 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_735~9
--operation mode is normal

Y1L714 = Y1L814 # J1L11Q & B1L21Q & !B1L01Q;


--P1L201Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0
--operation mode is normal

P1L201Q_lut_out = GB43_sload_path[10];
P1L201Q = DFFE(P1L201Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

Y1_command_0_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L314 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_733~0
--operation mode is normal

Y1L314 = B1L01Q & (B1L21Q # P1L201Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[10];


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0
--operation mode is normal

J1L06Q_lut_out = GB93_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L414 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_733~1
--operation mode is normal

Y1L414 = Y1L314 & (J1L06Q # !B1L21Q) # !Y1L314 & GB93_sload_path[10] & B1L21Q;


--Y1L114 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_732~0
--operation mode is normal

Y1L114 = B1L9Q & (B1L8Q # Y1L714) # !B1L9Q & !B1L8Q & Y1L414;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0
--operation mode is normal

J1L34Q_lut_out = GB93_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L572 is rtl~1463
--operation mode is normal

A1L572 = B1L21Q & J1L34Q & !B1L01Q # !B1L21Q & COINC_DOWN_B & B1L01Q;


--Y1L214 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_732~1
--operation mode is normal

Y1L214 = Y1L114 & (A1L572 # !B1L8Q) # !Y1L114 & Y1L514 & B1L8Q;


--A1L053 is rtl~8720
--operation mode is normal

A1L053 = A1L943 & (Y1L214 # B1L11Q) # !A1L943 & Y1L214 & !B1L11Q;


--ME1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
ME1_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[10] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[10]_write_address, ME1_q[10]_read_address);


--Y1L735 is slaveregister:slaveregister_inst|Mux_648_rtl_493_rtl_823~0
--operation mode is normal

Y1L735 = B1L71Q & (B1L91Q # A1L053) # !B1L71Q & !B1L91Q & ME1_q[10];


--JB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB2_q[10]_data_in = C2L11;
JB2_q[10]_write_enable = A1L722;
JB2_q[10]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[10]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[10]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[10] = MEMORY_SEGMENT(JB2_q[10]_data_in, JB2_q[10]_write_enable, JB2_q[10]_clock_0, JB2_q[10]_clock_1, , , , , VCC, JB2_q[10]_write_address, JB2_q[10]_read_address);


--Y1L835 is slaveregister:slaveregister_inst|Mux_648_rtl_493_rtl_823~1
--operation mode is normal

Y1L835 = Y1L735 & (JB2_q[10] # !B1L91Q) # !Y1L735 & JB1_q[10] & B1L91Q;


--JB6_q[10] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB6_q[10]_data_in = N1L11;
JB6_q[10]_write_enable = A1L522;
JB6_q[10]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[10]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[10]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[10] = MEMORY_SEGMENT(JB6_q[10]_data_in, JB6_q[10]_write_enable, JB6_q[10]_clock_0, JB6_q[10]_clock_1, , , , , VCC, JB6_q[10]_write_address, JB6_q[10]_read_address);


--A1L673 is rtl~10028
--operation mode is normal

A1L673 = A1L953 & (JB6_q[10] # Y1L192 & Y1L835) # !A1L953 & Y1L192 & Y1L835;


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11]
--operation mode is normal

Y1_command_4_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

Y1_command_3_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L423 is rtl~1900
--operation mode is normal

A1L423 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[11]);


--Q1L28Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0
--operation mode is normal

Q1L28Q_lut_out = GB53_sload_path[11];
Q1L28Q = DFFE(Q1L28Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0
--operation mode is normal

Q1L301Q_lut_out = GB63_sload_path[11];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L904 is slaveregister:slaveregister_inst|Mux_347_rtl_448_rtl_748~0
--operation mode is normal

Y1L904 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[11]) # !B1L01Q & !B1L8Q & Q1L301Q;


--Y1L014 is slaveregister:slaveregister_inst|Mux_347_rtl_448_rtl_748~1
--operation mode is normal

Y1L014 = Y1L904 & (GB8_pre_out[3] # !B1L8Q) # !Y1L904 & Q1L28Q & B1L8Q;


--A1L323 is rtl~1899
--operation mode is normal

A1L323 = A1L423 # Y1L014 & !B1L9Q;


--A1L523 is rtl~1903
--operation mode is normal

A1L523 = A1L373 & (Y1_command_4_local[11] # A1L323 & !B1L21Q) # !A1L373 & A1L323 & !B1L21Q;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0
--operation mode is normal

J1L39Q_lut_out = GB93_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0
--operation mode is normal

P1L38Q_lut_out = GB33_sload_path[11];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L604 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_744~10
--operation mode is normal

Y1L604 = B1L01Q & (B1L21Q & J1L39Q # !B1L21Q & P1L38Q);


--Y1L504 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_744~9
--operation mode is normal

Y1L504 = Y1L604 # GB93_sload_path[43] & B1L21Q & !B1L01Q;


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

Y1_command_2_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

Y1_command_1_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L804 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_745~10
--operation mode is normal

Y1L804 = !B1L21Q & (B1L01Q & Y1_command_2_local[11] # !B1L01Q & Y1_command_1_local[11]);


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0
--operation mode is normal

J1L21Q_lut_out = GB93_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L704 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_745~9
--operation mode is normal

Y1L704 = Y1L804 # J1L21Q & B1L21Q & !B1L01Q;


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0
--operation mode is normal

P1L301Q_lut_out = GB43_sload_path[11];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

Y1_command_0_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L304 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_743~0
--operation mode is normal

Y1L304 = B1L01Q & (B1L21Q # P1L301Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[11];


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0
--operation mode is normal

J1L16Q_lut_out = GB93_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L404 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_743~1
--operation mode is normal

Y1L404 = Y1L304 & (J1L16Q # !B1L21Q) # !Y1L304 & GB93_sload_path[11] & B1L21Q;


--Y1L104 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_742~0
--operation mode is normal

Y1L104 = B1L9Q & (B1L8Q # Y1L704) # !B1L9Q & !B1L8Q & Y1L404;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0
--operation mode is normal

J1L44Q_lut_out = GB93_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L672 is rtl~1482
--operation mode is normal

A1L672 = B1L21Q & J1L44Q & !B1L01Q # !B1L21Q & COINC_DOWN_BBAR & B1L01Q;


--Y1L204 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_742~1
--operation mode is normal

Y1L204 = Y1L104 & (A1L672 # !B1L8Q) # !Y1L104 & Y1L504 & B1L8Q;


--A1L623 is rtl~1908
--operation mode is normal

A1L623 = A1L523 & (Y1L204 # B1L11Q) # !A1L523 & Y1L204 & !B1L11Q;


--JB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB1_q[11]_data_in = C1L21;
JB1_q[11]_write_enable = A1L622;
JB1_q[11]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[11]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[11]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[11] = MEMORY_SEGMENT(JB1_q[11]_data_in, JB1_q[11]_write_enable, JB1_q[11]_clock_0, JB1_q[11]_clock_1, , , , , VCC, JB1_q[11]_write_address, JB1_q[11]_read_address);


--ME1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
ME1_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[11] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[11]_write_address, ME1_q[11]_read_address);


--Y1L535 is slaveregister:slaveregister_inst|Mux_647_rtl_496_rtl_826~0
--operation mode is normal

Y1L535 = B1L91Q & (B1L71Q # JB1_q[11]) # !B1L91Q & !B1L71Q & ME1_q[11];


--JB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB2_q[11]_data_in = C2L21;
JB2_q[11]_write_enable = A1L722;
JB2_q[11]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[11]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[11]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[11] = MEMORY_SEGMENT(JB2_q[11]_data_in, JB2_q[11]_write_enable, JB2_q[11]_clock_0, JB2_q[11]_clock_1, , , , , VCC, JB2_q[11]_write_address, JB2_q[11]_read_address);


--Y1L635 is slaveregister:slaveregister_inst|Mux_647_rtl_496_rtl_826~1
--operation mode is normal

Y1L635 = Y1L535 & (JB2_q[11] # !B1L71Q) # !Y1L535 & A1L623 & B1L71Q;


--JB6_q[11] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB6_q[11]_data_in = N1L21;
JB6_q[11]_write_enable = A1L522;
JB6_q[11]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[11]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[11]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[11] = MEMORY_SEGMENT(JB6_q[11]_data_in, JB6_q[11]_write_enable, JB6_q[11]_clock_0, JB6_q[11]_clock_1, , , , , VCC, JB6_q[11]_write_address, JB6_q[11]_read_address);


--A1L773 is rtl~10040
--operation mode is normal

A1L773 = A1L953 & (JB6_q[11] # Y1L192 & Y1L635) # !A1L953 & Y1L192 & Y1L635;


--JB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB1_q[12]_data_in = C1L31;
JB1_q[12]_write_enable = A1L622;
JB1_q[12]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[12]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[12]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[12] = MEMORY_SEGMENT(JB1_q[12]_data_in, JB1_q[12]_write_enable, JB1_q[12]_clock_0, JB1_q[12]_clock_1, , , , , VCC, JB1_q[12]_write_address, JB1_q[12]_read_address);


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12]
--operation mode is normal

Y1_command_4_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

Y1_command_3_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L253 is rtl~8969
--operation mode is normal

A1L253 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[12]);


--Q1L38Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0
--operation mode is normal

Q1L38Q_lut_out = GB53_sload_path[12];
Q1L38Q = DFFE(Q1L38Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !PE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0
--operation mode is normal

Q1L401Q_lut_out = GB63_sload_path[12];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L993 is slaveregister:slaveregister_inst|Mux_346_rtl_451_rtl_758~0
--operation mode is normal

Y1L993 = B1L01Q & (B1L8Q # !Y1_com_ctrl_local[12]) # !B1L01Q & !B1L8Q & Q1L401Q;


--Y1L004 is slaveregister:slaveregister_inst|Mux_346_rtl_451_rtl_758~1
--operation mode is normal

Y1L004 = Y1L993 & (GB8_pre_out[4] # !B1L8Q) # !Y1L993 & Q1L38Q & B1L8Q;


--A1L153 is rtl~8967
--operation mode is normal

A1L153 = A1L253 # Y1L004 & !B1L9Q;


--A1L353 is rtl~8972
--operation mode is normal

A1L353 = A1L373 & (Y1_command_4_local[12] # A1L153 & !B1L21Q) # !A1L373 & A1L153 & !B1L21Q;


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0
--operation mode is normal

J1L49Q_lut_out = GB93_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0
--operation mode is normal

P1L48Q_lut_out = GB33_sload_path[12];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L693 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_754~10
--operation mode is normal

Y1L693 = B1L01Q & (B1L21Q & J1L49Q # !B1L21Q & P1L48Q);


--Y1L593 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_754~9
--operation mode is normal

Y1L593 = Y1L693 # GB93_sload_path[44] & B1L21Q & !B1L01Q;


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

Y1_command_1_local[12]_lut_out = !PE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L893 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_755~10
--operation mode is normal

Y1L893 = !B1L21Q & (B1L01Q & Y1_command_2_local[12] # !B1L01Q & !Y1_command_1_local[12]);


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0
--operation mode is normal

J1L31Q_lut_out = GB93_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L793 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_755~9
--operation mode is normal

Y1L793 = Y1L893 # J1L31Q & B1L21Q & !B1L01Q;


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0
--operation mode is normal

P1L401Q_lut_out = GB43_sload_path[12];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

Y1_command_0_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L393 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_753~0
--operation mode is normal

Y1L393 = B1L01Q & (B1L21Q # P1L401Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[12];


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0
--operation mode is normal

J1L26Q_lut_out = GB93_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L493 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_753~1
--operation mode is normal

Y1L493 = Y1L393 & (J1L26Q # !B1L21Q) # !Y1L393 & GB93_sload_path[12] & B1L21Q;


--Y1L193 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_752~0
--operation mode is normal

Y1L193 = B1L9Q & (B1L8Q # Y1L793) # !B1L9Q & !B1L8Q & Y1L493;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0
--operation mode is normal

J1L54Q_lut_out = GB93_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L772 is rtl~1501
--operation mode is normal

A1L772 = B1L21Q & J1L54Q & !B1L01Q # !B1L21Q & COINC_UP_A & B1L01Q;


--Y1L293 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_752~1
--operation mode is normal

Y1L293 = Y1L193 & (A1L772 # !B1L8Q) # !Y1L193 & Y1L593 & B1L8Q;


--A1L453 is rtl~8977
--operation mode is normal

A1L453 = A1L353 & (Y1L293 # B1L11Q) # !A1L353 & Y1L293 & !B1L11Q;


--ME1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
ME1_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[12] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[12]_write_address, ME1_q[12]_read_address);


--Y1L335 is slaveregister:slaveregister_inst|Mux_646_rtl_499_rtl_829~0
--operation mode is normal

Y1L335 = B1L71Q & (B1L91Q # A1L453) # !B1L71Q & !B1L91Q & ME1_q[12];


--JB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB2_q[12]_data_in = C2L31;
JB2_q[12]_write_enable = A1L722;
JB2_q[12]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[12]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[12]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[12] = MEMORY_SEGMENT(JB2_q[12]_data_in, JB2_q[12]_write_enable, JB2_q[12]_clock_0, JB2_q[12]_clock_1, , , , , VCC, JB2_q[12]_write_address, JB2_q[12]_read_address);


--Y1L435 is slaveregister:slaveregister_inst|Mux_646_rtl_499_rtl_829~1
--operation mode is normal

Y1L435 = Y1L335 & (JB2_q[12] # !B1L91Q) # !Y1L335 & JB1_q[12] & B1L91Q;


--JB6_q[12] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB6_q[12]_data_in = N1L31;
JB6_q[12]_write_enable = A1L522;
JB6_q[12]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[12]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[12]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[12] = MEMORY_SEGMENT(JB6_q[12]_data_in, JB6_q[12]_write_enable, JB6_q[12]_clock_0, JB6_q[12]_clock_1, , , , , VCC, JB6_q[12]_write_address, JB6_q[12]_read_address);


--A1L873 is rtl~10052
--operation mode is normal

A1L873 = A1L953 & (JB6_q[12] # Y1L192 & Y1L435) # !A1L953 & Y1L192 & Y1L435;


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13]
--operation mode is normal

Y1_command_4_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

Y1_command_3_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L823 is rtl~1932
--operation mode is normal

A1L823 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[13]);


--Q1L48Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0
--operation mode is normal

Q1L48Q_lut_out = GB53_sload_path[13];
Q1L48Q = DFFE(Q1L48Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0
--operation mode is normal

Q1L501Q_lut_out = GB63_sload_path[13];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L983 is slaveregister:slaveregister_inst|Mux_345_rtl_454_rtl_768~0
--operation mode is normal

Y1L983 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[13]) # !B1L01Q & !B1L8Q & Q1L501Q;


--Y1L093 is slaveregister:slaveregister_inst|Mux_345_rtl_454_rtl_768~1
--operation mode is normal

Y1L093 = Y1L983 & (GB8_pre_out[5] # !B1L8Q) # !Y1L983 & Q1L48Q & B1L8Q;


--A1L723 is rtl~1931
--operation mode is normal

A1L723 = A1L823 # Y1L093 & !B1L9Q;


--A1L923 is rtl~1935
--operation mode is normal

A1L923 = A1L373 & (Y1_command_4_local[13] # A1L723 & !B1L21Q) # !A1L373 & A1L723 & !B1L21Q;


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0
--operation mode is normal

J1L59Q_lut_out = GB93_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0
--operation mode is normal

P1L58Q_lut_out = GB33_sload_path[13];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L683 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_764~10
--operation mode is normal

Y1L683 = B1L01Q & (B1L21Q & J1L59Q # !B1L21Q & P1L58Q);


--Y1L583 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_764~9
--operation mode is normal

Y1L583 = Y1L683 # GB93_sload_path[45] & B1L21Q & !B1L01Q;


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

Y1_command_1_local[13]_lut_out = !PE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L883 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_765~10
--operation mode is normal

Y1L883 = !B1L21Q & (B1L01Q & Y1_command_2_local[13] # !B1L01Q & !Y1_command_1_local[13]);


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0
--operation mode is normal

J1L41Q_lut_out = GB93_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L783 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_765~9
--operation mode is normal

Y1L783 = Y1L883 # J1L41Q & B1L21Q & !B1L01Q;


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0
--operation mode is normal

P1L501Q_lut_out = GB43_sload_path[13];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

Y1_command_0_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L383 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_763~0
--operation mode is normal

Y1L383 = B1L01Q & (B1L21Q # P1L501Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[13];


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0
--operation mode is normal

J1L36Q_lut_out = GB93_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L483 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_763~1
--operation mode is normal

Y1L483 = Y1L383 & (J1L36Q # !B1L21Q) # !Y1L383 & GB93_sload_path[13] & B1L21Q;


--Y1L183 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_762~0
--operation mode is normal

Y1L183 = B1L9Q & (B1L8Q # Y1L783) # !B1L9Q & !B1L8Q & Y1L483;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0
--operation mode is normal

J1L64Q_lut_out = GB93_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L872 is rtl~1520
--operation mode is normal

A1L872 = B1L21Q & J1L64Q & !B1L01Q # !B1L21Q & COINC_UP_ABAR & B1L01Q;


--Y1L283 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_762~1
--operation mode is normal

Y1L283 = Y1L183 & (A1L872 # !B1L8Q) # !Y1L183 & Y1L583 & B1L8Q;


--A1L033 is rtl~1940
--operation mode is normal

A1L033 = A1L923 & (Y1L283 # B1L11Q) # !A1L923 & Y1L283 & !B1L11Q;


--JB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB1_q[13]_data_in = C1L41;
JB1_q[13]_write_enable = A1L622;
JB1_q[13]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[13]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[13]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[13] = MEMORY_SEGMENT(JB1_q[13]_data_in, JB1_q[13]_write_enable, JB1_q[13]_clock_0, JB1_q[13]_clock_1, , , , , VCC, JB1_q[13]_write_address, JB1_q[13]_read_address);


--ME1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
ME1_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[13] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[13]_write_address, ME1_q[13]_read_address);


--Y1L135 is slaveregister:slaveregister_inst|Mux_645_rtl_502_rtl_832~0
--operation mode is normal

Y1L135 = B1L91Q & (B1L71Q # JB1_q[13]) # !B1L91Q & !B1L71Q & ME1_q[13];


--JB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB2_q[13]_data_in = C2L41;
JB2_q[13]_write_enable = A1L722;
JB2_q[13]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[13]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[13]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[13] = MEMORY_SEGMENT(JB2_q[13]_data_in, JB2_q[13]_write_enable, JB2_q[13]_clock_0, JB2_q[13]_clock_1, , , , , VCC, JB2_q[13]_write_address, JB2_q[13]_read_address);


--Y1L235 is slaveregister:slaveregister_inst|Mux_645_rtl_502_rtl_832~1
--operation mode is normal

Y1L235 = Y1L135 & (JB2_q[13] # !B1L71Q) # !Y1L135 & A1L033 & B1L71Q;


--JB6_q[13] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB6_q[13]_data_in = N1L41;
JB6_q[13]_write_enable = A1L522;
JB6_q[13]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[13]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[13]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[13] = MEMORY_SEGMENT(JB6_q[13]_data_in, JB6_q[13]_write_enable, JB6_q[13]_clock_0, JB6_q[13]_clock_1, , , , , VCC, JB6_q[13]_write_address, JB6_q[13]_read_address);


--A1L973 is rtl~10064
--operation mode is normal

A1L973 = A1L953 & (JB6_q[13] # Y1L192 & Y1L235) # !A1L953 & Y1L192 & Y1L235;


--JB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB1_q[14]_data_in = C1L51;
JB1_q[14]_write_enable = A1L622;
JB1_q[14]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[14]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[14]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[14] = MEMORY_SEGMENT(JB1_q[14]_data_in, JB1_q[14]_write_enable, JB1_q[14]_clock_0, JB1_q[14]_clock_1, , , , , VCC, JB1_q[14]_write_address, JB1_q[14]_read_address);


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14]
--operation mode is normal

Y1_command_4_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

Y1_command_3_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L653 is rtl~9226
--operation mode is normal

A1L653 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[14]);


--Q1L58Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0
--operation mode is normal

Q1L58Q_lut_out = GB53_sload_path[14];
Q1L58Q = DFFE(Q1L58Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0
--operation mode is normal

Q1L601Q_lut_out = GB63_sload_path[14];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L973 is slaveregister:slaveregister_inst|Mux_344_rtl_457_rtl_778~0
--operation mode is normal

Y1L973 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[14]) # !B1L01Q & !B1L8Q & Q1L601Q;


--Y1L083 is slaveregister:slaveregister_inst|Mux_344_rtl_457_rtl_778~1
--operation mode is normal

Y1L083 = Y1L973 & (GB8_pre_out[6] # !B1L8Q) # !Y1L973 & Q1L58Q & B1L8Q;


--A1L553 is rtl~9224
--operation mode is normal

A1L553 = A1L653 # Y1L083 & !B1L9Q;


--A1L753 is rtl~9229
--operation mode is normal

A1L753 = A1L373 & (Y1_command_4_local[14] # A1L553 & !B1L21Q) # !A1L373 & A1L553 & !B1L21Q;


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

Y1_command_1_local[14]_lut_out = !PE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L873 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_775~10
--operation mode is normal

Y1L873 = !B1L21Q & (B1L01Q & Y1_command_2_local[14] # !B1L01Q & !Y1_command_1_local[14]);


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0
--operation mode is normal

J1L51Q_lut_out = GB93_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L773 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_775~9
--operation mode is normal

Y1L773 = Y1L873 # J1L51Q & B1L21Q & !B1L01Q;


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0
--operation mode is normal

J1L69Q_lut_out = GB93_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0
--operation mode is normal

P1L68Q_lut_out = GB33_sload_path[14];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L673 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_774~10
--operation mode is normal

Y1L673 = B1L01Q & (B1L21Q & J1L69Q # !B1L21Q & P1L68Q);


--Y1L573 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_774~9
--operation mode is normal

Y1L573 = Y1L673 # GB93_sload_path[46] & B1L21Q & !B1L01Q;


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0
--operation mode is normal

P1L601Q_lut_out = GB43_sload_path[14];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

Y1_command_0_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L373 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_773~0
--operation mode is normal

Y1L373 = B1L01Q & (B1L21Q # P1L601Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[14];


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0
--operation mode is normal

J1L46Q_lut_out = GB93_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L473 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_773~1
--operation mode is normal

Y1L473 = Y1L373 & (J1L46Q # !B1L21Q) # !Y1L373 & GB93_sload_path[14] & B1L21Q;


--Y1L173 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_772~0
--operation mode is normal

Y1L173 = B1L8Q & (B1L9Q # Y1L573) # !B1L8Q & !B1L9Q & Y1L473;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0
--operation mode is normal

J1L74Q_lut_out = GB93_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L972 is rtl~1539
--operation mode is normal

A1L972 = B1L21Q & J1L74Q & !B1L01Q # !B1L21Q & COINC_UP_B & B1L01Q;


--Y1L273 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_772~1
--operation mode is normal

Y1L273 = Y1L173 & (A1L972 # !B1L9Q) # !Y1L173 & Y1L773 & B1L9Q;


--A1L853 is rtl~9234
--operation mode is normal

A1L853 = A1L753 & (Y1L273 # B1L11Q) # !A1L753 & Y1L273 & !B1L11Q;


--ME1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
ME1_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[14] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[14]_write_address, ME1_q[14]_read_address);


--Y1L925 is slaveregister:slaveregister_inst|Mux_644_rtl_505_rtl_835~0
--operation mode is normal

Y1L925 = B1L71Q & (B1L91Q # A1L853) # !B1L71Q & !B1L91Q & ME1_q[14];


--JB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB2_q[14]_data_in = C2L51;
JB2_q[14]_write_enable = A1L722;
JB2_q[14]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[14]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[14]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[14] = MEMORY_SEGMENT(JB2_q[14]_data_in, JB2_q[14]_write_enable, JB2_q[14]_clock_0, JB2_q[14]_clock_1, , , , , VCC, JB2_q[14]_write_address, JB2_q[14]_read_address);


--Y1L035 is slaveregister:slaveregister_inst|Mux_644_rtl_505_rtl_835~1
--operation mode is normal

Y1L035 = Y1L925 & (JB2_q[14] # !B1L91Q) # !Y1L925 & JB1_q[14] & B1L91Q;


--JB6_q[14] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB6_q[14]_data_in = N1L51;
JB6_q[14]_write_enable = A1L522;
JB6_q[14]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[14]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[14]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[14] = MEMORY_SEGMENT(JB6_q[14]_data_in, JB6_q[14]_write_enable, JB6_q[14]_clock_0, JB6_q[14]_clock_1, , , , , VCC, JB6_q[14]_write_address, JB6_q[14]_read_address);


--A1L083 is rtl~10076
--operation mode is normal

A1L083 = A1L953 & (JB6_q[14] # Y1L192 & Y1L035) # !A1L953 & Y1L192 & Y1L035;


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15]
--operation mode is normal

Y1_command_4_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

Y1_command_3_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L233 is rtl~1964
--operation mode is normal

A1L233 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[15]);


--Q1L68Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0
--operation mode is normal

Q1L68Q_lut_out = GB53_sload_path[15];
Q1L68Q = DFFE(Q1L68Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0
--operation mode is normal

Q1L701Q_lut_out = GB63_sload_path[15];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L963 is slaveregister:slaveregister_inst|Mux_343_rtl_460_rtl_788~0
--operation mode is normal

Y1L963 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[15]) # !B1L01Q & !B1L8Q & Q1L701Q;


--Y1L073 is slaveregister:slaveregister_inst|Mux_343_rtl_460_rtl_788~1
--operation mode is normal

Y1L073 = Y1L963 & (GB8_pre_out[7] # !B1L8Q) # !Y1L963 & Q1L68Q & B1L8Q;


--A1L133 is rtl~1963
--operation mode is normal

A1L133 = A1L233 # Y1L073 & !B1L9Q;


--A1L333 is rtl~1967
--operation mode is normal

A1L333 = A1L373 & (Y1_command_4_local[15] # A1L133 & !B1L21Q) # !A1L373 & A1L133 & !B1L21Q;


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

Y1_command_1_local[15]_lut_out = !PE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1L863 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_785~10
--operation mode is normal

Y1L863 = !B1L21Q & (B1L01Q & Y1_command_2_local[15] # !B1L01Q & !Y1_command_1_local[15]);


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0
--operation mode is normal

J1L61Q_lut_out = GB93_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L763 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_785~9
--operation mode is normal

Y1L763 = Y1L863 # J1L61Q & B1L21Q & !B1L01Q;


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0
--operation mode is normal

J1L79Q_lut_out = GB93_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0
--operation mode is normal

P1L78Q_lut_out = GB33_sload_path[15];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L663 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_784~10
--operation mode is normal

Y1L663 = B1L01Q & (B1L21Q & J1L79Q # !B1L21Q & P1L78Q);


--Y1L563 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_784~9
--operation mode is normal

Y1L563 = Y1L663 # GB93_sload_path[47] & B1L21Q & !B1L01Q;


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0
--operation mode is normal

P1L701Q_lut_out = GB43_sload_path[15];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

Y1_command_0_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L363 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_783~0
--operation mode is normal

Y1L363 = B1L01Q & (B1L21Q # P1L701Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[15];


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0
--operation mode is normal

J1L56Q_lut_out = GB93_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--Y1L463 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_783~1
--operation mode is normal

Y1L463 = Y1L363 & (J1L56Q # !B1L21Q) # !Y1L363 & GB93_sload_path[15] & B1L21Q;


--Y1L163 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_782~0
--operation mode is normal

Y1L163 = B1L8Q & (B1L9Q # Y1L563) # !B1L8Q & !B1L9Q & Y1L463;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0
--operation mode is normal

J1L84Q_lut_out = GB93_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L082 is rtl~1558
--operation mode is normal

A1L082 = B1L21Q & J1L84Q & !B1L01Q # !B1L21Q & COINC_UP_BBAR & B1L01Q;


--Y1L263 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_782~1
--operation mode is normal

Y1L263 = Y1L163 & (A1L082 # !B1L9Q) # !Y1L163 & Y1L763 & B1L9Q;


--A1L433 is rtl~1972
--operation mode is normal

A1L433 = A1L333 & (Y1L263 # B1L11Q) # !A1L333 & Y1L263 & !B1L11Q;


--JB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB1_q[15]_data_in = C1L61;
JB1_q[15]_write_enable = A1L622;
JB1_q[15]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[15]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[15]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[15] = MEMORY_SEGMENT(JB1_q[15]_data_in, JB1_q[15]_write_enable, JB1_q[15]_clock_0, JB1_q[15]_clock_1, , , , , VCC, JB1_q[15]_write_address, JB1_q[15]_read_address);


--ME1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
ME1_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[15] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[15]_write_address, ME1_q[15]_read_address);


--Y1L725 is slaveregister:slaveregister_inst|Mux_643_rtl_508_rtl_838~0
--operation mode is normal

Y1L725 = B1L91Q & (B1L71Q # JB1_q[15]) # !B1L91Q & !B1L71Q & ME1_q[15];


--JB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB2_q[15]_data_in = C2L61;
JB2_q[15]_write_enable = A1L722;
JB2_q[15]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[15]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[15]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[15] = MEMORY_SEGMENT(JB2_q[15]_data_in, JB2_q[15]_write_enable, JB2_q[15]_clock_0, JB2_q[15]_clock_1, , , , , VCC, JB2_q[15]_write_address, JB2_q[15]_read_address);


--Y1L825 is slaveregister:slaveregister_inst|Mux_643_rtl_508_rtl_838~1
--operation mode is normal

Y1L825 = Y1L725 & (JB2_q[15] # !B1L71Q) # !Y1L725 & A1L433 & B1L71Q;


--JB6_q[15] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB6_q[15]_data_in = N1L61;
JB6_q[15]_write_enable = A1L522;
JB6_q[15]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[15]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[15]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[15] = MEMORY_SEGMENT(JB6_q[15]_data_in, JB6_q[15]_write_enable, JB6_q[15]_clock_0, JB6_q[15]_clock_1, , , , , VCC, JB6_q[15]_write_address, JB6_q[15]_read_address);


--A1L183 is rtl~10088
--operation mode is normal

A1L183 = A1L953 & (JB6_q[15] # Y1L192 & Y1L825) # !A1L953 & Y1L192 & Y1L825;


--Y1L372 is slaveregister:slaveregister_inst|i~467
--operation mode is normal

Y1L372 = B1L71Q & Y1L192 & !B1L91Q;


--N1L81Q is flash_adc:inst_flash_ADC|done~reg0
--operation mode is normal

N1L81Q_lut_out = !N1L91 & (N1L02 & GB23_sload_path[9] # !N1L02 & N1L81Q);
N1L81Q = DFFE(N1L81Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--Y1L492 is slaveregister:slaveregister_inst|i~3027
--operation mode is normal

Y1L492 = N1L81Q & !B1L9Q & !B1L11Q & !B1L01Q;


--Y1L592 is slaveregister:slaveregister_inst|i~3041
--operation mode is normal

Y1L592 = !GB12_pre_out[6] & !GB12_pre_out[7] & !GB12_pre_out[8] & !GB12_pre_out[9];


--Y1L092 is slaveregister:slaveregister_inst|i~924
--operation mode is normal

Y1L092 = B1L11Q & B1L01Q & (B1L9Q # Y1L592);


--Y1L772 is slaveregister:slaveregister_inst|i~793
--operation mode is normal

Y1L772 = B1L8Q & !B1L21Q & (Y1L492 # Y1L092);


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16]
--operation mode is normal

Y1_command_4_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

Y1_command_3_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L182 is rtl~1577
--operation mode is normal

A1L182 = B1L9Q & Y1_command_3_local[16] & !B1L21Q # !B1L9Q & Y1_command_4_local[16] & B1L21Q;


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

Y1_command_2_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0
--operation mode is normal

J1L66Q_lut_out = GB93_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L282 is rtl~1584
--operation mode is normal

A1L282 = B1L21Q & J1L66Q & !B1L9Q # !B1L21Q & Y1_command_2_local[16] & B1L9Q;


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

Y1_command_1_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

Y1_command_0_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L953 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_520~0
--operation mode is normal

Y1L953 = B1L9Q & (B1L21Q # Y1_command_1_local[16]) # !B1L9Q & !B1L21Q & Y1_command_0_local[16];


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0
--operation mode is normal

J1L71Q_lut_out = GB93_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L063 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_520~1
--operation mode is normal

Y1L063 = Y1L953 & (J1L71Q # !B1L21Q) # !Y1L953 & GB93_sload_path[16] & B1L21Q;


--Y1L753 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_519~0
--operation mode is normal

Y1L753 = B1L01Q & (B1L11Q # A1L282) # !B1L01Q & !B1L11Q & Y1L063;


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L822 is rtl~118
--operation mode is normal

A1L822 = Y1_com_ctrl_local[16] & !B1L21Q & !B1L9Q;


--Y1L853 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_519~1
--operation mode is normal

Y1L853 = Y1L753 & (A1L822 # !B1L11Q) # !Y1L753 & A1L182 & B1L11Q;


--Y1L292 is slaveregister:slaveregister_inst|i~2998
--operation mode is normal

Y1L292 = B1L11Q & B1L01Q & B1L8Q & !B1L21Q;


--Y1L872 is slaveregister:slaveregister_inst|i~800
--operation mode is normal

Y1L872 = Y1L292 & (B1L9Q # GB12_pre_out[9]);


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

Y1_command_3_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17]
--operation mode is normal

Y1_command_4_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L382 is rtl~1591
--operation mode is normal

A1L382 = B1L21Q & Y1_command_4_local[17] & !B1L9Q # !B1L21Q & Y1_command_3_local[17] & B1L9Q;


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

Y1_command_2_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0
--operation mode is normal

J1L76Q_lut_out = GB93_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L482 is rtl~1598
--operation mode is normal

A1L482 = B1L21Q & J1L76Q & !B1L9Q # !B1L21Q & Y1_command_2_local[17] & B1L9Q;


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

Y1_command_1_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

Y1_command_0_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L553 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_528~0
--operation mode is normal

Y1L553 = B1L9Q & (B1L21Q # Y1_command_1_local[17]) # !B1L9Q & !B1L21Q & Y1_command_0_local[17];


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0
--operation mode is normal

J1L81Q_lut_out = GB93_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L653 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_528~1
--operation mode is normal

Y1L653 = Y1L553 & (J1L81Q # !B1L21Q) # !Y1L553 & GB93_sload_path[17] & B1L21Q;


--Y1L353 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_527~0
--operation mode is normal

Y1L353 = B1L01Q & (B1L11Q # A1L482) # !B1L01Q & !B1L11Q & Y1L653;


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L922 is rtl~120
--operation mode is normal

A1L922 = Y1_com_ctrl_local[17] & !B1L21Q & !B1L9Q;


--Y1L453 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_527~1
--operation mode is normal

Y1L453 = Y1L353 & (A1L922 # !B1L11Q) # !Y1L353 & A1L382 & B1L11Q;


--A1L463 is rtl~9839
--operation mode is normal

A1L463 = B1L9Q & B1L8Q & !B1L21Q;


--A1L462 is rtl~560
--operation mode is normal

A1L462 = B1L11Q & B1L01Q & A1L463;


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

Y1_command_3_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18]
--operation mode is normal

Y1_command_4_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L582 is rtl~1605
--operation mode is normal

A1L582 = B1L21Q & Y1_command_4_local[18] & !B1L9Q # !B1L21Q & Y1_command_3_local[18] & B1L9Q;


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

Y1_command_2_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0
--operation mode is normal

J1L86Q_lut_out = GB93_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L682 is rtl~1612
--operation mode is normal

A1L682 = B1L21Q & J1L86Q & !B1L9Q # !B1L21Q & Y1_command_2_local[18] & B1L9Q;


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

Y1_command_1_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

Y1_command_0_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L153 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_536~0
--operation mode is normal

Y1L153 = B1L9Q & (B1L21Q # Y1_command_1_local[18]) # !B1L9Q & !B1L21Q & Y1_command_0_local[18];


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0
--operation mode is normal

J1L91Q_lut_out = GB93_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L253 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_536~1
--operation mode is normal

Y1L253 = Y1L153 & (J1L91Q # !B1L21Q) # !Y1L153 & GB93_sload_path[18] & B1L21Q;


--Y1L943 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_535~0
--operation mode is normal

Y1L943 = B1L01Q & (B1L11Q # A1L682) # !B1L01Q & !B1L11Q & Y1L253;


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L032 is rtl~122
--operation mode is normal

A1L032 = Y1_com_ctrl_local[18] & !B1L21Q & !B1L9Q;


--Y1L053 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_535~1
--operation mode is normal

Y1L053 = Y1L943 & (A1L032 # !B1L11Q) # !Y1L943 & A1L582 & B1L11Q;


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

Y1_command_3_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19]
--operation mode is normal

Y1_command_4_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L782 is rtl~1619
--operation mode is normal

A1L782 = B1L21Q & Y1_command_4_local[19] & !B1L9Q # !B1L21Q & Y1_command_3_local[19] & B1L9Q;


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

Y1_command_2_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0
--operation mode is normal

J1L96Q_lut_out = GB93_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L882 is rtl~1626
--operation mode is normal

A1L882 = B1L21Q & J1L96Q & !B1L9Q # !B1L21Q & Y1_command_2_local[19] & B1L9Q;


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

Y1_command_1_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

Y1_command_0_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L743 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_541~0
--operation mode is normal

Y1L743 = B1L9Q & (B1L21Q # Y1_command_1_local[19]) # !B1L9Q & !B1L21Q & Y1_command_0_local[19];


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0
--operation mode is normal

J1L02Q_lut_out = GB93_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L843 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_541~1
--operation mode is normal

Y1L843 = Y1L743 & (J1L02Q # !B1L21Q) # !Y1L743 & GB93_sload_path[19] & B1L21Q;


--Y1L543 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_540~0
--operation mode is normal

Y1L543 = B1L01Q & (B1L11Q # A1L882) # !B1L01Q & !B1L11Q & Y1L843;


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L132 is rtl~123
--operation mode is normal

A1L132 = Y1_com_ctrl_local[19] & !B1L21Q & !B1L9Q;


--Y1L643 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_540~1
--operation mode is normal

Y1L643 = Y1L543 & (A1L132 # !B1L11Q) # !Y1L543 & A1L782 & B1L11Q;


--EC2_b_non_empty is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty
--operation mode is normal

EC2_b_non_empty_lut_out = EC2_b_full # Y1L395Q # EC2_b_non_empty & EC2L9;
EC2_b_non_empty = DFFE(EC2_b_non_empty_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--Y1L972 is slaveregister:slaveregister_inst|i~807
--operation mode is normal

Y1L972 = Y1L292 & (B1L9Q # !EC2_b_non_empty);


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

Y1_command_3_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20]
--operation mode is normal

Y1_command_4_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L982 is rtl~1633
--operation mode is normal

A1L982 = B1L21Q & Y1_command_4_local[20] & !B1L9Q # !B1L21Q & Y1_command_3_local[20] & B1L9Q;


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

Y1_command_2_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0
--operation mode is normal

J1L07Q_lut_out = GB93_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L092 is rtl~1640
--operation mode is normal

A1L092 = B1L21Q & J1L07Q & !B1L9Q # !B1L21Q & Y1_command_2_local[20] & B1L9Q;


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

Y1_command_1_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

Y1_command_0_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L343 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_546~0
--operation mode is normal

Y1L343 = B1L9Q & (B1L21Q # Y1_command_1_local[20]) # !B1L9Q & !B1L21Q & Y1_command_0_local[20];


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0
--operation mode is normal

J1L12Q_lut_out = GB93_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L443 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_546~1
--operation mode is normal

Y1L443 = Y1L343 & (J1L12Q # !B1L21Q) # !Y1L343 & GB93_sload_path[20] & B1L21Q;


--Y1L143 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_545~0
--operation mode is normal

Y1L143 = B1L01Q & (B1L11Q # A1L092) # !B1L01Q & !B1L11Q & Y1L443;


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L232 is rtl~124
--operation mode is normal

A1L232 = Y1_com_ctrl_local[20] & !B1L21Q & !B1L9Q;


--Y1L243 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_545~1
--operation mode is normal

Y1L243 = Y1L143 & (A1L232 # !B1L11Q) # !Y1L143 & A1L982 & B1L11Q;


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

Y1_command_3_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21]
--operation mode is normal

Y1_command_4_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L192 is rtl~1647
--operation mode is normal

A1L192 = B1L21Q & Y1_command_4_local[21] & !B1L9Q # !B1L21Q & Y1_command_3_local[21] & B1L9Q;


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

Y1_command_2_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0
--operation mode is normal

J1L17Q_lut_out = GB93_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L292 is rtl~1654
--operation mode is normal

A1L292 = B1L21Q & J1L17Q & !B1L9Q # !B1L21Q & Y1_command_2_local[21] & B1L9Q;


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

Y1_command_1_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

Y1_command_0_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L933 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_554~0
--operation mode is normal

Y1L933 = B1L21Q & (B1L9Q # GB93_sload_path[21]) # !B1L21Q & !B1L9Q & Y1_command_0_local[21];


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0
--operation mode is normal

J1L22Q_lut_out = GB93_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L043 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_554~1
--operation mode is normal

Y1L043 = Y1L933 & (J1L22Q # !B1L9Q) # !Y1L933 & Y1_command_1_local[21] & B1L9Q;


--Y1L733 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_553~0
--operation mode is normal

Y1L733 = B1L01Q & (B1L11Q # A1L292) # !B1L01Q & !B1L11Q & Y1L043;


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !PE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L332 is rtl~126
--operation mode is normal

A1L332 = !Y1_com_ctrl_local[21] & !B1L21Q & !B1L9Q;


--Y1L833 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_553~1
--operation mode is normal

Y1L833 = Y1L733 & (A1L332 # !B1L11Q) # !Y1L733 & A1L192 & B1L11Q;


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

Y1_command_3_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22]
--operation mode is normal

Y1_command_4_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L392 is rtl~1661
--operation mode is normal

A1L392 = B1L21Q & Y1_command_4_local[22] & !B1L9Q # !B1L21Q & Y1_command_3_local[22] & B1L9Q;


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

Y1_command_2_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0
--operation mode is normal

J1L27Q_lut_out = GB93_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L492 is rtl~1668
--operation mode is normal

A1L492 = B1L21Q & J1L27Q & !B1L9Q # !B1L21Q & Y1_command_2_local[22] & B1L9Q;


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

Y1_command_1_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

Y1_command_0_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L533 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_559~0
--operation mode is normal

Y1L533 = B1L9Q & (B1L21Q # Y1_command_1_local[22]) # !B1L9Q & !B1L21Q & Y1_command_0_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0
--operation mode is normal

J1L32Q_lut_out = GB93_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L633 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_559~1
--operation mode is normal

Y1L633 = Y1L533 & (J1L32Q # !B1L21Q) # !Y1L533 & GB93_sload_path[22] & B1L21Q;


--Y1L333 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_558~0
--operation mode is normal

Y1L333 = B1L01Q & (B1L11Q # A1L492) # !B1L01Q & !B1L11Q & Y1L633;


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L432 is rtl~127
--operation mode is normal

A1L432 = Y1_com_ctrl_local[22] & !B1L21Q & !B1L9Q;


--Y1L433 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_558~1
--operation mode is normal

Y1L433 = Y1L333 & (A1L432 # !B1L11Q) # !Y1L333 & A1L392 & B1L11Q;


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

Y1_command_3_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23]
--operation mode is normal

Y1_command_4_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L592 is rtl~1675
--operation mode is normal

A1L592 = B1L21Q & Y1_command_4_local[23] & !B1L9Q # !B1L21Q & Y1_command_3_local[23] & B1L9Q;


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

Y1_command_2_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0
--operation mode is normal

J1L37Q_lut_out = GB93_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L692 is rtl~1682
--operation mode is normal

A1L692 = B1L21Q & J1L37Q & !B1L9Q # !B1L21Q & Y1_command_2_local[23] & B1L9Q;


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

Y1_command_1_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

Y1_command_0_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L133 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_564~0
--operation mode is normal

Y1L133 = B1L21Q & (B1L9Q # GB93_sload_path[23]) # !B1L21Q & !B1L9Q & Y1_command_0_local[23];


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0
--operation mode is normal

J1L42Q_lut_out = GB93_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L233 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_564~1
--operation mode is normal

Y1L233 = Y1L133 & (J1L42Q # !B1L9Q) # !Y1L133 & Y1_command_1_local[23] & B1L9Q;


--Y1L923 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_563~0
--operation mode is normal

Y1L923 = B1L01Q & (B1L11Q # A1L692) # !B1L01Q & !B1L11Q & Y1L233;


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L532 is rtl~128
--operation mode is normal

A1L532 = Y1_com_ctrl_local[23] & !B1L21Q & !B1L9Q;


--Y1L033 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_563~1
--operation mode is normal

Y1L033 = Y1L923 & (A1L532 # !B1L11Q) # !Y1L923 & A1L592 & B1L11Q;


--Y1L082 is slaveregister:slaveregister_inst|i~817
--operation mode is normal

Y1L082 = B1L9Q & (B1L11Q # FL_ATTN) # !B1L9Q & B1L11Q & GB4_sload_path[0];


--Y1L182 is slaveregister:slaveregister_inst|i~823
--operation mode is normal

Y1L182 = Y1L082 & B1L01Q & B1L8Q & !B1L21Q;


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

Y1_command_3_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24]
--operation mode is normal

Y1_command_4_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L792 is rtl~1689
--operation mode is normal

A1L792 = B1L21Q & Y1_command_4_local[24] & !B1L9Q # !B1L21Q & Y1_command_3_local[24] & B1L9Q;


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0
--operation mode is normal

J1L47Q_lut_out = GB93_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L892 is rtl~1696
--operation mode is normal

A1L892 = B1L21Q & J1L47Q & !B1L9Q # !B1L21Q & Y1_command_2_local[24] & B1L9Q;


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

Y1_command_1_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

Y1_command_0_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L723 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_569~0
--operation mode is normal

Y1L723 = B1L9Q & (B1L21Q # Y1_command_1_local[24]) # !B1L9Q & !B1L21Q & Y1_command_0_local[24];


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0
--operation mode is normal

J1L52Q_lut_out = GB93_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L823 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_569~1
--operation mode is normal

Y1L823 = Y1L723 & (J1L52Q # !B1L21Q) # !Y1L723 & GB93_sload_path[24] & B1L21Q;


--Y1L523 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_568~0
--operation mode is normal

Y1L523 = B1L01Q & (B1L11Q # A1L892) # !B1L01Q & !B1L11Q & Y1L823;


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !PE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L632 is rtl~129
--operation mode is normal

A1L632 = !Y1_com_ctrl_local[24] & !B1L21Q & !B1L9Q;


--Y1L623 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_568~1
--operation mode is normal

Y1L623 = Y1L523 & (A1L632 # !B1L11Q) # !Y1L523 & A1L792 & B1L11Q;


--Y1L282 is slaveregister:slaveregister_inst|i~830
--operation mode is normal

Y1L282 = Y1L292 & (B1L9Q # GB4_sload_path[1]);


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

Y1_command_3_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25]
--operation mode is normal

Y1_command_4_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L992 is rtl~1703
--operation mode is normal

A1L992 = B1L21Q & Y1_command_4_local[25] & !B1L9Q # !B1L21Q & Y1_command_3_local[25] & B1L9Q;


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

Y1_command_2_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0
--operation mode is normal

J1L57Q_lut_out = GB93_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L003 is rtl~1710
--operation mode is normal

A1L003 = B1L21Q & J1L57Q & !B1L9Q # !B1L21Q & Y1_command_2_local[25] & B1L9Q;


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

Y1_command_1_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

Y1_command_0_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L323 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_577~0
--operation mode is normal

Y1L323 = B1L21Q & (B1L9Q # GB93_sload_path[25]) # !B1L21Q & !B1L9Q & Y1_command_0_local[25];


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0
--operation mode is normal

J1L62Q_lut_out = GB93_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L423 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_577~1
--operation mode is normal

Y1L423 = Y1L323 & (J1L62Q # !B1L9Q) # !Y1L323 & Y1_command_1_local[25] & B1L9Q;


--Y1L123 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_576~0
--operation mode is normal

Y1L123 = B1L01Q & (B1L11Q # A1L003) # !B1L01Q & !B1L11Q & Y1L423;


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L732 is rtl~131
--operation mode is normal

A1L732 = Y1_com_ctrl_local[25] & !B1L21Q & !B1L9Q;


--Y1L223 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_576~1
--operation mode is normal

Y1L223 = Y1L123 & (A1L732 # !B1L11Q) # !Y1L123 & A1L992 & B1L11Q;


--Y1L382 is slaveregister:slaveregister_inst|i~837
--operation mode is normal

Y1L382 = Y1L292 & (B1L9Q # GB4_sload_path[2]);


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

Y1_command_3_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26]
--operation mode is normal

Y1_command_4_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L103 is rtl~1717
--operation mode is normal

A1L103 = B1L21Q & Y1_command_4_local[26] & !B1L9Q # !B1L21Q & Y1_command_3_local[26] & B1L9Q;


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0
--operation mode is normal

J1L67Q_lut_out = GB93_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L203 is rtl~1724
--operation mode is normal

A1L203 = B1L21Q & J1L67Q & !B1L9Q # !B1L21Q & Y1_command_2_local[26] & B1L9Q;


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

Y1_command_1_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

Y1_command_0_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L913 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_585~0
--operation mode is normal

Y1L913 = B1L9Q & (B1L21Q # Y1_command_1_local[26]) # !B1L9Q & !B1L21Q & Y1_command_0_local[26];


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0
--operation mode is normal

J1L72Q_lut_out = GB93_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L023 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_585~1
--operation mode is normal

Y1L023 = Y1L913 & (J1L72Q # !B1L21Q) # !Y1L913 & GB93_sload_path[26] & B1L21Q;


--Y1L713 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_584~0
--operation mode is normal

Y1L713 = B1L01Q & (B1L11Q # A1L203) # !B1L01Q & !B1L11Q & Y1L023;


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L832 is rtl~133
--operation mode is normal

A1L832 = Y1_com_ctrl_local[26] & !B1L21Q & !B1L9Q;


--Y1L813 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_584~1
--operation mode is normal

Y1L813 = Y1L713 & (A1L832 # !B1L11Q) # !Y1L713 & A1L103 & B1L11Q;


--Y1L482 is slaveregister:slaveregister_inst|i~844
--operation mode is normal

Y1L482 = Y1L292 & (B1L9Q # GB4_sload_path[3]);


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

Y1_command_3_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27]
--operation mode is normal

Y1_command_4_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L303 is rtl~1731
--operation mode is normal

A1L303 = B1L21Q & Y1_command_4_local[27] & !B1L9Q # !B1L21Q & Y1_command_3_local[27] & B1L9Q;


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

Y1_command_2_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L441);


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0
--operation mode is normal

J1L77Q_lut_out = GB93_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L403 is rtl~1738
--operation mode is normal

A1L403 = B1L21Q & J1L77Q & !B1L9Q # !B1L21Q & Y1_command_2_local[27] & B1L9Q;


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

Y1_command_1_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

Y1_command_0_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L513 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_593~0
--operation mode is normal

Y1L513 = B1L21Q & (B1L9Q # GB93_sload_path[27]) # !B1L21Q & !B1L9Q & Y1_command_0_local[27];


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0
--operation mode is normal

J1L82Q_lut_out = GB93_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L613 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_593~1
--operation mode is normal

Y1L613 = Y1L513 & (J1L82Q # !B1L9Q) # !Y1L513 & Y1_command_1_local[27] & B1L9Q;


--Y1L313 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_592~0
--operation mode is normal

Y1L313 = B1L01Q & (B1L11Q # A1L403) # !B1L01Q & !B1L11Q & Y1L613;


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L932 is rtl~135
--operation mode is normal

A1L932 = Y1_com_ctrl_local[27] & !B1L21Q & !B1L9Q;


--Y1L413 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_592~1
--operation mode is normal

Y1L413 = Y1L313 & (A1L932 # !B1L11Q) # !Y1L313 & A1L303 & B1L11Q;


--Y1L582 is slaveregister:slaveregister_inst|i~854
--operation mode is normal

Y1L582 = B1L9Q & (B1L11Q # FL_TDO) # !B1L9Q & B1L11Q & GB4_sload_path[4];


--Y1L682 is slaveregister:slaveregister_inst|i~860
--operation mode is normal

Y1L682 = B1L01Q & Y1L582 & B1L8Q & !B1L21Q;


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

Y1_command_3_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28]
--operation mode is normal

Y1_command_4_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L503 is rtl~1745
--operation mode is normal

A1L503 = B1L21Q & Y1_command_4_local[28] & !B1L9Q # !B1L21Q & Y1_command_3_local[28] & B1L9Q;


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0
--operation mode is normal

J1L87Q_lut_out = GB93_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L603 is rtl~1752
--operation mode is normal

A1L603 = B1L21Q & J1L87Q & !B1L9Q # !B1L21Q & Y1_command_2_local[28] & B1L9Q;


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

Y1_command_1_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

Y1_command_0_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L113 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_601~0
--operation mode is normal

Y1L113 = B1L9Q & (B1L21Q # Y1_command_1_local[28]) # !B1L9Q & !B1L21Q & Y1_command_0_local[28];


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0
--operation mode is normal

J1L92Q_lut_out = GB93_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L213 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_601~1
--operation mode is normal

Y1L213 = Y1L113 & (J1L92Q # !B1L21Q) # !Y1L113 & GB93_sload_path[28] & B1L21Q;


--Y1L903 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_600~0
--operation mode is normal

Y1L903 = B1L01Q & (B1L11Q # A1L603) # !B1L01Q & !B1L11Q & Y1L213;


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L042 is rtl~137
--operation mode is normal

A1L042 = Y1_com_ctrl_local[28] & !B1L21Q & !B1L9Q;


--Y1L013 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_600~1
--operation mode is normal

Y1L013 = Y1L903 & (A1L042 # !B1L11Q) # !Y1L903 & A1L503 & B1L11Q;


--Y1L782 is slaveregister:slaveregister_inst|i~867
--operation mode is normal

Y1L782 = Y1L292 & (B1L9Q # GB4_sload_path[5]);


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

Y1_command_3_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29]
--operation mode is normal

Y1_command_4_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L703 is rtl~1759
--operation mode is normal

A1L703 = B1L21Q & Y1_command_4_local[29] & !B1L9Q # !B1L21Q & Y1_command_3_local[29] & B1L9Q;


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0
--operation mode is normal

J1L97Q_lut_out = GB93_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L803 is rtl~1766
--operation mode is normal

A1L803 = B1L21Q & J1L97Q & !B1L9Q # !B1L21Q & Y1_command_2_local[29] & B1L9Q;


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

Y1_command_1_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

Y1_command_0_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L703 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_609~0
--operation mode is normal

Y1L703 = B1L21Q & (B1L9Q # GB93_sload_path[29]) # !B1L21Q & !B1L9Q & Y1_command_0_local[29];


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0
--operation mode is normal

J1L03Q_lut_out = GB93_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L803 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_609~1
--operation mode is normal

Y1L803 = Y1L703 & (J1L03Q # !B1L9Q) # !Y1L703 & Y1_command_1_local[29] & B1L9Q;


--Y1L503 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_608~0
--operation mode is normal

Y1L503 = B1L01Q & (B1L11Q # A1L803) # !B1L01Q & !B1L11Q & Y1L803;


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L142 is rtl~139
--operation mode is normal

A1L142 = Y1_com_ctrl_local[29] & !B1L21Q & !B1L9Q;


--Y1L603 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_608~1
--operation mode is normal

Y1L603 = Y1L503 & (A1L142 # !B1L11Q) # !Y1L503 & A1L703 & B1L11Q;


--Y1L882 is slaveregister:slaveregister_inst|i~874
--operation mode is normal

Y1L882 = Y1L292 & (B1L9Q # GB4_sload_path[6]);


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

Y1_command_3_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30]
--operation mode is normal

Y1_command_4_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L903 is rtl~1773
--operation mode is normal

A1L903 = B1L21Q & Y1_command_4_local[30] & !B1L9Q # !B1L21Q & Y1_command_3_local[30] & B1L9Q;


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0
--operation mode is normal

J1L08Q_lut_out = GB93_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L013 is rtl~1780
--operation mode is normal

A1L013 = B1L21Q & J1L08Q & !B1L9Q # !B1L21Q & Y1_command_2_local[30] & B1L9Q;


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

Y1_command_1_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

Y1_command_0_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L303 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_617~0
--operation mode is normal

Y1L303 = B1L9Q & (B1L21Q # Y1_command_1_local[30]) # !B1L9Q & !B1L21Q & Y1_command_0_local[30];


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0
--operation mode is normal

J1L13Q_lut_out = GB93_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L403 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_617~1
--operation mode is normal

Y1L403 = Y1L303 & (J1L13Q # !B1L21Q) # !Y1L303 & GB93_sload_path[30] & B1L21Q;


--Y1L103 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_616~0
--operation mode is normal

Y1L103 = B1L01Q & (B1L11Q # A1L013) # !B1L01Q & !B1L11Q & Y1L403;


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L242 is rtl~141
--operation mode is normal

A1L242 = Y1_com_ctrl_local[30] & !B1L21Q & !B1L9Q;


--Y1L203 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_616~1
--operation mode is normal

Y1L203 = Y1L103 & (A1L242 # !B1L11Q) # !Y1L103 & A1L903 & B1L11Q;


--Y1L982 is slaveregister:slaveregister_inst|i~881
--operation mode is normal

Y1L982 = Y1L292 & (B1L9Q # GB4_sload_path[7]);


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

Y1_command_3_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31]
--operation mode is normal

Y1_command_4_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L191);


--A1L113 is rtl~1787
--operation mode is normal

A1L113 = B1L21Q & Y1_command_4_local[31] & !B1L9Q # !B1L21Q & Y1_command_3_local[31] & B1L9Q;


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0
--operation mode is normal

J1L18Q_lut_out = GB93_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L213 is rtl~1794
--operation mode is normal

A1L213 = B1L21Q & J1L18Q & !B1L9Q # !B1L21Q & Y1_command_2_local[31] & B1L9Q;


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

Y1_command_1_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L58);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

Y1_command_0_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L18);


--Y1L992 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_625~0
--operation mode is normal

Y1L992 = B1L21Q & (B1L9Q # GB93_sload_path[31]) # !B1L21Q & !B1L9Q & Y1_command_0_local[31];


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0
--operation mode is normal

J1L23Q_lut_out = GB93_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--Y1L003 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_625~1
--operation mode is normal

Y1L003 = Y1L992 & (J1L23Q # !B1L9Q) # !Y1L992 & Y1_command_1_local[31] & B1L9Q;


--Y1L792 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_624~0
--operation mode is normal

Y1L792 = B1L01Q & (B1L11Q # A1L213) # !B1L01Q & !B1L11Q & Y1L003;


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--A1L342 is rtl~143
--operation mode is normal

A1L342 = Y1_com_ctrl_local[31] & !B1L21Q & !B1L9Q;


--Y1L892 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_624~1
--operation mode is normal

Y1L892 = Y1L792 & (A1L342 # !B1L11Q) # !Y1L792 & A1L113 & B1L11Q;


--B1L5Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L5Q_lut_out = B1L94Q # B1_reduce_nor_4 & B1L73 & !B1L64Q;
B1L5Q = DFFE(B1L5Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--PB1L01Q is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~reg
--operation mode is normal

PB1L01Q_lut_out = PB1L5 & GB92_sload_path[2] & !GB92_sload_path[1] & !GB92_sload_path[4];
PB1L01Q = DFFE(PB1L01Q_lut_out, GLOBAL(JE1_outclock0), KB1L721Q, , );


--KB1L29Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~22
--operation mode is normal

KB1L29Q_lut_out = GD1L3Q & (KB1L09Q # KB1L29Q & !PB1L01Q) # !GD1L3Q & KB1L29Q & !PB1L01Q;
KB1L29Q = DFFE(KB1L29Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L421 is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_psnd~2
--operation mode is normal

KB1L421 = PB1L01Q & (KB1L29Q # KB1L521Q & !PB1L31Q) # !PB1L01Q & KB1L521Q & !PB1L31Q;


--KB1L09Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~20
--operation mode is normal

KB1L09Q_lut_out = PB1L01Q & (KB1L19Q # KB1L09Q & !GD1L3Q) # !PB1L01Q & KB1L09Q & !GD1L3Q;
KB1L09Q = DFFE(KB1L09Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L621 is dcom:dcom_inst|DC_CTRL:DC_CTRL|timer_clrn~37
--operation mode is normal

KB1L621 = GD1L3Q & (KB1L09Q # KB1L521Q & !PB1L31Q) # !GD1L3Q & KB1L521Q & !PB1L31Q;


--KB1L19Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~21
--operation mode is normal

KB1L19Q_lut_out = PB1L01Q & TB1L72 & KB1L78Q # !PB1L01Q & (KB1L19Q # TB1L72 & KB1L78Q);
KB1L19Q = DFFE(KB1L19Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L05 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_WT~34
--operation mode is normal

KB1L05 = PB1L01Q & (!KB1L78Q # !TB1L72) # !PB1L01Q & !KB1L19Q & (!KB1L78Q # !TB1L72);


--V1L3Q is roc:inst_ROC|RST_state~6
--operation mode is normal

V1L3Q_lut_out = V1L3Q # V1L2Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L1 is ahb_slave:ahb_slave_inst|i~879
--operation mode is normal

B1L1 = B1L2 & PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];


--B1L14 is ahb_slave:ahb_slave_inst|Select_576~384
--operation mode is normal

B1L14 = B1L64Q & (!B1L84Q # !PE1_MASTERHTRANS[1]) # !B1L64Q & !B1L1 & (!B1L84Q # !PE1_MASTERHTRANS[1]);


--B1L34 is ahb_slave:ahb_slave_inst|Select_583~40
--operation mode is normal

B1L34 = PE1_MASTERHWRITE & (B1L74Q & B1L3 # !B1L14);


--B1L24 is ahb_slave:ahb_slave_inst|Select_583~19
--operation mode is normal

B1L24 = !B1L64Q & (PE1_MASTERHTRANS[0] # !PE1_MASTERHTRANS[1] # !B1L2);


--B1L54 is ahb_slave:ahb_slave_inst|Select_583~388
--operation mode is normal

B1L54 = !B1L24 & !B1L94Q & (PE1_MASTERHTRANS[1] # !B1L84Q);


--B1L44 is ahb_slave:ahb_slave_inst|Select_583~377
--operation mode is normal

B1L44 = B1L54 & (B1L3 # !B1L74Q);


--B1L04 is ahb_slave:ahb_slave_inst|Select_576~12
--operation mode is normal

B1L04 = B1L05Q # B1L74Q & B1L3 # !B1L14;


--B1L83 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~30
--operation mode is normal

B1L83 = B1L2 & !B1L64Q & (B1L32Q # B1_reduce_nor_10);


--B1L72 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~232
--operation mode is normal

B1L72 = !B1L03 & (PE1_MASTERHTRANS[1] # !PE1_MASTERHTRANS[0]);


--B1L93 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~35
--operation mode is normal

B1L93 = B1_reduce_nor_4 & (B1L83 # B1L74Q & !B1L72);


--EE1L2Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~13
--operation mode is normal

EE1L2Q_lut_out = GB02L11 & EE1L5Q & !WD1L22Q;
EE1L2Q = DFFE(EE1L2Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L5Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~16
--operation mode is normal

EE1L5Q_lut_out = EE1L4Q & EE1_txcteq18;
EE1L5Q = DFFE(EE1L5Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|altr_temp~144
--operation mode is normal

EE1L1 = GB02L11 & EE1L5Q;


--WD1L22Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~reg
--operation mode is normal

WD1L22Q_lut_out = WD1L91 # !WD1L11 # !WD1L51 # !WD1L12;
WD1L22Q = DFFE(WD1L22Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--RST_kalle is RST_kalle
--operation mode is normal

RST_kalle = V1L4Q # Y1_com_ctrl_local[4];


--SC51_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC51_aeb_out = SC41_aeb_out & SC31_aeb_out;


--EE1L3Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~14
--operation mode is normal

EE1L3Q_lut_out = WD1L22Q & !EE1L8Q;
EE1L3Q = DFFE(EE1L3Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L21 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|TXSLD~4
--operation mode is normal

EE1L21 = !EE1L3Q & (!EE1L5Q # !GB02L11 # !WD1L22Q);


--FD3_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

FD3_dffs[2]_lut_out = UC82L3 & (FD3_dffs[3] # EE1L11Q) # !UC82L3 & FD3_dffs[3] & !EE1L11Q;
FD3_dffs[2] = DFFE(FD3_dffs[2]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--EE1L4Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~15
--operation mode is normal

EE1L4Q_lut_out = EE1L6 # EE1L4Q & !EE1_txcteq18;
EE1L4Q = DFFE(EE1L4Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1_txcteq18 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txcteq18
--operation mode is normal

EE1_txcteq18 = GB91_sload_path[4] & GB91_sload_path[1] & SC31L3 & !GB91_sload_path[0];


--DB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

DB1_enable_LED_sig_lut_out = Y1_command_0_local[3] & (DB1_enable_LED_sig & !DB1_ATWDTrigger_sig # !DB1_enable_LED_old) # !Y1_command_0_local[3] & DB1_enable_LED_sig & !DB1_ATWDTrigger_sig;
DB1_enable_LED_sig = DFFE(DB1_enable_LED_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[10] is led2atwddelay:LED2ATWDdelay_inst|SRG[10]
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[9] is led2atwddelay:LED2ATWDdelay_inst|SRG[9]
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[8] is led2atwddelay:LED2ATWDdelay_inst|SRG[8]
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L11 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_512~0
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is led2atwddelay:LED2ATWDdelay_inst|SRG[11]
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L21 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_512~1
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is led2atwddelay:LED2ATWDdelay_inst|SRG[5]
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[6] is led2atwddelay:LED2ATWDdelay_inst|SRG[6]
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[4] is led2atwddelay:LED2ATWDdelay_inst|SRG[4]
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L9 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_511~0
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[6]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is led2atwddelay:LED2ATWDdelay_inst|SRG[7]
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L01 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_511~1
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & X1_SRG[5] & Y1_command_4_local[0];


--X1_SRG[2] is led2atwddelay:LED2ATWDdelay_inst|SRG[2]
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[1] is led2atwddelay:LED2ATWDdelay_inst|SRG[1]
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[0] is led2atwddelay:LED2ATWDdelay_inst|SRG[0]
--operation mode is normal

X1_SRG[0]_lut_out = W1_LEDdelay[0] & X1L1 & X1L2 & X1L4;
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L7 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_510~0
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is led2atwddelay:LED2ATWDdelay_inst|SRG[3]
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L8 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_510~1
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & X1_SRG[2] & Y1_command_4_local[1];


--X1L5 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_509~0
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L01) # !Y1_command_4_local[2] & !Y1_command_4_local[3] & X1L8;


--X1_SRG[13] is led2atwddelay:LED2ATWDdelay_inst|SRG[13]
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[14] is led2atwddelay:LED2ATWDdelay_inst|SRG[14]
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_SRG[12] is led2atwddelay:LED2ATWDdelay_inst|SRG[12]
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L31 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_513~0
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[14]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is led2atwddelay:LED2ATWDdelay_inst|SRG[15]
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L41 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_513~1
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & X1_SRG[13] & Y1_command_4_local[0];


--X1L6 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_509~1
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & X1L21 & Y1_command_4_local[3];


--BB1L821Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

BB1L821Q_lut_out = BB1L752Q # BB1L821Q & BB1_reduce_or_165 # !BB1L642Q;
BB1L821Q = DFFE(BB1L821Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB1L41 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~8
--operation mode is normal

DB1L41 = DB1_ATWDTrigger_sig # DB1_enable_LED_sig & X1L6 & !BB1L821Q;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB1_set_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig
--operation mode is normal

DB1_set_sig = DB1L41 # Y1_command_0_local[0] & !BB1L821Q & !DB1_enable_old;


--BB1L602Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

BB1L602Q_lut_out = BB1L552Q # BB1L602Q & (BB1L052Q # !BB1L002);
BB1L602Q = DFFE(BB1L602Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L5Q # H1_atwd0_pong_enable & H1L6Q;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~2
--operation mode is normal

H1L1 = H1_atwd0_pong_enable & !Y1_command_0_local[1] & !Y1_command_0_local[15] # !H1_atwd0_pong_enable & (Y1_command_0_local[15] # !Y1_command_0_local[1]);


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

DB1_enable_disc_sig_lut_out = DB1_enable_disc_sig & (!H1L1 & !DB1_enable_disc_old # !DB1_ATWDTrigger_sig) # !DB1_enable_disc_sig & !H1L1 & !DB1_enable_disc_old;
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L631Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

CB1L631Q_lut_out = CB1L661Q # CB1L631Q & (CB1L361Q # !CB1L151);
CB1L631Q = DFFE(CB1L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_reduce_nor_45 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

BB1_reduce_nor_45 = !BB1L191 # !BB1L091 # !BB1L981 # !BB1L881;


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|Select_133_rtl_36_rtl_344~4
--operation mode is normal

BB1L702 = BB1_channel[1] & BB1_channel[0];


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1_reduce_nor_29 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

BB1_reduce_nor_29 = !BB1L281 # !BB1L181 # !BB1L081 # !BB1L971;


--BB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

BB1L202 = !BB1L052Q & !BB1L552Q;


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select_176_rtl_66~63
--operation mode is normal

BB1L112 = BB1L842Q # BB1L942Q # BB1L452Q # !BB1L642Q;


--CB1L361Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

CB1L361Q_lut_out = CB1L051 # BB1L542Q & !CB1L261Q;
CB1L361Q = DFFE(CB1L361Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L661Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

CB1L661Q_lut_out = CB1L561Q & !CB1_reduce_nor_32 & !GB1_sload_path[1];
CB1L661Q = DFFE(CB1L661Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--DB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

DB2_enable_LED_sig_lut_out = Y1_command_0_local[11] & (DB2_enable_LED_sig & !DB2_ATWDTrigger_sig # !DB2_enable_LED_old) # !Y1_command_0_local[11] & DB2_enable_LED_sig & !DB2_ATWDTrigger_sig;
DB2_enable_LED_sig = DFFE(DB2_enable_LED_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L821Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

BB2L821Q_lut_out = BB2L552Q # BB2L821Q & BB2_reduce_or_165 # !BB1L642Q;
BB2L821Q = DFFE(BB2L821Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2L41 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig~8
--operation mode is normal

DB2L41 = DB2_ATWDTrigger_sig # X1L6 & DB2_enable_LED_sig & !BB2L821Q;


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2_set_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig
--operation mode is normal

DB2_set_sig = DB2L41 # Y1_command_0_local[8] & !BB2L821Q & !DB2_enable_old;


--BB2L602Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

BB2L602Q_lut_out = BB2L352Q # BB2L602Q & (BB2L942Q # !BB2L002);
BB2L602Q = DFFE(BB2L602Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L11Q # H1_atwd1_pong_enable & H1L21Q;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~2
--operation mode is normal

H1L8 = H1_atwd1_pong_enable & !Y1_command_0_local[9] & !Y1_command_0_local[15] # !H1_atwd1_pong_enable & (Y1_command_0_local[15] # !Y1_command_0_local[9]);


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

DB2_enable_disc_sig_lut_out = DB2_enable_disc_sig & (!H1L8 & !DB2_enable_disc_old # !DB2_ATWDTrigger_sig) # !DB2_enable_disc_sig & !H1L8 & !DB2_enable_disc_old;
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L631Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

CB2L631Q_lut_out = CB2L661Q # CB2L631Q & (CB2L361Q # !CB2L151);
CB2L631Q = DFFE(CB2L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_reduce_nor_45 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

BB2_reduce_nor_45 = !BB2L191 # !BB2L091 # !BB2L981 # !BB2L881;


--BB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|Select_133_rtl_17_rtl_327~4
--operation mode is normal

BB2L702 = BB2_channel[1] & BB2_channel[0];


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2_reduce_nor_29 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

BB2_reduce_nor_29 = !BB2L281 # !BB2L181 # !BB2L081 # !BB2L971;


--BB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

BB2L202 = !BB2L942Q & !BB2L352Q;


--BB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|Select_176_rtl_68~63
--operation mode is normal

BB2L112 = BB2L742Q # BB2L842Q # BB2L252Q # !BB1L642Q;


--CB2L361Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

CB2L361Q_lut_out = CB2L051 # BB2L542Q & !CB2L261Q;
CB2L361Q = DFFE(CB2L361Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L661Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

CB2L661Q_lut_out = CB2L561Q & !CB2_reduce_nor_32 & !GB2_sload_path[1];
CB2L661Q = DFFE(CB2L661Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_o $ M1_cnt_oo;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o
--operation mode is normal

M1_cnt_o_lut_out = M1L6 & (M1L41 # !Y1_command_1_local[19]) # !M1L6 & M1L21 & Y1_command_1_local[19];
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1L5 is fe_testpulse:inst_fe_testpulse|i~48
--operation mode is normal

M1L5 = M1_tick_old1 # M1_tick_old0 # M1_cnt_o $ M1_cnt_oo;


--M1_tick_old2 is fe_testpulse:inst_fe_testpulse|tick_old2
--operation mode is normal

M1_tick_old2_lut_out = M1_tick_old1;
M1_tick_old2 = DFFE(M1_tick_old2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1_tick_old3 is fe_testpulse:inst_fe_testpulse|tick_old3
--operation mode is normal

M1_tick_old3_lut_out = M1_tick_old2;
M1_tick_old3 = DFFE(M1_tick_old3_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3]
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L23 # L1_cntp[3] & L1L13);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2]
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L93 # L1L32 & !L1L94Q);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1]
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L04 # L1L42 & !L1L94Q);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0]
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & L1L52;
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3]
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L43 # L1_cntn[3] & L1L33);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2]
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L14 # L1L15Q & L1L72);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1]
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L24 # L1L15Q & L1L82);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0]
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & L1L92;
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2]
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1_coinc_down_high_delay[2] is coinc:inst_coinc|coinc_down_high_delay[2]
--operation mode is normal

K1_coinc_down_high_delay[2]_lut_out = K1_coinc_down_high_delay[1];
K1_coinc_down_high_delay[2] = DFFE(K1_coinc_down_high_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L681 is coinc:inst_coinc|i~1121
--operation mode is normal

K1L681 = Y1_command_2_local[8] & !K1_coinc_down_high_delay[2];


--K1L871 is coinc:inst_coinc|i~5
--operation mode is normal

K1L871 = Y1_command_2_local[0] # Y1_command_2_local[1];


--K1_last_down_pol is coinc:inst_coinc|last_down_pol
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L091);


--K1L322Q is coinc:inst_coinc|state~9
--operation mode is normal

K1L322Q_lut_out = K1L522 # K1L871 & !K1_reduce_nor_22 & !K1L222Q;
K1L322Q = DFFE(K1L322Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1_coinc_down_low_delay[2] is coinc:inst_coinc|coinc_down_low_delay[2]
--operation mode is normal

K1_coinc_down_low_delay[2]_lut_out = K1_coinc_down_low_delay[1];
K1_coinc_down_low_delay[2] = DFFE(K1_coinc_down_low_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L481 is coinc:inst_coinc|i~645
--operation mode is normal

K1L481 = Y1_command_2_local[9] & (Y1_command_2_local[8] & !K1_coinc_down_high_delay[2] # !K1_coinc_down_low_delay[2]) # !Y1_command_2_local[9] & Y1_command_2_local[8] & !K1_coinc_down_high_delay[2];


--K1_last_down is coinc:inst_coinc|last_down
--operation mode is normal

K1_last_down_lut_out = K1L181 $ (!K1_reduce_nor_96 & K1L422Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L181 is coinc:inst_coinc|i~331
--operation mode is normal

K1L181 = Y1_command_2_local[0] & K1_last_down # !Y1_command_2_local[1];


--K1L422Q is coinc:inst_coinc|state~10
--operation mode is normal

K1L422Q_lut_out = K1L871 & (K1_reduce_nor_96 & K1L422Q # !K1_reduce_nor_96 & K1L322Q) # !K1L871 & K1L422Q;
K1L422Q = DFFE(K1L422Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L581 is coinc:inst_coinc|i~1120
--operation mode is normal

K1L581 = !K1L322Q & !K1L422Q;


--K1_coinc_up_high_delay[2] is coinc:inst_coinc|coinc_up_high_delay[2]
--operation mode is normal

K1_coinc_up_high_delay[2]_lut_out = K1_coinc_up_high_delay[1];
K1_coinc_up_high_delay[2] = DFFE(K1_coinc_up_high_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L781 is coinc:inst_coinc|i~1122
--operation mode is normal

K1L781 = Y1_command_2_local[10] & !K1_coinc_up_high_delay[2];


--K1_last_up_pol is coinc:inst_coinc|last_up_pol
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L291);


--K1L222Q is coinc:inst_coinc|state~8
--operation mode is normal

K1L222Q_lut_out = K1L381 & K1L222Q & (K1L581 # !K1L871) # !K1L381 & (K1L871 # K1L222Q);
K1L222Q = DFFE(K1L222Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1_coinc_up_low_delay[2] is coinc:inst_coinc|coinc_up_low_delay[2]
--operation mode is normal

K1_coinc_up_low_delay[2]_lut_out = K1_coinc_up_low_delay[1];
K1_coinc_up_low_delay[2] = DFFE(K1_coinc_up_low_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L281 is coinc:inst_coinc|i~610
--operation mode is normal

K1L281 = Y1_command_2_local[11] & (Y1_command_2_local[10] & !K1_coinc_up_high_delay[2] # !K1_coinc_up_low_delay[2]) # !Y1_command_2_local[11] & Y1_command_2_local[10] & !K1_coinc_up_high_delay[2];


--KB1L58Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~19
--operation mode is normal

KB1L58Q_lut_out = KB1L58Q & !GB93_sload_path[18] # !KB1L87Q;
KB1L58Q = DFFE(KB1L58Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L87Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~12
--operation mode is normal

KB1L87Q_lut_out = VCC;
KB1L87Q = DFFE(KB1L87Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L821 is dcom:dcom_inst|DC_CTRL:DC_CTRL|WAIT_6ms~0
--operation mode is normal

KB1L821 = KB1L58Q & !GB93_sload_path[18] # !KB1L87Q;


--KB1L48Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~18
--operation mode is normal

KB1L48Q_lut_out = KB1L48Q # KB1L97Q & KB1L7 & !KB1_SV1;
KB1L48Q = DFFE(KB1L48Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L97Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~13
--operation mode is normal

KB1L97Q_lut_out = KB1L5 # TB1L7 & KB1L28Q;
KB1L97Q = DFFE(KB1L97Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV2 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2
--operation mode is normal

KB1_SV2_lut_out = KB1L27 # KB1L07 # KB1L211 # !KB1L111;
KB1_SV2 = DFFE(KB1_SV2_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1_SV3 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3
--operation mode is normal

KB1_SV3_lut_out = KB1L67 # KB1L411 # !KB1L73 # !KB1L801;
KB1_SV3 = DFFE(KB1_SV3_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1_SV8 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8
--operation mode is normal

KB1_SV8_lut_out = !KB1L27 & !KB1L611 & KB1L111;
KB1_SV8 = DFFE(KB1_SV8_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1_SV0 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0
--operation mode is normal

KB1_SV0_lut_out = KB1L421 # KB1L67 # KB1L601 # KB1L57;
KB1_SV0 = DFFE(KB1_SV0_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L7 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2765
--operation mode is normal

KB1L7 = KB1_SV2 & !KB1_SV3 & !KB1_SV8 & KB1_SV0 # !KB1_SV2 & KB1_SV3 & KB1_SV8 & !KB1_SV0;


--KB1_SV1 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1
--operation mode is normal

KB1_SV1_lut_out = KB1L56 # KB1L86 # KB1L901 # !KB1L801;
KB1_SV1 = DFFE(KB1_SV1_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L43 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DOM_RBT~0
--operation mode is normal

KB1L43 = KB1L48Q # KB1L97Q & KB1L7 & !KB1_SV1;


--KB1L08Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~14
--operation mode is normal

KB1L08Q_lut_out = KB1L08Q & (KB1L9 # TB1L7 & KB1L38Q) # !KB1L08Q & TB1L7 & KB1L38Q;
KB1L08Q = DFFE(KB1L08Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L38Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~17
--operation mode is normal

KB1L38Q_lut_out = !KB1L33;
KB1L38Q = DFFE(KB1L38Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--ED1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cerr~reg
--operation mode is normal

ED1L3Q_lut_out = ED1L61Q & ED1L2 & (AD1_54 # !FD1_dffs[7]);
ED1L3Q = DFFE(ED1L3Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L6Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|dstb~reg
--operation mode is normal

ED1L6Q_lut_out = ED1L61Q & GC1L61Q;
ED1L6Q = DFFE(ED1L6Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--KB1L83 is dcom:dcom_inst|DC_CTRL:DC_CTRL|noise~8
--operation mode is normal

KB1L83 = ED1L3Q # ED1L6Q # ED1L4Q & !TB1L7;


--KB1L9 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3453
--operation mode is normal

KB1L9 = !TB1L7 & (FD1_dffs[0] $ !A_nB # !KB1L83);


--KB1L92 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CRES_1~0
--operation mode is normal

KB1L92 = KB1L08Q & (KB1L9 # TB1L7 & KB1L38Q) # !KB1L08Q & TB1L7 & KB1L38Q;


--KB1L28Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~16
--operation mode is normal

KB1L28Q_lut_out = TB1L7 & (KB1L18Q # KB1L9 & KB1L28Q) # !TB1L7 & KB1L9 & KB1L28Q;
KB1L28Q = DFFE(KB1L28Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L18Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~15
--operation mode is normal

KB1L18Q_lut_out = TB1L7 & (KB1L08Q # KB1L9 & KB1L18Q) # !TB1L7 & KB1L9 & KB1L18Q;
KB1L18Q = DFFE(KB1L18Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L13 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CRES_3~0
--operation mode is normal

KB1L13 = TB1L7 & (KB1L18Q # KB1L9 & KB1L28Q) # !TB1L7 & KB1L9 & KB1L28Q;


--KB1L03 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CRES_2~0
--operation mode is normal

KB1L03 = TB1L7 & (KB1L08Q # KB1L9 & KB1L18Q) # !TB1L7 & KB1L9 & KB1L18Q;


--ED1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~16
--operation mode is normal

ED1L41Q_lut_out = !ED1L11;
ED1L41Q = DFFE(ED1L41Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--TB1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~963
--operation mode is normal

TB1L2 = !ED1L4Q & !ED1L6Q;


--KB1L16 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_id~2
--operation mode is normal

KB1L16 = KB1L78Q & (KB1L11 # KB1L26Q & !WD1L01Q) # !KB1L78Q & KB1L26Q & !WD1L01Q;


--WD1L85Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~16
--operation mode is normal

WD1L85Q_lut_out = EE1L11Q & WD1L87Q;
WD1L85Q = DFFE(WD1L85Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|CMD~23
--operation mode is normal

WD1L9 = !WD1L85Q & (EE1L11Q & KB1L75Q # !WD1L55Q);


--WD1L45Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~12
--operation mode is normal

WD1L45Q_lut_out = !WD1L65Q & (WD1L45Q # KB1L75Q # KB1L321Q);
WD1L45Q = DFFE(WD1L45Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|CMD~22
--operation mode is normal

WD1L8 = WD1L9 & (WD1L45Q # !KB1L75Q);


--KB1L101Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~33
--operation mode is normal

KB1L101Q_lut_out = TB1L9 & (KB1L31 # KB1L101Q & !WD1L01Q) # !TB1L9 & KB1L101Q & !WD1L01Q;
KB1L101Q = DFFE(KB1L101Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L59Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~25
--operation mode is normal

KB1L59Q_lut_out = KB1L1 # KB1L59Q & !WD1L01Q;
KB1L59Q = DFFE(KB1L59Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L55 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~220
--operation mode is normal

KB1L55 = !KB1L26Q & !KB1L101Q & !KB1L89Q & !KB1L59Q;


--KB1L15 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~49
--operation mode is normal

KB1L15 = !WD1L01Q & (KB1L99Q # !KB1L55 # !KB1L14);


--KB1L35 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~77
--operation mode is normal

KB1L35 = KB1L98Q & (TB1L41Q # TB1L01 & !GB5_pre_out[9]);


--KB1L01 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3454
--operation mode is normal

KB1L01 = TB1L01 & KB1L98Q & !TB1L41Q;


--KB1L45 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~207
--operation mode is normal

KB1L45 = KB1L78Q & !KB1L11 & (!KB1L01 # !GB5_pre_out[9]) # !KB1L78Q & (!KB1L01 # !GB5_pre_out[9]);


--KB1L65 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~266
--operation mode is normal

KB1L65 = KB1L15 # KB1L35 # !KB1L45;


--KB1L25 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~52
--operation mode is normal

KB1L25 = TB1L9 & (EC2_b_non_empty # TB1L6 & !FD1_dffs[2]) # !TB1L9 & TB1L6 & !FD1_dffs[2];


--KB1L8 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3452
--operation mode is normal

KB1L8 = TB1L9 & KB1L78Q & !EC2_b_non_empty;


--KB1L39Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~23
--operation mode is normal

KB1L39Q_lut_out = KB1L46 # KB1L39Q & !WD1L85Q;
KB1L39Q = DFFE(KB1L39Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L201Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~34
--operation mode is normal

KB1L201Q_lut_out = KB1L88Q & (TB1L9 # KB1L201Q & !WD1L85Q) # !KB1L88Q & KB1L201Q & !WD1L85Q;
KB1L201Q = DFFE(KB1L201Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L02 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~86
--operation mode is normal

KB1L02 = KB1L32 & (!KB1L39Q & !KB1L201Q # !WD1L85Q);


--KB1L85 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~31
--operation mode is normal

KB1L85 = !WD1L85Q & (KB1L39Q # KB1L201Q);


--KB1L95 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~115
--operation mode is normal

KB1L95 = KB1L101Q # KB1L85 # WD1L01Q & KB1L26Q;


--KB1L31 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3460
--operation mode is normal

KB1L31 = KB1L78Q & EC2_b_non_empty;


--UB1_ina[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[9]
--operation mode is normal

UB1_ina[9]_lut_out = QC01_points[0][9];
UB1_ina[9] = DFFE(UB1_ina[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[8]
--operation mode is normal

UB1_ina[8]_lut_out = QC01_points[0][8];
UB1_ina[8] = DFFE(UB1_ina[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[7]
--operation mode is normal

UB1_ina[7]_lut_out = QC01_points[0][7];
UB1_ina[7] = DFFE(UB1_ina[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[6]
--operation mode is normal

UB1_ina[6]_lut_out = QC01_points[0][6];
UB1_ina[6] = DFFE(UB1_ina[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[6]
--operation mode is normal

UB1_ind[6]_lut_out = UB1_inc[6];
UB1_ind[6] = DFFE(UB1_ind[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[7]
--operation mode is normal

UB1_ind[7]_lut_out = UB1_inc[7];
UB1_ind[7] = DFFE(UB1_ind[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~954
--operation mode is normal

UB1L8 = UB1_ina[7] & UB1_ind[7] & (UB1_ina[6] $ !UB1_ind[6]) # !UB1_ina[7] & !UB1_ind[7] & (UB1_ina[6] $ !UB1_ind[6]);


--UB1_ina[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[5]
--operation mode is normal

UB1_ina[5]_lut_out = QC01_points[0][5];
UB1_ina[5] = DFFE(UB1_ina[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[4]
--operation mode is normal

UB1_ina[4]_lut_out = QC01_points[0][4];
UB1_ina[4] = DFFE(UB1_ina[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[3]
--operation mode is normal

UB1_ina[3]_lut_out = QC01_points[0][3];
UB1_ina[3] = DFFE(UB1_ina[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[2]
--operation mode is normal

UB1_ina[2]_lut_out = QC01_points[0][2];
UB1_ina[2] = DFFE(UB1_ina[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[1]
--operation mode is normal

UB1_ina[1]_lut_out = QC01_points[0][1];
UB1_ina[1] = DFFE(UB1_ina[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[0]
--operation mode is normal

UB1_ina[0]_lut_out = QC01_points[0][0];
UB1_ina[0] = DFFE(UB1_ina[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[0]
--operation mode is normal

UB1_ind[0]_lut_out = UB1_inc[0];
UB1_ind[0] = DFFE(UB1_ind[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[1]
--operation mode is normal

UB1_ind[1]_lut_out = UB1_inc[1];
UB1_ind[1] = DFFE(UB1_ind[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~121
--operation mode is normal

UB1L4 = UB1_ina[1] & (UB1_ina[0] & !UB1_ind[0] # !UB1_ind[1]) # !UB1_ina[1] & UB1_ina[0] & !UB1_ind[0] & !UB1_ind[1];


--UB1_ind[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[2]
--operation mode is normal

UB1_ind[2]_lut_out = UB1_inc[2];
UB1_ind[2] = DFFE(UB1_ind[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~126
--operation mode is normal

UB1L5 = UB1_ina[2] & (UB1L4 # !UB1_ind[2]) # !UB1_ina[2] & UB1L4 & !UB1_ind[2];


--UB1_ind[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[3]
--operation mode is normal

UB1_ind[3]_lut_out = UB1_inc[3];
UB1_ind[3] = DFFE(UB1_ind[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~131
--operation mode is normal

UB1L6 = UB1_ina[3] & (UB1L5 # !UB1_ind[3]) # !UB1_ina[3] & UB1L5 & !UB1_ind[3];


--UB1_ind[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[4]
--operation mode is normal

UB1_ind[4]_lut_out = UB1_inc[4];
UB1_ind[4] = DFFE(UB1_ind[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~136
--operation mode is normal

UB1L7 = UB1_ina[4] & (UB1L6 # !UB1_ind[4]) # !UB1_ina[4] & UB1L6 & !UB1_ind[4];


--UB1_ind[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[5]
--operation mode is normal

UB1_ind[5]_lut_out = UB1_inc[5];
UB1_ind[5] = DFFE(UB1_ind[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~113
--operation mode is normal

UB1L3 = UB1L8 & (UB1_ina[5] & (UB1L7 # !UB1_ind[5]) # !UB1_ina[5] & UB1L7 & !UB1_ind[5]);


--UB1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~992
--operation mode is normal

UB1L9 = UB1_ina[7] & (UB1_ina[6] & !UB1_ind[6] # !UB1_ind[7]) # !UB1_ina[7] & UB1_ina[6] & !UB1_ind[6] & !UB1_ind[7];


--UB1_ind[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[8]
--operation mode is normal

UB1_ind[8]_lut_out = UB1_inc[8];
UB1_ind[8] = DFFE(UB1_ind[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~92
--operation mode is normal

UB1L1 = UB1_ina[8] & (UB1L3 # UB1L9 # !UB1_ind[8]) # !UB1_ina[8] & !UB1_ind[8] & (UB1L3 # UB1L9);


--UB1_ind[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[9]
--operation mode is normal

UB1_ind[9]_lut_out = UB1_inc[9];
UB1_ind[9] = DFFE(UB1_ind[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~97
--operation mode is normal

UB1L2 = UB1_ina[9] & (UB1L1 # !UB1_ind[9]) # !UB1_ina[9] & UB1L1 & !UB1_ind[9];


--UB1L98 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_4~75
--operation mode is normal

UB1L98 = UB1L07 # UB1L27 # UB1L47 # UB1L67;


--UB1L88 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_4~56
--operation mode is normal

UB1L88 = !UB1L87 & !UB1L08 & !UB1L28;


--UB1L78 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_4~29
--operation mode is normal

UB1L78 = UB1L86 # UB1L98 # !UB1L88;


--GC1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT~15
--operation mode is normal

GC1L31 = GC1L91Q & !GB11_sload_path[2];


--GC1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT~14
--operation mode is normal

GC1L21 = !ED1L5Q & !GC1L71Q;


--UB1_min_level is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|min_level
--operation mode is normal

UB1_min_level_lut_out = UB1L2 & (UB1L68 # UB1L11 # !UB1L88);
UB1_min_level = DFFE(UB1_min_level_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~reg
--operation mode is normal

GC1L5Q_lut_out = !GC1L1 & !GC1L4;
GC1L5Q = DFFE(GC1L5Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~460
--operation mode is normal

GC1L1 = !GC1L71Q & (ED1L5Q # !UB1_max_level & !UB1_min_level);


--GC1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~13
--operation mode is normal

GC1L81Q_lut_out = ED1L5Q & GC1L7;
GC1L81Q = DFFE(GC1L81Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L12Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~18
--operation mode is normal

GC1L12Q_lut_out = GC1L61Q # GC1L12Q & ED1L5Q & !GB11_sload_path[4];
GC1L12Q = DFFE(GC1L12Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~10
--operation mode is normal

GC1L8 = !ED1L5Q & (GC1L81Q # GC1L12Q);


--GC1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~16
--operation mode is normal

GC1L02Q_lut_out = GB11_sload_path[2] & (GC1L22 # GC1L2 & !UB1L12Q) # !GB11_sload_path[2] & GC1L2 & !UB1L12Q;
GC1L02Q = DFFE(GC1L02Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--KB1L5 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2663
--operation mode is normal

KB1L5 = KB1L97Q & (KB1_SV1 # !KB1L7);


--KB1L74 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ena~86
--operation mode is normal

KB1L74 = KB1L38Q # KB1L08Q # KB1L18Q # KB1L28Q;


--UB1L12Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|hl_edge~reg
--operation mode is normal

UB1L12Q_lut_out = UB1L311 & (UB1_ind[9] & (UB1L01 # !UB1_ina[9]) # !UB1_ind[9] & UB1L01 & !UB1_ina[9]);
UB1L12Q = DFFE(UB1L12Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GD1L6Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~15
--operation mode is normal

GD1L6Q_lut_out = GB51L41 & (GD1L8Q # GD1L6Q & !UB1L12Q) # !GB51L41 & GD1L6Q & !UB1L12Q;
GD1L6Q = DFFE(GD1L6Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--XB1_inst10[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[9]
--operation mode is normal

XB1_inst10[9]_lut_out = COM_AD_D[9];
XB1_inst10[9] = DFFE(XB1_inst10[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--SC01_agb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

SC01_agb_out = XB1_inst10[9] & (SC01_lcarry[8] # !COM_AD_D[9]) # !XB1_inst10[9] & SC01_lcarry[8] & !COM_AD_D[9];


--ED1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~203
--operation mode is normal

ED1L1 = ED1L61Q & !GC1L61Q & (!ED1L8 # !GB31_sload_path[2]);


--ED1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~28
--operation mode is normal

ED1L7 = GB31_sload_path[0] & !GB31_sload_path[4] & !GB31_sload_path[1];


--ED1_rxcteq9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9
--operation mode is normal

ED1_rxcteq9 = GB31_sload_path[3] & ED1L7 & !GB31_sload_path[2];


--ED1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~21
--operation mode is normal

ED1L81Q_lut_out = ED1L21Q # ED1L71Q # ED1L81Q & !ED1_rxcteq9;
ED1L81Q = DFFE(ED1L81Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--GC1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~473
--operation mode is normal

GC1L2 = GC1L02Q & !GB11_sload_path[4];


--KB1L21 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3458
--operation mode is normal

KB1L21 = KB1L78Q & TB1L6 & !FD1_dffs[2];


--KB1L17 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRNB~60
--operation mode is normal

KB1L17 = GB5_pre_out[9] & (KB1L01 # KB1L21);


--KB1L07 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRNB~0
--operation mode is normal

KB1L07 = KB1L17 # KB1L89Q & !WD1L01Q;


--KB1L37 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWB~26
--operation mode is normal

KB1L37 = !GB5_pre_out[9] & (KB1L01 # KB1L21);


--KB1L27 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWB~25
--operation mode is normal

KB1L27 = KB1L37 # KB1L99Q & !WD1L01Q;


--KB1L56 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DRAND~0
--operation mode is normal

KB1L56 = KB1L8 & (KB1L49Q & !WD1L01Q # !Y1_com_ctrl_local[2]) # !KB1L8 & KB1L49Q & !WD1L01Q;


--KB1L86 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_IDLE~0
--operation mode is normal

KB1L86 = KB1L79Q & !WD1L01Q # !KB1L96;


--KB1L77 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_TC_EOF~0
--operation mode is normal

KB1L77 = WD1L85Q & (KB1L201Q # KB1L301Q & !WD1L01Q) # !WD1L85Q & KB1L301Q & !WD1L01Q;


--KB1L76 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_EOF~0
--operation mode is normal

KB1L76 = WD1L85Q & (KB1L39Q # KB1L69Q & !WD1L01Q) # !WD1L85Q & KB1L69Q & !WD1L01Q;


--KB1L47 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWE~0
--operation mode is normal

KB1L47 = KB1L98Q & (TB1L41Q # KB1L001Q & !WD1L01Q) # !KB1L98Q & KB1L001Q & !WD1L01Q;


--KB1L64 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_DAT~0
--operation mode is normal

KB1L64 = KB1L3 # KB1L78Q & TB1L52;


--TB1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~13
--operation mode is normal

TB1L71Q_lut_out = ED1L6Q & TB1L12Q # !ED1L6Q & TB1L71Q & !ED1L4Q;
TB1L71Q = DFFE(TB1L71Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--LB1_inst5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst5
--operation mode is normal

LB1_inst5_lut_out = FD1_dffs[4] # !FD1_dffs[2] # !FD1_dffs[3] # !TB1L8;
LB1_inst5 = DFFE(LB1_inst5_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--Y1L272Q is slaveregister:slaveregister_inst|dom_id[48]~reg0
--operation mode is normal

Y1L272Q_lut_out = PE1_MASTERHWDATA[16];
Y1L272Q = DFFE(Y1L272Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~153
--operation mode is normal

B1L13 = PE1_MASTERHTRANS[1] & (B1L84Q # B1L74Q & B1L03);


--B1L23 is ahb_slave:ahb_slave_inst|Select_543_rtl_45~96
--operation mode is normal

B1L23 = B1L2 & !B1L64Q & (PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1]);


--B1L92 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~121
--operation mode is normal

B1L92 = PE1_MASTERHTRANS[0] & !PE1_MASTERHTRANS[1] & (B1L74Q # B1L84Q);


--B1L82 is ahb_slave:ahb_slave_inst|Select_538_rtl_42~4
--operation mode is normal

B1L82 = PE1_MASTERHWRITE & (B1L23 # B1L74Q & !B1L03) # !PE1_MASTERHWRITE & B1L74Q & !B1L03;


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~16
--operation mode is normal

B1L52 = !B1_reduce_nor_4 & (B1L74Q # B1L84Q # !B1L64Q);


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~19
--operation mode is normal

B1L62 = B1L74Q & (B1L72 # B1L2 & !B1L64Q) # !B1L74Q & B1L2 & !B1L64Q;


--R1_data[0] is master_data_source:inst_master_data_source|data[0]
--operation mode is normal

R1_data[0]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L1 # !PE1_SLAVEHREADYO & R1_data[0]);
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31]
--operation mode is normal

R1_data[31]_lut_out = PE1_SLAVEHREADYO & R1L36 & !R1L79;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30]
--operation mode is normal

R1_data[30]_lut_out = PE1_SLAVEHREADYO & R1L16 & !R1L79;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29]
--operation mode is normal

R1_data[29]_lut_out = R1L95 & PE1_SLAVEHREADYO & !R1L79;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[28] is master_data_source:inst_master_data_source|data[28]
--operation mode is normal

R1_data[28]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L75 # !PE1_SLAVEHREADYO & R1_data[28]);
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L89 is master_data_source:inst_master_data_source|LessThan_12~199
--operation mode is normal

R1L89 = R1_data[31] # R1_data[30] # R1_data[29] # R1_data[28];


--R1_data[27] is master_data_source:inst_master_data_source|data[27]
--operation mode is normal

R1_data[27]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L55 # !PE1_SLAVEHREADYO & R1_data[27]);
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26]
--operation mode is normal

R1_data[26]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L35 # !PE1_SLAVEHREADYO & R1_data[26]);
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25]
--operation mode is normal

R1_data[25]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L15 # !PE1_SLAVEHREADYO & R1_data[25]);
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[24] is master_data_source:inst_master_data_source|data[24]
--operation mode is normal

R1_data[24]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L94 # !PE1_SLAVEHREADYO & R1_data[24]);
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L99 is master_data_source:inst_master_data_source|LessThan_12~204
--operation mode is normal

R1L99 = R1_data[27] # R1_data[26] # R1_data[25] # R1_data[24];


--R1L79 is master_data_source:inst_master_data_source|LessThan_12~127
--operation mode is normal

R1L79 = R1L89 # R1L99 # !R1L301 # !R1L201;


--R1_data[1] is master_data_source:inst_master_data_source|data[1]
--operation mode is normal

R1_data[1]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L3 # !PE1_SLAVEHREADYO & R1_data[1]);
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[2] is master_data_source:inst_master_data_source|data[2]
--operation mode is normal

R1_data[2]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L5 # !PE1_SLAVEHREADYO & R1_data[2]);
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[3] is master_data_source:inst_master_data_source|data[3]
--operation mode is normal

R1_data[3]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L7 # !PE1_SLAVEHREADYO & R1_data[3]);
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[4] is master_data_source:inst_master_data_source|data[4]
--operation mode is normal

R1_data[4]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L9 # !PE1_SLAVEHREADYO & R1_data[4]);
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[5] is master_data_source:inst_master_data_source|data[5]
--operation mode is normal

R1_data[5]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L11 # !PE1_SLAVEHREADYO & R1_data[5]);
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[6] is master_data_source:inst_master_data_source|data[6]
--operation mode is normal

R1_data[6]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L31 # !PE1_SLAVEHREADYO & R1_data[6]);
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[7] is master_data_source:inst_master_data_source|data[7]
--operation mode is normal

R1_data[7]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L51 # !PE1_SLAVEHREADYO & R1_data[7]);
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[8] is master_data_source:inst_master_data_source|data[8]
--operation mode is normal

R1_data[8]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L71 # !PE1_SLAVEHREADYO & R1_data[8]);
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9]
--operation mode is normal

R1_data[9]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L91 # !PE1_SLAVEHREADYO & R1_data[9]);
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10]
--operation mode is normal

R1_data[10]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L12 # !PE1_SLAVEHREADYO & R1_data[10]);
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11]
--operation mode is normal

R1_data[11]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L32 # !PE1_SLAVEHREADYO & R1_data[11]);
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[12] is master_data_source:inst_master_data_source|data[12]
--operation mode is normal

R1_data[12]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L52 # !PE1_SLAVEHREADYO & R1_data[12]);
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13]
--operation mode is normal

R1_data[13]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L72 # !PE1_SLAVEHREADYO & R1_data[13]);
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[14] is master_data_source:inst_master_data_source|data[14]
--operation mode is normal

R1_data[14]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L92 # !PE1_SLAVEHREADYO & R1_data[14]);
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15]
--operation mode is normal

R1_data[15]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L13 # !PE1_SLAVEHREADYO & R1_data[15]);
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[16] is master_data_source:inst_master_data_source|data[16]
--operation mode is normal

R1_data[16]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L33 # !PE1_SLAVEHREADYO & R1_data[16]);
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17]
--operation mode is normal

R1_data[17]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L53 # !PE1_SLAVEHREADYO & R1_data[17]);
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18]
--operation mode is normal

R1_data[18]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L73 # !PE1_SLAVEHREADYO & R1_data[18]);
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19]
--operation mode is normal

R1_data[19]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L93 # !PE1_SLAVEHREADYO & R1_data[19]);
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[20] is master_data_source:inst_master_data_source|data[20]
--operation mode is normal

R1_data[20]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L14 # !PE1_SLAVEHREADYO & R1_data[20]);
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21]
--operation mode is normal

R1_data[21]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L34 # !PE1_SLAVEHREADYO & R1_data[21]);
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22]
--operation mode is normal

R1_data[22]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L54 # !PE1_SLAVEHREADYO & R1_data[22]);
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23]
--operation mode is normal

R1_data[23]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L74 # !PE1_SLAVEHREADYO & R1_data[23]);
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--Y1L692 is slaveregister:slaveregister_inst|i~3053
--operation mode is normal

Y1L692 = B1L32Q & B1L42Q & !B1L02Q;


--Y1L472 is slaveregister:slaveregister_inst|i~605
--operation mode is normal

Y1L472 = Y1L692 & B1L71Q & B1L81Q & !B1L91Q;


--N1L1 is flash_adc:inst_flash_ADC|data_sig[0]~7
--operation mode is normal

N1L1 = PE1_MASTERHWDATA[0] & (FLASH_AD_D[0] # Y1L472) # !PE1_MASTERHWDATA[0] & FLASH_AD_D[0] & !Y1L472;


--N1_wren is flash_adc:inst_flash_ADC|wren
--operation mode is normal

N1_wren_lut_out = !N1L91 & (N1L32 # N1_wren & !N1L02);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--A1L522 is rtl~15
--operation mode is normal

A1L522 = Y1L472 # N1_wren;


--N1_wraddress[0] is flash_adc:inst_flash_ADC|wraddress[0]
--operation mode is normal

N1_wraddress[0]_lut_out = GB23_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L23 is flash_adc:inst_flash_ADC|wraddress_sig[0]~2
--operation mode is normal

N1L23 = B1L8Q & (N1_wraddress[0] # Y1L472) # !B1L8Q & N1_wraddress[0] & !Y1L472;


--N1_wraddress[1] is flash_adc:inst_flash_ADC|wraddress[1]
--operation mode is normal

N1_wraddress[1]_lut_out = GB23_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L33 is flash_adc:inst_flash_ADC|wraddress_sig[1]~5
--operation mode is normal

N1L33 = B1L9Q & (N1_wraddress[1] # Y1L472) # !B1L9Q & N1_wraddress[1] & !Y1L472;


--N1_wraddress[2] is flash_adc:inst_flash_ADC|wraddress[2]
--operation mode is normal

N1_wraddress[2]_lut_out = GB23_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L43 is flash_adc:inst_flash_ADC|wraddress_sig[2]~8
--operation mode is normal

N1L43 = B1L01Q & (N1_wraddress[2] # Y1L472) # !B1L01Q & N1_wraddress[2] & !Y1L472;


--N1_wraddress[3] is flash_adc:inst_flash_ADC|wraddress[3]
--operation mode is normal

N1_wraddress[3]_lut_out = GB23_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L53 is flash_adc:inst_flash_ADC|wraddress_sig[3]~11
--operation mode is normal

N1L53 = B1L11Q & (N1_wraddress[3] # Y1L472) # !B1L11Q & N1_wraddress[3] & !Y1L472;


--N1_wraddress[4] is flash_adc:inst_flash_ADC|wraddress[4]
--operation mode is normal

N1_wraddress[4]_lut_out = GB23_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L63 is flash_adc:inst_flash_ADC|wraddress_sig[4]~14
--operation mode is normal

N1L63 = B1L21Q & (N1_wraddress[4] # Y1L472) # !B1L21Q & N1_wraddress[4] & !Y1L472;


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L31Q_lut_out = PE1_MASTERHADDR[7] & (B1L04 # B1L31Q & !B1L44) # !PE1_MASTERHADDR[7] & B1L31Q & !B1L44;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[5] is flash_adc:inst_flash_ADC|wraddress[5]
--operation mode is normal

N1_wraddress[5]_lut_out = GB23_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L73 is flash_adc:inst_flash_ADC|wraddress_sig[5]~17
--operation mode is normal

N1L73 = B1L31Q & (N1_wraddress[5] # Y1L472) # !B1L31Q & N1_wraddress[5] & !Y1L472;


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L41Q_lut_out = PE1_MASTERHADDR[8] & (B1L04 # B1L41Q & !B1L44) # !PE1_MASTERHADDR[8] & B1L41Q & !B1L44;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[6] is flash_adc:inst_flash_ADC|wraddress[6]
--operation mode is normal

N1_wraddress[6]_lut_out = GB23_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L83 is flash_adc:inst_flash_ADC|wraddress_sig[6]~20
--operation mode is normal

N1L83 = B1L41Q & (N1_wraddress[6] # Y1L472) # !B1L41Q & N1_wraddress[6] & !Y1L472;


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0
--operation mode is normal

B1L51Q_lut_out = PE1_MASTERHADDR[9] & (B1L04 # B1L51Q & !B1L44) # !PE1_MASTERHADDR[9] & B1L51Q & !B1L44;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[7] is flash_adc:inst_flash_ADC|wraddress[7]
--operation mode is normal

N1_wraddress[7]_lut_out = GB23_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L93 is flash_adc:inst_flash_ADC|wraddress_sig[7]~23
--operation mode is normal

N1L93 = B1L51Q & (N1_wraddress[7] # Y1L472) # !B1L51Q & N1_wraddress[7] & !Y1L472;


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0
--operation mode is normal

B1L61Q_lut_out = PE1_MASTERHADDR[10] & (B1L04 # B1L61Q & !B1L44) # !PE1_MASTERHADDR[10] & B1L61Q & !B1L44;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[8] is flash_adc:inst_flash_ADC|wraddress[8]
--operation mode is normal

N1_wraddress[8]_lut_out = GB23_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L04 is flash_adc:inst_flash_ADC|wraddress_sig[8]~26
--operation mode is normal

N1L04 = B1L61Q & (N1_wraddress[8] # Y1L472) # !B1L61Q & N1_wraddress[8] & !Y1L472;


--Y1L572 is slaveregister:slaveregister_inst|i~608
--operation mode is normal

Y1L572 = B1L91Q & Y1L692 & !B1L71Q & !B1L81Q;


--CB1L29Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

CB1L29Q_lut_out = ATWD0_D[0];
CB1L29Q = DFFE(CB1L29Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L39Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

CB1L39Q_lut_out = ATWD0_D[1];
CB1L39Q = DFFE(CB1L39Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L49Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

CB1L49Q_lut_out = ATWD0_D[2];
CB1L49Q = DFFE(CB1L49Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L59Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

CB1L59Q_lut_out = ATWD0_D[3];
CB1L59Q = DFFE(CB1L59Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L69Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

CB1L69Q_lut_out = ATWD0_D[4];
CB1L69Q = DFFE(CB1L69Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L79Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

CB1L79Q_lut_out = ATWD0_D[5];
CB1L79Q = DFFE(CB1L79Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L89Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

CB1L89Q_lut_out = ATWD0_D[6];
CB1L89Q = DFFE(CB1L89Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L99Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

CB1L99Q_lut_out = ATWD0_D[7];
CB1L99Q = DFFE(CB1L99Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L101Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

CB1L101Q_lut_out = ATWD0_D[9];
CB1L101Q = DFFE(CB1L101Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--CB1L001Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

CB1L001Q_lut_out = ATWD0_D[8];
CB1L001Q = DFFE(CB1L001Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L19);


--FB1_bin_sig[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

FB1_bin_sig[6] = CB1L89Q $ CB1L99Q $ CB1L101Q $ CB1L001Q;


--FB1_bin_sig[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

FB1_bin_sig[3] = CB1L59Q $ CB1L69Q $ CB1L79Q $ FB1_bin_sig[6];


--FB1_bin_sig[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

FB1_bin_sig[1] = CB1L39Q $ CB1L49Q $ FB1_bin_sig[3];


--C1L1 is atwd:atwd0|data_sig[0]~8
--operation mode is normal

C1L1 = Y1L572 & PE1_MASTERHWDATA[0] # !Y1L572 & (CB1L29Q $ FB1_bin_sig[1]);


--CB1L201Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

CB1L201Q_lut_out = CB1L561Q # CB1L201Q & (CB1L461Q # !CB1L841);
CB1L201Q = DFFE(CB1L201Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--A1L622 is rtl~16
--operation mode is normal

A1L622 = Y1L572 # CB1L201Q;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L061 # CB1L461Q & CB1L46;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L71 is atwd:atwd0|wraddress_sig[0]~2
--operation mode is normal

C1L71 = B1L8Q & (CB1_addr_cnt[0] # Y1L572) # !B1L8Q & CB1_addr_cnt[0] & !Y1L572;


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L951 # CB1L461Q & CB1L66;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L81 is atwd:atwd0|wraddress_sig[1]~5
--operation mode is normal

C1L81 = B1L9Q & (CB1_addr_cnt[1] # Y1L572) # !B1L9Q & CB1_addr_cnt[1] & !Y1L572;


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L851 # CB1L461Q & CB1L86;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L91 is atwd:atwd0|wraddress_sig[2]~8
--operation mode is normal

C1L91 = B1L01Q & (CB1_addr_cnt[2] # Y1L572) # !B1L01Q & CB1_addr_cnt[2] & !Y1L572;


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L751 # CB1L461Q & CB1L07;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L02 is atwd:atwd0|wraddress_sig[3]~11
--operation mode is normal

C1L02 = B1L11Q & (CB1_addr_cnt[3] # Y1L572) # !B1L11Q & CB1_addr_cnt[3] & !Y1L572;


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L651 # CB1L461Q & CB1L27;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L12 is atwd:atwd0|wraddress_sig[4]~14
--operation mode is normal

C1L12 = B1L21Q & (CB1_addr_cnt[4] # Y1L572) # !B1L21Q & CB1_addr_cnt[4] & !Y1L572;


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L551 # CB1L461Q & CB1L47;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L22 is atwd:atwd0|wraddress_sig[5]~17
--operation mode is normal

C1L22 = B1L31Q & (CB1_addr_cnt[5] # Y1L572) # !B1L31Q & CB1_addr_cnt[5] & !Y1L572;


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L451 # CB1L461Q & CB1L67;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L32 is atwd:atwd0|wraddress_sig[6]~20
--operation mode is normal

C1L32 = B1L41Q & (CB1_addr_cnt[6] # Y1L572) # !B1L41Q & CB1_addr_cnt[6] & !Y1L572;


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L351 # CB1L461Q & CB1L87;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L42 is atwd:atwd0|wraddress_sig[7]~23
--operation mode is normal

C1L42 = B1L51Q & (CB1_addr_cnt[7] # Y1L572) # !B1L51Q & CB1_addr_cnt[7] & !Y1L572;


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L251 # CB1L461Q & CB1L08;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L52 is atwd:atwd0|wraddress_sig[8]~26
--operation mode is normal

C1L52 = B1L61Q & (CB1_addr_cnt[8] # Y1L572) # !B1L61Q & CB1_addr_cnt[8] & !Y1L572;


--Y1L451 is slaveregister:slaveregister_inst|command_3_local[0]~32
--operation mode is normal

Y1L451 = Y1L7 & B1L11Q & Y1L68 & !B1L01Q;


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last
--operation mode is normal

J1_atwd0_trigger_last_lut_out = DB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--J1L99 is atwd_timestamp:inst_atwd_timestamp|i~0
--operation mode is normal

J1L99 = DB1_ATWDTrigger_sig & !J1_atwd0_trigger_last;


--Y1L58 is slaveregister:slaveregister_inst|command_1_local[0]~32
--operation mode is normal

Y1L58 = Y1L68 & Y1L7 & !B1L01Q & !B1L11Q;


--Y1L295Q is slaveregister:slaveregister_inst|rx_fifo_rd~reg0
--operation mode is normal

Y1L295Q_lut_out = !B1L42Q & Y1L74 & Y1L955 & A1L463;
Y1L295Q = DFFE(Y1L295Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--EC1_valid_rreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_rreq
--operation mode is normal

EC1_valid_rreq = EC1_b_non_empty & Y1L295Q;


--TB1L31Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~reg
--operation mode is normal

TB1L31Q_lut_out = TB1L11 # TB1L21 # TB1L52 & !TB1L61Q;
TB1L31Q = DFFE(TB1L31Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--EC1_b_full is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full
--operation mode is normal

EC1_b_full_lut_out = !Y1L295Q & (EC1_b_full # EC1L5);
EC1_b_full = DFFE(EC1_b_full_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--EC1_valid_wreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_wreq
--operation mode is normal

EC1_valid_wreq = ED1L6Q & TB1L31Q & !EC1_b_full;


--DC1_rd_ptr_lsb is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|rd_ptr_lsb
--operation mode is normal

DC1_rd_ptr_lsb_lut_out = !DC1_rd_ptr_lsb;
DC1_rd_ptr_lsb = DFFE(DC1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , EC1_valid_rreq);


--Q1L111 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~146
--operation mode is normal

Q1L111 = Q1_cnt100ms[16] # !Q1_cnt100ms[19] # !Q1_cnt100ms[18] # !Q1_cnt100ms[17];


--Q1L211 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~167
--operation mode is normal

Q1L211 = Q1_cnt100ms[21] # Q1_cnt100ms[22] # Q1_cnt100ms[23] # !Q1_cnt100ms[20];


--Q1L311 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~192
--operation mode is normal

Q1L311 = Q1_cnt100ms[24] # Q1_cnt100ms[25] # Q1_cnt100ms[26] # Q1_cnt100ms[27];


--Q1L411 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~221
--operation mode is normal

Q1L411 = Q1_cnt100ms[28] # Q1_cnt100ms[29] # Q1_cnt100ms[30] # Q1_cnt100ms[31];


--Q1L511 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~275
--operation mode is normal

Q1L511 = Q1L111 # Q1L211 # Q1L311 # Q1L411;


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~29
--operation mode is normal

Q1L29 = !V1L4Q & !Q1L511 & Q1L611 & Q1L711;


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last
--operation mode is normal

J1_atwd1_trigger_last_lut_out = DB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--J1L001 is atwd_timestamp:inst_atwd_timestamp|i~1
--operation mode is normal

J1L001 = DB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--DB1L9 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~265
--operation mode is normal

DB1L9 = Y1_command_0_local[0] # Y1_command_0_local[3] & !DB1_enable_LED_sig;


--P1L111 is hit_counter:inst_hit_counter|reduce_nor_3~146
--operation mode is normal

P1L111 = P1_cnt100ms[16] # !P1_cnt100ms[19] # !P1_cnt100ms[18] # !P1_cnt100ms[17];


--P1L211 is hit_counter:inst_hit_counter|reduce_nor_3~167
--operation mode is normal

P1L211 = P1_cnt100ms[21] # P1_cnt100ms[22] # P1_cnt100ms[23] # !P1_cnt100ms[20];


--P1L311 is hit_counter:inst_hit_counter|reduce_nor_3~192
--operation mode is normal

P1L311 = P1_cnt100ms[24] # P1_cnt100ms[25] # P1_cnt100ms[26] # P1_cnt100ms[27];


--P1L411 is hit_counter:inst_hit_counter|reduce_nor_3~221
--operation mode is normal

P1L411 = P1_cnt100ms[28] # P1_cnt100ms[29] # P1_cnt100ms[30] # P1_cnt100ms[31];


--P1L511 is hit_counter:inst_hit_counter|reduce_nor_3~275
--operation mode is normal

P1L511 = P1L111 # P1L211 # P1L311 # P1L411;


--P1L18 is hit_counter:inst_hit_counter|multiSPEcnt[10]~9
--operation mode is normal

P1L18 = !V1L4Q & !P1L511 & P1L611 & P1L711;


--Y1L18 is slaveregister:slaveregister_inst|command_0_local[30]~32
--operation mode is normal

Y1L18 = Y1L8 & Y1L7 & !B1L01Q & !B1L11Q;


--Y1L574 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_674~74
--operation mode is normal

Y1L574 = B1L21Q & !B1L01Q;


--Y1L191 is slaveregister:slaveregister_inst|command_4_local[3]~32
--operation mode is normal

Y1L191 = Y1L574 & Y1L7 & B1L11Q & !B1L9Q;


--Y1L672 is slaveregister:slaveregister_inst|i~611
--operation mode is normal

Y1L672 = B1L71Q & B1L91Q & Y1L692 & !B1L81Q;


--CB2L29Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

CB2L29Q_lut_out = ATWD1_D[0];
CB2L29Q = DFFE(CB2L29Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L39Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

CB2L39Q_lut_out = ATWD1_D[1];
CB2L39Q = DFFE(CB2L39Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L49Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

CB2L49Q_lut_out = ATWD1_D[2];
CB2L49Q = DFFE(CB2L49Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L59Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

CB2L59Q_lut_out = ATWD1_D[3];
CB2L59Q = DFFE(CB2L59Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L69Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

CB2L69Q_lut_out = ATWD1_D[4];
CB2L69Q = DFFE(CB2L69Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L79Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

CB2L79Q_lut_out = ATWD1_D[5];
CB2L79Q = DFFE(CB2L79Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L89Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

CB2L89Q_lut_out = ATWD1_D[6];
CB2L89Q = DFFE(CB2L89Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L99Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

CB2L99Q_lut_out = ATWD1_D[7];
CB2L99Q = DFFE(CB2L99Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L101Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

CB2L101Q_lut_out = ATWD1_D[9];
CB2L101Q = DFFE(CB2L101Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--CB2L001Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

CB2L001Q_lut_out = ATWD1_D[8];
CB2L001Q = DFFE(CB2L001Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L19);


--FB2_bin_sig[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

FB2_bin_sig[6] = CB2L89Q $ CB2L99Q $ CB2L101Q $ CB2L001Q;


--FB2_bin_sig[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

FB2_bin_sig[3] = CB2L59Q $ CB2L69Q $ CB2L79Q $ FB2_bin_sig[6];


--FB2_bin_sig[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

FB2_bin_sig[1] = CB2L39Q $ CB2L49Q $ FB2_bin_sig[3];


--C2L1 is atwd:atwd1|data_sig[0]~8
--operation mode is normal

C2L1 = Y1L672 & PE1_MASTERHWDATA[0] # !Y1L672 & (CB2L29Q $ FB2_bin_sig[1]);


--CB2L201Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

CB2L201Q_lut_out = CB2L561Q # CB2L201Q & (CB2L461Q # !CB2L841);
CB2L201Q = DFFE(CB2L201Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--A1L722 is rtl~17
--operation mode is normal

A1L722 = Y1L672 # CB2L201Q;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L061 # CB2L461Q & CB2L46;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L71 is atwd:atwd1|wraddress_sig[0]~2
--operation mode is normal

C2L71 = B1L8Q & (CB2_addr_cnt[0] # Y1L672) # !B1L8Q & CB2_addr_cnt[0] & !Y1L672;


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L951 # CB2L461Q & CB2L66;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L81 is atwd:atwd1|wraddress_sig[1]~5
--operation mode is normal

C2L81 = B1L9Q & (CB2_addr_cnt[1] # Y1L672) # !B1L9Q & CB2_addr_cnt[1] & !Y1L672;


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L851 # CB2L461Q & CB2L86;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L91 is atwd:atwd1|wraddress_sig[2]~8
--operation mode is normal

C2L91 = B1L01Q & (CB2_addr_cnt[2] # Y1L672) # !B1L01Q & CB2_addr_cnt[2] & !Y1L672;


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L751 # CB2L461Q & CB2L07;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L02 is atwd:atwd1|wraddress_sig[3]~11
--operation mode is normal

C2L02 = B1L11Q & (CB2_addr_cnt[3] # Y1L672) # !B1L11Q & CB2_addr_cnt[3] & !Y1L672;


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L651 # CB2L461Q & CB2L27;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L12 is atwd:atwd1|wraddress_sig[4]~14
--operation mode is normal

C2L12 = B1L21Q & (CB2_addr_cnt[4] # Y1L672) # !B1L21Q & CB2_addr_cnt[4] & !Y1L672;


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L551 # CB2L461Q & CB2L47;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L22 is atwd:atwd1|wraddress_sig[5]~17
--operation mode is normal

C2L22 = B1L31Q & (CB2_addr_cnt[5] # Y1L672) # !B1L31Q & CB2_addr_cnt[5] & !Y1L672;


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L451 # CB2L461Q & CB2L67;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L32 is atwd:atwd1|wraddress_sig[6]~20
--operation mode is normal

C2L32 = B1L41Q & (CB2_addr_cnt[6] # Y1L672) # !B1L41Q & CB2_addr_cnt[6] & !Y1L672;


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L351 # CB2L461Q & CB2L87;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L42 is atwd:atwd1|wraddress_sig[7]~23
--operation mode is normal

C2L42 = B1L51Q & (CB2_addr_cnt[7] # Y1L672) # !B1L51Q & CB2_addr_cnt[7] & !Y1L672;


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L251 # CB2L461Q & CB2L08;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L52 is atwd:atwd1|wraddress_sig[8]~26
--operation mode is normal

C2L52 = B1L61Q & (CB2_addr_cnt[8] # Y1L672) # !B1L61Q & CB2_addr_cnt[8] & !Y1L672;


--LB1_inst13 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst13
--operation mode is normal

LB1_inst13 = ED1L6Q & TB1L31Q;


--C1L2 is atwd:atwd0|data_sig[1]~11
--operation mode is normal

C1L2 = PE1_MASTERHWDATA[1] & (FB1_bin_sig[1] # Y1L572) # !PE1_MASTERHWDATA[1] & FB1_bin_sig[1] & !Y1L572;


--C2L2 is atwd:atwd1|data_sig[1]~11
--operation mode is normal

C2L2 = PE1_MASTERHWDATA[1] & (FB2_bin_sig[1] # Y1L672) # !PE1_MASTERHWDATA[1] & FB2_bin_sig[1] & !Y1L672;


--N1L2 is flash_adc:inst_flash_ADC|data_sig[1]~10
--operation mode is normal

N1L2 = PE1_MASTERHWDATA[1] & (FLASH_AD_D[1] # Y1L472) # !PE1_MASTERHWDATA[1] & FLASH_AD_D[1] & !Y1L472;


--C1L3 is atwd:atwd0|data_sig[2]~14
--operation mode is normal

C1L3 = Y1L572 & PE1_MASTERHWDATA[2] # !Y1L572 & (CB1L49Q $ FB1_bin_sig[3]);


--KB1L53 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DOM_REBOOT~0
--operation mode is normal

KB1L53 = KB1L63Q # WD1L01Q & KB1L59Q;


--C2L3 is atwd:atwd1|data_sig[2]~14
--operation mode is normal

C2L3 = Y1L672 & PE1_MASTERHWDATA[2] # !Y1L672 & (CB2L49Q $ FB2_bin_sig[3]);


--N1L3 is flash_adc:inst_flash_ADC|data_sig[2]~13
--operation mode is normal

N1L3 = PE1_MASTERHWDATA[2] & (FLASH_AD_D[2] # Y1L472) # !PE1_MASTERHWDATA[2] & FLASH_AD_D[2] & !Y1L472;


--KB1L41 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3566
--operation mode is normal

KB1L41 = WD1L01Q & KB1_SV2 & !KB1_SV8 & !KB1_SV3;


--C1L4 is atwd:atwd0|data_sig[3]~17
--operation mode is normal

C1L4 = PE1_MASTERHWDATA[3] & (FB1_bin_sig[3] # Y1L572) # !PE1_MASTERHWDATA[3] & FB1_bin_sig[3] & !Y1L572;


--C2L4 is atwd:atwd1|data_sig[3]~17
--operation mode is normal

C2L4 = PE1_MASTERHWDATA[3] & (FB2_bin_sig[3] # Y1L672) # !PE1_MASTERHWDATA[3] & FB2_bin_sig[3] & !Y1L672;


--N1L4 is flash_adc:inst_flash_ADC|data_sig[3]~16
--operation mode is normal

N1L4 = PE1_MASTERHWDATA[3] & (FLASH_AD_D[3] # Y1L472) # !PE1_MASTERHWDATA[3] & FLASH_AD_D[3] & !Y1L472;


--FB1_bin_sig[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

FB1_bin_sig[4] = CB1L69Q $ CB1L79Q $ FB1_bin_sig[6];


--C1L5 is atwd:atwd0|data_sig[4]~20
--operation mode is normal

C1L5 = PE1_MASTERHWDATA[4] & (FB1_bin_sig[4] # Y1L572) # !PE1_MASTERHWDATA[4] & FB1_bin_sig[4] & !Y1L572;


--FB2_bin_sig[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

FB2_bin_sig[4] = CB2L69Q $ CB2L79Q $ FB2_bin_sig[6];


--C2L5 is atwd:atwd1|data_sig[4]~20
--operation mode is normal

C2L5 = PE1_MASTERHWDATA[4] & (FB2_bin_sig[4] # Y1L672) # !PE1_MASTERHWDATA[4] & FB2_bin_sig[4] & !Y1L672;


--N1L5 is flash_adc:inst_flash_ADC|data_sig[4]~19
--operation mode is normal

N1L5 = PE1_MASTERHWDATA[4] & (FLASH_AD_D[4] # Y1L472) # !PE1_MASTERHWDATA[4] & FLASH_AD_D[4] & !Y1L472;


--C1L6 is atwd:atwd0|data_sig[5]~23
--operation mode is normal

C1L6 = Y1L572 & PE1_MASTERHWDATA[5] # !Y1L572 & (CB1L79Q $ FB1_bin_sig[6]);


--C2L6 is atwd:atwd1|data_sig[5]~23
--operation mode is normal

C2L6 = Y1L672 & PE1_MASTERHWDATA[5] # !Y1L672 & (CB2L79Q $ FB2_bin_sig[6]);


--N1L6 is flash_adc:inst_flash_ADC|data_sig[5]~22
--operation mode is normal

N1L6 = PE1_MASTERHWDATA[5] & (FLASH_AD_D[5] # Y1L472) # !PE1_MASTERHWDATA[5] & FLASH_AD_D[5] & !Y1L472;


--C1L7 is atwd:atwd0|data_sig[6]~26
--operation mode is normal

C1L7 = PE1_MASTERHWDATA[6] & (FB1_bin_sig[6] # Y1L572) # !PE1_MASTERHWDATA[6] & FB1_bin_sig[6] & !Y1L572;


--EC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|altr_temp~28
--operation mode is normal

EC1L1 = EC1_valid_wreq $ (!Y1L295Q # !EC1_b_non_empty);


--C2L7 is atwd:atwd1|data_sig[6]~26
--operation mode is normal

C2L7 = PE1_MASTERHWDATA[6] & (FB2_bin_sig[6] # Y1L672) # !PE1_MASTERHWDATA[6] & FB2_bin_sig[6] & !Y1L672;


--N1L7 is flash_adc:inst_flash_ADC|data_sig[6]~25
--operation mode is normal

N1L7 = PE1_MASTERHWDATA[6] & (FLASH_AD_D[6] # Y1L472) # !PE1_MASTERHWDATA[6] & FLASH_AD_D[6] & !Y1L472;


--FB1_bin_sig[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

FB1_bin_sig[7] = CB1L99Q $ CB1L101Q $ CB1L001Q;


--C1L8 is atwd:atwd0|data_sig[7]~29
--operation mode is normal

C1L8 = PE1_MASTERHWDATA[7] & (FB1_bin_sig[7] # Y1L572) # !PE1_MASTERHWDATA[7] & FB1_bin_sig[7] & !Y1L572;


--FB2_bin_sig[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

FB2_bin_sig[7] = CB2L99Q $ CB2L101Q $ CB2L001Q;


--C2L8 is atwd:atwd1|data_sig[7]~29
--operation mode is normal

C2L8 = PE1_MASTERHWDATA[7] & (FB2_bin_sig[7] # Y1L672) # !PE1_MASTERHWDATA[7] & FB2_bin_sig[7] & !Y1L672;


--N1L8 is flash_adc:inst_flash_ADC|data_sig[7]~28
--operation mode is normal

N1L8 = PE1_MASTERHWDATA[7] & (FLASH_AD_D[7] # Y1L472) # !PE1_MASTERHWDATA[7] & FLASH_AD_D[7] & !Y1L472;


--C1L9 is atwd:atwd0|data_sig[8]~32
--operation mode is normal

C1L9 = Y1L572 & PE1_MASTERHWDATA[8] # !Y1L572 & (CB1L101Q $ CB1L001Q);


--TB1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_rcvd~reg
--operation mode is normal

TB1L51Q_lut_out = TB1L01 & TB1L71Q;
TB1L51Q = DFFE(TB1L51Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--QD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|and_node[0][7]~30
--operation mode is normal

QD1L1 = GB8_sload_path[0] & GB8_pre_out[1] & GB8_pre_out[2] & GB8_pre_out[3];


--QD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|and_node[0][7]~35
--operation mode is normal

QD1L2 = GB8_pre_out[4] & GB8_pre_out[5] & GB8_pre_out[6] & GB8_pre_out[7];


--LB1_inst36 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst36
--operation mode is normal

LB1_inst36 = TB1L51Q & (!QD1L2 # !QD1L1);


--msg_rd is msg_rd
--operation mode is normal

msg_rd_lut_out = Y1_com_ctrl_local[0] & !old;
msg_rd = DFFE(msg_rd_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--LB1_inst22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst22
--operation mode is normal

LB1_inst22 = LB1_inst36 $ (!ZC5L2 & msg_rd);


--DB2L9 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~265
--operation mode is normal

DB2L9 = Y1_command_0_local[8] # Y1_command_0_local[11] & !DB2_enable_LED_sig;


--C2L9 is atwd:atwd1|data_sig[8]~32
--operation mode is normal

C2L9 = Y1L672 & PE1_MASTERHWDATA[8] # !Y1L672 & (CB2L101Q $ CB2L001Q);


--N1L9 is flash_adc:inst_flash_ADC|data_sig[8]~31
--operation mode is normal

N1L9 = PE1_MASTERHWDATA[8] & (FLASH_AD_D[8] # Y1L472) # !PE1_MASTERHWDATA[8] & FLASH_AD_D[8] & !Y1L472;


--C1L01 is atwd:atwd0|data_sig[9]~35
--operation mode is normal

C1L01 = PE1_MASTERHWDATA[9] & (CB1L101Q # Y1L572) # !PE1_MASTERHWDATA[9] & CB1L101Q & !Y1L572;


--C2L01 is atwd:atwd1|data_sig[9]~35
--operation mode is normal

C2L01 = PE1_MASTERHWDATA[9] & (CB2L101Q # Y1L672) # !PE1_MASTERHWDATA[9] & CB2L101Q & !Y1L672;


--N1L01 is flash_adc:inst_flash_ADC|data_sig[9]~34
--operation mode is normal

N1L01 = PE1_MASTERHWDATA[9] & (FLASH_AD_D[9] # Y1L472) # !PE1_MASTERHWDATA[9] & FLASH_AD_D[9] & !Y1L472;


--C1L11 is atwd:atwd0|data_sig[10]~0
--operation mode is normal

C1L11 = PE1_MASTERHWDATA[10] & Y1L572;


--C2L11 is atwd:atwd1|data_sig[10]~0
--operation mode is normal

C2L11 = PE1_MASTERHWDATA[10] & Y1L672;


--N1L11 is flash_adc:inst_flash_ADC|data_sig[10]~37
--operation mode is normal

N1L11 = PE1_MASTERHWDATA[10] & (FLASH_NCO # Y1L472) # !PE1_MASTERHWDATA[10] & FLASH_NCO & !Y1L472;


--C1L21 is atwd:atwd0|data_sig[11]~1
--operation mode is normal

C1L21 = PE1_MASTERHWDATA[11] & Y1L572;


--C2L21 is atwd:atwd1|data_sig[11]~1
--operation mode is normal

C2L21 = PE1_MASTERHWDATA[11] & Y1L672;


--N1L21 is flash_adc:inst_flash_ADC|data_sig[11]~0
--operation mode is normal

N1L21 = PE1_MASTERHWDATA[11] & Y1L472;


--C1L31 is atwd:atwd0|data_sig[12]~2
--operation mode is normal

C1L31 = PE1_MASTERHWDATA[12] & Y1L572;


--C2L31 is atwd:atwd1|data_sig[12]~2
--operation mode is normal

C2L31 = PE1_MASTERHWDATA[12] & Y1L672;


--N1L31 is flash_adc:inst_flash_ADC|data_sig[12]~1
--operation mode is normal

N1L31 = PE1_MASTERHWDATA[12] & Y1L472;


--C1L41 is atwd:atwd0|data_sig[13]~3
--operation mode is normal

C1L41 = PE1_MASTERHWDATA[13] & Y1L572;


--C2L41 is atwd:atwd1|data_sig[13]~3
--operation mode is normal

C2L41 = PE1_MASTERHWDATA[13] & Y1L672;


--N1L41 is flash_adc:inst_flash_ADC|data_sig[13]~2
--operation mode is normal

N1L41 = PE1_MASTERHWDATA[13] & Y1L472;


--C1L51 is atwd:atwd0|data_sig[14]~4
--operation mode is normal

C1L51 = PE1_MASTERHWDATA[14] & Y1L572;


--C2L51 is atwd:atwd1|data_sig[14]~4
--operation mode is normal

C2L51 = PE1_MASTERHWDATA[14] & Y1L672;


--N1L51 is flash_adc:inst_flash_ADC|data_sig[14]~3
--operation mode is normal

N1L51 = PE1_MASTERHWDATA[14] & Y1L472;


--C1L61 is atwd:atwd0|data_sig[15]~5
--operation mode is normal

C1L61 = PE1_MASTERHWDATA[15] & Y1L572;


--C2L61 is atwd:atwd1|data_sig[15]~5
--operation mode is normal

C2L61 = PE1_MASTERHWDATA[15] & Y1L672;


--N1L61 is flash_adc:inst_flash_ADC|data_sig[15]~4
--operation mode is normal

N1L61 = PE1_MASTERHWDATA[15] & Y1L472;


--N1L91 is flash_adc:inst_flash_ADC|i~0
--operation mode is normal

N1L91 = !Y1_command_0_local[16] & !Y1_command_0_local[17];


--N1_disc is flash_adc:inst_flash_ADC|disc
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, OneSPE, Y1_command_0_local[17], , );


--N1L02 is flash_adc:inst_flash_ADC|i~2
--operation mode is normal

N1L02 = Y1_command_0_local[16] # Y1_command_0_local[17] & N1_disc;


--Y1L395Q is slaveregister:slaveregister_inst|tx_fifo_wr~reg0
--operation mode is normal

Y1L395Q_lut_out = Y1L74 & Y1L9 & B1L9Q & !B1L21Q;
Y1L395Q = DFFE(Y1L395Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--EC2_b_full is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full
--operation mode is normal

EC2_b_full_lut_out = EC2_b_full & (!WD1L72Q # !EE1L11Q) # !EC2_b_full & EC2L4 & (!WD1L72Q # !EE1L11Q);
EC2_b_full = DFFE(EC2_b_full_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--EC2_valid_wreq is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_wreq
--operation mode is normal

EC2_valid_wreq = Y1L395Q & !EC2_b_full;


--WD1L72Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~reg
--operation mode is normal

WD1L72Q_lut_out = !WD1L62;
WD1L72Q = DFFE(WD1L72Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--EC2L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|altr_temp~28
--operation mode is normal

EC2L1 = EC2_valid_wreq $ (!WD1L72Q # !EE1L11Q # !EC2_b_non_empty);


--EC2L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~137
--operation mode is normal

EC2L7 = GB12_pre_out[1] # !GB12_sload_path[0] # !WD1L72Q # !EE1L11Q;


--EC2L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~144
--operation mode is normal

EC2L8 = GB12_pre_out[2] # GB12_pre_out[3] # GB12_pre_out[4] # GB12_pre_out[5];


--EC2L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~161
--operation mode is normal

EC2L9 = EC2L7 # EC2L8 # !Y1L592;


--B1L73 is ahb_slave:ahb_slave_inst|Select_548_rtl_71_rtl_296~5
--operation mode is normal

B1L73 = B1L5Q & (PE1_MASTERHTRANS[0] # !PE1_MASTERHTRANS[1]) # !B1L2;


--SC32_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC32_aeb_out = SC22_aeb_out & SC12_aeb_out & SC91_aeb_out & SC02_aeb_out;


--KB1L36 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SEND_WT~0
--operation mode is normal

KB1L36 = GD1L3Q & (KB1L09Q # KB1L29Q & !PB1L01Q) # !GD1L3Q & KB1L29Q & !PB1L01Q;


--KB1L94 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_PULSE~0
--operation mode is normal

KB1L94 = PB1L01Q & (KB1L19Q # KB1L09Q & !GD1L3Q) # !PB1L01Q & KB1L09Q & !GD1L3Q;


--V1L2Q is roc:inst_ROC|RST_state~5
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(JE1_outclock0), , , );


--WD1L56Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~23
--operation mode is normal

WD1L56Q_lut_out = WD1L37Q & (WD1L56Q # EE1L11Q) # !WD1L37Q & WD1L56Q & !EE1L11Q;
WD1L56Q = DFFE(WD1L56Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L96Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~27
--operation mode is normal

WD1L96Q_lut_out = WD1L86Q & (WD1L96Q # EE1L11Q) # !WD1L86Q & WD1L96Q & !EE1L11Q;
WD1L96Q = DFFE(WD1L96Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L68Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~44
--operation mode is normal

WD1L68Q_lut_out = WD1L78Q & (WD1L68Q # EE1L11Q) # !WD1L78Q & WD1L68Q & !EE1L11Q;
WD1L68Q = DFFE(WD1L68Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--PD1_b_non_empty is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty
--operation mode is normal

PD1_b_non_empty_lut_out = PD1_b_full # GD1L81Q # PD1_b_non_empty & PD1L6;
PD1_b_non_empty = DFFE(PD1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--WD1L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~192
--operation mode is normal

WD1L71 = WD1L56Q # WD1L96Q # WD1L68Q & !PD1_b_non_empty;


--WD1L18Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~39
--operation mode is normal

WD1L18Q_lut_out = WD1L18Q & (WD1L5 # EE1L11Q & WD1L38Q) # !WD1L18Q & EE1L11Q & WD1L38Q;
WD1L18Q = DFFE(WD1L18Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L88Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~46
--operation mode is normal

WD1L88Q_lut_out = EE1L11Q & (WD1L48Q # WD1L88Q & WD1L5) # !EE1L11Q & WD1L88Q & WD1L5;
WD1L88Q = DFFE(WD1L88Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3850
--operation mode is normal

WD1L5 = !GB72L8 & !GB82L9;


--WD1L02 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~246
--operation mode is normal

WD1L02 = WD1L71 # !WD1L5 & (WD1L18Q # WD1L88Q);


--WD1L28Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~40
--operation mode is normal

WD1L28Q_lut_out = KB1L06Q & WD1L6;
WD1L28Q = DFFE(WD1L28Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L321Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_data~reg
--operation mode is normal

KB1L321Q_lut_out = KB1L201Q # KB1L4 # KB1L88Q & TB1L9;
KB1L321Q = DFFE(KB1L321Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--WD1L61 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~187
--operation mode is normal

WD1L61 = WD1L28Q # !WD1L45Q & (KB1L75Q # KB1L321Q);


--WD1L87Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~36
--operation mode is normal

WD1L87Q_lut_out = !WD1L15;
WD1L87Q = DFFE(WD1L87Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L91 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~229
--operation mode is normal

WD1L91 = WD1L02 # WD1L61 # EE1L11Q & WD1L87Q;


--WD1L95Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~17
--operation mode is normal

WD1L95Q_lut_out = EE1L11Q & (WD1L97Q # WD1L46Q);
WD1L95Q = DFFE(WD1L95Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L27Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~30
--operation mode is normal

WD1L27Q_lut_out = WD1L57Q # WD1L27Q & !EE1L11Q;
WD1L27Q = DFFE(WD1L27Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L47Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~32
--operation mode is normal

WD1L47Q_lut_out = WD1L17Q & (WD1L47Q # EE1L11Q) # !WD1L17Q & WD1L47Q & !EE1L11Q;
WD1L47Q = DFFE(WD1L47Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L41 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~152
--operation mode is normal

WD1L41 = !WD1L27Q & !WD1L47Q & (!GB52L81 # !WD1L95Q);


--WD1L57Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~33
--operation mode is normal

WD1L57Q_lut_out = KB1L26Q & WD1L55Q & EE1L11Q & KB1L75Q;
WD1L57Q = DFFE(WD1L57Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L58Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~43
--operation mode is normal

WD1L58Q_lut_out = EE1L11Q & WD1L68Q & PD1_b_non_empty;
WD1L58Q = DFFE(WD1L58Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L78Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~45
--operation mode is normal

WD1L78Q_lut_out = WD1L58Q # WD1L4 # WD1L78Q & !EE1L11Q;
WD1L78Q = DFFE(WD1L78Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L04 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~213
--operation mode is normal

WD1L04 = !WD1L57Q & !WD1L58Q & !WD1L78Q;


--WD1L17Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~29
--operation mode is normal

WD1L17Q_lut_out = WD1L27Q & (WD1L17Q # EE1L11Q) # !WD1L27Q & WD1L17Q & !EE1L11Q;
WD1L17Q = DFFE(WD1L17Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L76Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~25
--operation mode is normal

WD1L76Q_lut_out = WD1L66Q & (WD1L76Q # EE1L11Q) # !WD1L66Q & WD1L76Q & !EE1L11Q;
WD1L76Q = DFFE(WD1L76Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~163
--operation mode is normal

WD1L51 = WD1L41 & WD1L04 & !WD1L17Q & !WD1L76Q;


--WD1L66Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~24
--operation mode is normal

WD1L66Q_lut_out = WD1L56Q & (WD1L66Q # EE1L11Q) # !WD1L56Q & WD1L66Q & !EE1L11Q;
WD1L66Q = DFFE(WD1L66Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L07Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~28
--operation mode is normal

WD1L07Q_lut_out = WD1L96Q & (WD1L07Q # EE1L11Q) # !WD1L96Q & WD1L07Q & !EE1L11Q;
WD1L07Q = DFFE(WD1L07Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L86Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~26
--operation mode is normal

WD1L86Q_lut_out = WD1L76Q & (WD1L86Q # EE1L11Q) # !WD1L76Q & WD1L86Q & !EE1L11Q;
WD1L86Q = DFFE(WD1L86Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L37Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~31
--operation mode is normal

WD1L37Q_lut_out = WD1L47Q & (WD1L37Q # EE1L11Q) # !WD1L47Q & WD1L37Q & !EE1L11Q;
WD1L37Q = DFFE(WD1L37Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~93
--operation mode is normal

WD1L11 = !WD1L66Q & !WD1L07Q & !WD1L86Q & !WD1L37Q;


--SC31_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

SC31_aeb_out = GB91_sload_path[0] & GB91_sload_path[1] & !GB91_sload_path[3] & !GB91_sload_path[2];


--FD3_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

FD3_dffs[3]_lut_out = UC33L2 & (FD3_dffs[4] # EE1L11Q) # !UC33L2 & FD3_dffs[4] & !EE1L11Q;
FD3_dffs[3] = DFFE(FD3_dffs[3]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--EE1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|TXCNT~32
--operation mode is normal

EE1L6 = EE1L11Q # EE1L5Q & !GB02L11;


--DB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

DB1_enable_LED_old_lut_out = Y1_command_0_local[3];
DB1_enable_LED_old = DFFE(DB1_enable_LED_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--W1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0]
--operation mode is normal

W1_LEDdelay[0]_lut_out = W1_tick # GB73_sload_path[15] $ W1_cnt_old[15];
W1_LEDdelay[0] = DFFE(W1_LEDdelay[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L1 is led2atwddelay:LED2ATWDdelay_inst|i~58
--operation mode is normal

X1L1 = !X1_SRG[10] & !X1_SRG[9] & !X1_SRG[8] & !X1_SRG[11];


--X1L2 is led2atwddelay:LED2ATWDdelay_inst|i~63
--operation mode is normal

X1L2 = !X1_SRG[5] & !X1_SRG[6] & !X1_SRG[4] & !X1_SRG[7];


--BB1_reduce_or_165 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

BB1_reduce_or_165 = BB1L942Q # BB1L652Q # !BB1L202 # !BB1L691;


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & H1L41;
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L61 # DB1_TriggerComplete_in_sync & H1L5Q);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

DB1_enable_disc_old_lut_out = H1_atwd0_pong_enable & (Y1_command_0_local[1] # Y1_command_0_local[15]) # !H1_atwd0_pong_enable & Y1_command_0_local[1] & !Y1_command_0_local[15];
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_70_rtl_267~20
--operation mode is normal

CB1L151 = !CB1L461Q & !CB1L561Q & !CB1L761Q & !CB1L861Q;


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L661Q # !CB1L151) # !CB1L261Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_reduce_nor_32 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32
--operation mode is normal

CB1_reduce_nor_32 = !CB1L541 # !CB1L441 # !CB1L341 # !CB1L241;


--CB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_58_rtl_21~10
--operation mode is normal

CB1L051 = !GB1_sload_path[1] & (CB1L361Q # CB1L561Q & CB1_reduce_nor_32);


--BB1L542Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

BB1L542Q_lut_out = BB1L352Q # BB1L542Q & (!BB1L991 # !BB1L391);
BB1L542Q = DFFE(BB1L542Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L261Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

CB1L261Q_lut_out = !CB1L861Q & (BB1L542Q # CB1L261Q);
CB1L261Q = DFFE(CB1L261Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--DB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

DB2_enable_LED_old_lut_out = Y1_command_0_local[11];
DB2_enable_LED_old = DFFE(DB2_enable_LED_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_reduce_or_165 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

BB2_reduce_or_165 = BB2L842Q # BB2L452Q # !BB2L202 # !BB2L691;


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L81 # H1L31Q & !H1L51);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10
--operation mode is normal

H1L21Q_lut_out = Y1_command_0_local[15] & (H1L91 # DB2_TriggerComplete_in_sync & H1L11Q);
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

DB2_enable_disc_old_lut_out = H1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !H1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_70_rtl_169~20
--operation mode is normal

CB2L151 = !CB2L461Q & !CB2L561Q & !CB2L761Q & !CB2L861Q;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L661Q # !CB2L151) # !CB2L261Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_reduce_nor_32 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32
--operation mode is normal

CB2_reduce_nor_32 = !CB2L541 # !CB2L441 # !CB2L341 # !CB2L241;


--CB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_58_rtl_2~10
--operation mode is normal

CB2L051 = !GB2_sload_path[1] & (CB2L361Q # CB2L561Q & CB2_reduce_nor_32);


--BB2L542Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

BB2L542Q_lut_out = BB2L152Q # BB2L542Q & (!BB2L991 # !BB2L391);
BB2L542Q = DFFE(BB2L542Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L261Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

CB2L261Q_lut_out = !CB2L861Q & (BB2L542Q # CB2L261Q);
CB2L261Q = DFFE(CB2L261Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--M1L11 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_517~0
--operation mode is normal

M1L11 = Y1_command_1_local[16] & (Y1_command_1_local[17] # GB13_sload_path[1]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & GB13_sload_path[0];


--M1L21 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_517~1
--operation mode is normal

M1L21 = M1L11 & (GB13_sload_path[3] # !Y1_command_1_local[17]) # !M1L11 & GB13_sload_path[2] & Y1_command_1_local[17];


--M1L9 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_516~0
--operation mode is normal

M1L9 = Y1_command_1_local[17] & (Y1_command_1_local[16] # GB13_sload_path[14]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & GB13_sload_path[12];


--M1L01 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_516~1
--operation mode is normal

M1L01 = M1L9 & (GB13_sload_path[15] # !Y1_command_1_local[16]) # !M1L9 & GB13_sload_path[13] & Y1_command_1_local[16];


--M1L7 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_515~0
--operation mode is normal

M1L7 = Y1_command_1_local[16] & (Y1_command_1_local[17] # GB13_sload_path[9]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & GB13_sload_path[8];


--M1L8 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_515~1
--operation mode is normal

M1L8 = M1L7 & (GB13_sload_path[11] # !Y1_command_1_local[17]) # !M1L7 & GB13_sload_path[10] & Y1_command_1_local[17];


--M1L6 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_514~0
--operation mode is normal

M1L6 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L01) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & M1L8;


--M1L31 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_518~0
--operation mode is normal

M1L31 = Y1_command_1_local[17] & (Y1_command_1_local[16] # GB13_sload_path[6]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & GB13_sload_path[4];


--M1L41 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_518~1
--operation mode is normal

M1L41 = M1L31 & (GB13_sload_path[7] # !Y1_command_1_local[16]) # !M1L31 & GB13_sload_path[5] & Y1_command_1_local[16];


--L1L94Q is fe_r2r:inst_fe_r2r|state~8
--operation mode is normal

L1L94Q_lut_out = !L1L84 & Y1_command_0_local[30] & (L1L94Q # !L1_reduce_nor_7);
L1L94Q = DFFE(L1L94Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L23 is fe_r2r:inst_fe_r2r|i~950
--operation mode is normal

L1L23 = L1_cntp[2] & L1_cntp[1] & L1_cntp[0] & !L1L94Q;


--L1L05Q is fe_r2r:inst_fe_r2r|state~9
--operation mode is normal

L1L05Q_lut_out = Y1_command_0_local[30] & (L1L63 # !L1L94Q & !L1_reduce_nor_7);
L1L05Q = DFFE(L1L05Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L54 is fe_r2r:inst_fe_r2r|reduce_nor_17~0
--operation mode is normal

L1L54 = !L1_cntp[2] & !L1_cntp[1] & !L1_cntp[0];


--L1L15Q is fe_r2r:inst_fe_r2r|state~10
--operation mode is normal

L1L15Q_lut_out = Y1_command_0_local[30] & L1L22;
L1L15Q = DFFE(L1L15Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L25Q is fe_r2r:inst_fe_r2r|state~11
--operation mode is normal

L1L25Q_lut_out = Y1_command_0_local[30] & (L1L53 # L1L15Q & !L1_reduce_nor_33);
L1L25Q = DFFE(L1L25Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L73 is fe_r2r:inst_fe_r2r|i~2835
--operation mode is normal

L1L73 = !L1L15Q & !L1L25Q;


--L1L13 is fe_r2r:inst_fe_r2r|i~942
--operation mode is normal

L1L13 = L1L05Q & !L1L54 # !L1L73 # !L1L94Q;


--L1_reduce_nor_17 is fe_r2r:inst_fe_r2r|reduce_nor_17
--operation mode is normal

L1_reduce_nor_17 = L1_cntp[3] # L1_cntp[2] # L1_cntp[1] # L1_cntp[0];


--L1L63 is fe_r2r:inst_fe_r2r|i~2832
--operation mode is normal

L1L63 = L1L05Q & L1_reduce_nor_17;


--L1L1 is fe_r2r:inst_fe_r2r|add_19_rtl_290~60
--operation mode is normal

L1L1 = !L1_cntp[1] & !L1_cntp[0];


--L1L93 is fe_r2r:inst_fe_r2r|i~2871
--operation mode is normal

L1L93 = L1_cntp[2] & (L1L63 & !L1L1 # !L1L73) # !L1_cntp[2] & L1L63 & L1L1;


--L1L32 is fe_r2r:inst_fe_r2r|i~261
--operation mode is normal

L1L32 = L1_cntp[2] & (L1_cntp[3] # !L1_cntp[0] # !L1_cntp[1]) # !L1_cntp[2] & L1_cntp[1] & L1_cntp[0];


--L1L04 is fe_r2r:inst_fe_r2r|i~2881
--operation mode is normal

L1L04 = L1_cntp[1] & (L1L63 & L1_cntp[0] # !L1L73) # !L1_cntp[1] & L1L63 & !L1_cntp[0];


--L1L42 is fe_r2r:inst_fe_r2r|i~270
--operation mode is normal

L1L42 = L1_cntp[1] & (L1_cntp[3] & L1_cntp[2] # !L1_cntp[0]) # !L1_cntp[1] & L1_cntp[0];


--L1_reduce_nor_7 is fe_r2r:inst_fe_r2r|reduce_nor_7
--operation mode is normal

L1_reduce_nor_7 = !L1_cntp[0] # !L1_cntp[1] # !L1_cntp[2] # !L1_cntp[3];


--L1L62 is fe_r2r:inst_fe_r2r|i~285
--operation mode is normal

L1L62 = !L1L94Q & (!L1_reduce_nor_7 # !L1_cntp[0]);


--L1L52 is fe_r2r:inst_fe_r2r|i~284
--operation mode is normal

L1L52 = L1L62 # L1_cntp[0] & !L1L73 # !L1_cntp[0] & L1L63;


--L1L43 is fe_r2r:inst_fe_r2r|i~1490
--operation mode is normal

L1L43 = L1L15Q & L1_cntn[2] & L1_cntn[1] & L1_cntn[0];


--L1L74 is fe_r2r:inst_fe_r2r|reduce_nor_43~0
--operation mode is normal

L1L74 = !L1_cntn[2] & !L1_cntn[1] & !L1_cntn[0];


--L1L83 is fe_r2r:inst_fe_r2r|i~2836
--operation mode is normal

L1L83 = L1L94Q & !L1L05Q;


--L1L33 is fe_r2r:inst_fe_r2r|i~1482
--operation mode is normal

L1L33 = L1L15Q # L1L25Q & !L1L74 # !L1L83;


--L1L53 is fe_r2r:inst_fe_r2r|i~2831
--operation mode is normal

L1L53 = L1L25Q & (L1_cntn[3] # !L1L74);


--L1L2 is fe_r2r:inst_fe_r2r|add_45_rtl_291~60
--operation mode is normal

L1L2 = !L1_cntn[1] & !L1_cntn[0];


--L1L14 is fe_r2r:inst_fe_r2r|i~2911
--operation mode is normal

L1L14 = L1_cntn[2] & (L1L53 & !L1L2 # !L1L83) # !L1_cntn[2] & L1L53 & L1L2;


--L1L72 is fe_r2r:inst_fe_r2r|i~297
--operation mode is normal

L1L72 = L1_cntn[2] & (L1_cntn[3] # !L1_cntn[0] # !L1_cntn[1]) # !L1_cntn[2] & L1_cntn[1] & L1_cntn[0];


--L1L24 is fe_r2r:inst_fe_r2r|i~2921
--operation mode is normal

L1L24 = L1_cntn[1] & (L1L53 & L1_cntn[0] # !L1L83) # !L1_cntn[1] & L1L53 & !L1_cntn[0];


--L1L82 is fe_r2r:inst_fe_r2r|i~306
--operation mode is normal

L1L82 = L1_cntn[1] & (L1_cntn[3] & L1_cntn[2] # !L1_cntn[0]) # !L1_cntn[1] & L1_cntn[0];


--L1_reduce_nor_33 is fe_r2r:inst_fe_r2r|reduce_nor_33
--operation mode is normal

L1_reduce_nor_33 = !L1_cntn[0] # !L1_cntn[1] # !L1_cntn[2] # !L1_cntn[3];


--L1L03 is fe_r2r:inst_fe_r2r|i~321
--operation mode is normal

L1L03 = L1L15Q & (!L1_reduce_nor_33 # !L1_cntn[0]);


--L1L92 is fe_r2r:inst_fe_r2r|i~320
--operation mode is normal

L1L92 = L1L03 # L1_cntn[0] & !L1L83 # !L1_cntn[0] & L1L53;


--U1_up is r2r:inst_r2r|up
--operation mode is normal

U1_up_lut_out = !U1_up;
U1_up = DFFE(U1_up_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , U1L43);


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1]
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_LEDdelay[0];
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1_coinc_down_high_delay[1] is coinc:inst_coinc|coinc_down_high_delay[1]
--operation mode is normal

K1_coinc_down_high_delay[1]_lut_out = K1_coinc_down_high_delay[0];
K1_coinc_down_high_delay[1] = DFFE(K1_coinc_down_high_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_reduce_nor_96 is coinc:inst_coinc|reduce_nor_96
--operation mode is normal

K1_reduce_nor_96 = !K1L012 # !K1L902 # !K1L802 # !K1L702;


--K1L091 is coinc:inst_coinc|last_down_pol~0
--operation mode is normal

K1L091 = K1L422Q & !K1L181 & !K1_reduce_nor_96;


--K1L522 is coinc:inst_coinc|state~169
--operation mode is normal

K1L522 = K1L322Q & (K1_reduce_nor_96 # !Y1_command_2_local[0] & !Y1_command_2_local[1]);


--K1_reduce_nor_22 is coinc:inst_coinc|reduce_nor_22
--operation mode is normal

K1_reduce_nor_22 = !K1L102 # !K1L002 # !K1L991 # !K1L891;


--K1_coinc_down_low_delay[1] is coinc:inst_coinc|coinc_down_low_delay[1]
--operation mode is normal

K1_coinc_down_low_delay[1]_lut_out = K1_coinc_down_low_delay[0];
K1_coinc_down_low_delay[1] = DFFE(K1_coinc_down_low_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_coinc_up_high_delay[1] is coinc:inst_coinc|coinc_up_high_delay[1]
--operation mode is normal

K1_coinc_up_high_delay[1]_lut_out = K1_coinc_up_high_delay[0];
K1_coinc_up_high_delay[1] = DFFE(K1_coinc_up_high_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L291 is coinc:inst_coinc|last_up_pol~0
--operation mode is normal

K1L291 = K1L871 & K1L181 & K1L422Q & !K1_reduce_nor_96;


--K1L381 is coinc:inst_coinc|i~635
--operation mode is normal

K1L381 = K1L422Q & (K1_reduce_nor_22 & !K1L222Q # !K1_reduce_nor_96) # !K1L422Q & K1_reduce_nor_22 & !K1L222Q;


--K1_coinc_up_low_delay[1] is coinc:inst_coinc|coinc_up_low_delay[1]
--operation mode is normal

K1_coinc_up_low_delay[1]_lut_out = K1_coinc_up_low_delay[0];
K1_coinc_up_low_delay[1] = DFFE(K1_coinc_up_low_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--KB1L211 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~69
--operation mode is normal

KB1L211 = KB1L64 # KB1L16 # KB1L77 # !KB1L05;


--KB1L111 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~46
--operation mode is normal

KB1L111 = !KB1L86 & !KB1L121 & !KB1L36 & !KB1L94;


--KB1L67 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_TC_DAT~0
--operation mode is normal

KB1L67 = KB1L88Q & (TB1L9 # KB1L201Q & !WD1L85Q) # !KB1L88Q & KB1L201Q & !WD1L85Q;


--KB1L57 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_STF~0
--operation mode is normal

KB1L57 = TB1L9 & (KB1L31 # KB1L101Q & !WD1L01Q) # !TB1L9 & KB1L101Q & !WD1L01Q;


--KB1L411 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3~49
--operation mode is normal

KB1L411 = KB1L57 # KB1L53 # KB1L36 # !KB1L05;


--KB1L1 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~80
--operation mode is normal

KB1L1 = Y1_com_ctrl_local[2] & TB1L9 & KB1L78Q & !EC2_b_non_empty;


--KB1L66 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DRBT~0
--operation mode is normal

KB1L66 = KB1L1 # KB1L59Q & !WD1L01Q;


--KB1L801 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~17
--operation mode is normal

KB1L801 = !KB1L07 & !KB1L27 & !KB1L76 & !KB1L66;


--KB1L711 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~53
--operation mode is normal

KB1L711 = KB1L76 # KB1L421 # KB1L67;


--KB1L611 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~45
--operation mode is normal

KB1L611 = KB1L6 # KB1L56 # KB1L711 # !KB1L73;


--KB1L601 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0~89
--operation mode is normal

KB1L601 = KB1L121 # KB1L77 # KB1L47;


--KB1L46 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DAT~14
--operation mode is normal

KB1L46 = WD1L01Q & (KB1L26Q # KB1L101Q);


--KB1L901 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~45
--operation mode is normal

KB1L901 = KB1L16 # KB1L46 # KB1L39Q & !WD1L85Q;


--WD1L65Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~14
--operation mode is normal

WD1L65Q_lut_out = WD1L75Q & !EE1L8Q;
WD1L65Q = DFFE(WD1L65Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--QC01_points[0][9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9]
--operation mode is normal

QC01_points[0][9]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[4] # !GB21_sload_path[0] & YC42_cs_buffer[4] # !GB21_sload_path[1]) & CASCADE(UC01L1);
QC01_points[0][9] = DFFE(QC01_points[0][9]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8]
--operation mode is normal

QC01_points[0][8]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[3] # !GB21_sload_path[0] & YC42_cs_buffer[3] # !GB21_sload_path[1]) & CASCADE(UC9L1);
QC01_points[0][8] = DFFE(QC01_points[0][8]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

QC01_points[0][7]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[2] # !GB21_sload_path[0] & YC42_cs_buffer[2] # !GB21_sload_path[1]) & CASCADE(UC8L1);
QC01_points[0][7] = DFFE(QC01_points[0][7]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6]
--operation mode is normal

QC01_points[0][6]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[1] # !GB21_sload_path[0] & YC42_cs_buffer[1] # !GB21_sload_path[1]) & CASCADE(UC7L1);
QC01_points[0][6] = DFFE(QC01_points[0][6]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--UB1_inc[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[6]
--operation mode is normal

UB1_inc[6]_lut_out = UB1_inb[6];
UB1_inc[6] = DFFE(UB1_inc[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[7]
--operation mode is normal

UB1_inc[7]_lut_out = UB1_inb[7];
UB1_inc[7] = DFFE(UB1_inc[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--QC01_points[0][5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5]
--operation mode is normal

QC01_points[0][5]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[0] # !GB21_sload_path[0] & YC42_cs_buffer[0] # !GB21_sload_path[1]) & CASCADE(UC6L1);
QC01_points[0][5] = DFFE(QC01_points[0][5]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4]
--operation mode is normal

QC01_points[0][4]_lut_out = (GB21_sload_path[0] & YC03_sout_node[4] # !GB21_sload_path[0] & YC12_sout_node[4] # !GB21_sload_path[1]) & CASCADE(UC5L1);
QC01_points[0][4] = DFFE(QC01_points[0][4]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

QC01_points[0][3]_lut_out = (GB21_sload_path[0] & YC03_sout_node[3] # !GB21_sload_path[0] & YC12_sout_node[3] # !GB21_sload_path[1]) & CASCADE(UC4L1);
QC01_points[0][3] = DFFE(QC01_points[0][3]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

QC01_points[0][2]_lut_out = (GB21_sload_path[0] & YC03_sout_node[2] # !GB21_sload_path[0] & YC12_sout_node[2] # !GB21_sload_path[1]) & CASCADE(UC3L1);
QC01_points[0][2] = DFFE(QC01_points[0][2]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

QC01_points[0][1]_lut_out = (GB21_sload_path[0] & YC03_sout_node[1] # !GB21_sload_path[0] & YC12_sout_node[1] # !GB21_sload_path[1]) & CASCADE(UC2L1);
QC01_points[0][1] = DFFE(QC01_points[0][1]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

QC01_points[0][0]_lut_out = (GB21_sload_path[0] & YC03_sout_node[0] # !GB21_sload_path[0] & YC12_sout_node[0] # !GB21_sload_path[1]) & CASCADE(UC1L1);
QC01_points[0][0] = DFFE(QC01_points[0][0]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--UB1_inc[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[0]
--operation mode is normal

UB1_inc[0]_lut_out = UB1_inb[0];
UB1_inc[0] = DFFE(UB1_inc[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[1]
--operation mode is normal

UB1_inc[1]_lut_out = UB1_inb[1];
UB1_inc[1] = DFFE(UB1_inc[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[2]
--operation mode is normal

UB1_inc[2]_lut_out = UB1_inb[2];
UB1_inc[2] = DFFE(UB1_inc[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[3]
--operation mode is normal

UB1_inc[3]_lut_out = UB1_inb[3];
UB1_inc[3] = DFFE(UB1_inc[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[4]
--operation mode is normal

UB1_inc[4]_lut_out = UB1_inb[4];
UB1_inc[4] = DFFE(UB1_inc[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[5]
--operation mode is normal

UB1_inc[5]_lut_out = UB1_inb[5];
UB1_inc[5] = DFFE(UB1_inc[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[8]
--operation mode is normal

UB1_inc[8]_lut_out = UB1_inb[8];
UB1_inc[8] = DFFE(UB1_inc[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[9]
--operation mode is normal

UB1_inc[9]_lut_out = UB1_inb[9];
UB1_inc[9] = DFFE(UB1_inc[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~612
--operation mode is normal

UB1L11 = UB1L48 # UB1L27 & UB1L47 & UB1L67;


--GC1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~114
--operation mode is normal

GC1L3 = GC1L81Q # GC1L12Q & (GB11_sload_path[4] # !ED1L5Q);


--GC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~127
--operation mode is normal

GC1L4 = GC1L3 # GC1L02Q & (GB11_sload_path[4] # UB1L12Q);


--GC1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT~4
--operation mode is normal

GC1L7 = GB11_sload_path[4] & (GC1L12Q # GC1L81Q & !UB1L12Q) # !GB11_sload_path[4] & GC1L81Q & !UB1L12Q;


--GC1L22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START~4
--operation mode is normal

GC1L22 = GC1L11Q # GC1L91Q;


--UB1L111 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~166
--operation mode is normal

UB1L111 = UB1L001 # UB1L49 & UB1L89 & UB1L69;


--UB1L011 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~138
--operation mode is normal

UB1L011 = UB1L09 # UB1L29 # UB1L49 # UB1L69;


--UB1_dudt[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[4]
--operation mode is normal

UB1_dudt[4]_lut_out = !GC1L51Q;
UB1_dudt[4] = DFFE(UB1_dudt[4]_lut_out, GLOBAL(JE1_outclock0), , , !GC1L6Q);


--UB1L211 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~174
--operation mode is normal

UB1L211 = UB1L111 # !UB1_dudt[4] & (UB1L89 # UB1L011);


--UB1L901 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~80
--operation mode is normal

UB1L901 = UB1L211 # UB1L201 # UB1L401;


--UB1_dudt[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[8]
--operation mode is normal

UB1_dudt[8]_lut_out = GC1L11Q;
UB1_dudt[8] = DFFE(UB1_dudt[8]_lut_out, GLOBAL(JE1_outclock0), , , !GC1L6Q);


--UB1L311 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~1
--operation mode is normal

UB1L311 = UB1L801 # UB1L901 & (UB1L601 # !UB1_dudt[8]) # !UB1L901 & UB1L601 & !UB1_dudt[8];


--UB1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~117
--operation mode is normal

UB1L31 = UB1_ind[1] & (UB1_ind[0] & !UB1_ina[0] # !UB1_ina[1]) # !UB1_ind[1] & UB1_ind[0] & !UB1_ina[0] & !UB1_ina[1];


--UB1L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~122
--operation mode is normal

UB1L41 = UB1_ind[2] & (UB1L31 # !UB1_ina[2]) # !UB1_ind[2] & UB1L31 & !UB1_ina[2];


--UB1L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~127
--operation mode is normal

UB1L51 = UB1_ind[3] & (UB1L41 # !UB1_ina[3]) # !UB1_ind[3] & UB1L41 & !UB1_ina[3];


--UB1L61 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~132
--operation mode is normal

UB1L61 = UB1_ind[4] & (UB1L51 # !UB1_ina[4]) # !UB1_ind[4] & UB1L51 & !UB1_ina[4];


--UB1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~109
--operation mode is normal

UB1L21 = UB1L8 & (UB1_ind[5] & (UB1L61 # !UB1_ina[5]) # !UB1_ind[5] & UB1L61 & !UB1_ina[5]);


--UB1L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~497
--operation mode is normal

UB1L71 = UB1_ind[7] & (UB1_ind[6] & !UB1_ina[6] # !UB1_ina[7]) # !UB1_ind[7] & UB1_ind[6] & !UB1_ina[6] & !UB1_ina[7];


--UB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~69
--operation mode is normal

UB1L01 = UB1_ind[8] & (UB1L21 # UB1L71 # !UB1_ina[8]) # !UB1_ind[8] & !UB1_ina[8] & (UB1L21 # UB1L71);


--GD1L8Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~17
--operation mode is normal

GD1L8Q_lut_out = GD1L51Q # GD1L8Q & !GB51L41;
GD1L8Q = DFFE(GD1L8Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--XB1_inst10[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[8]
--operation mode is normal

XB1_inst10[8]_lut_out = COM_AD_D[8];
XB1_inst10[8] = DFFE(XB1_inst10[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--ED1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~19
--operation mode is normal

ED1L71Q_lut_out = ED1L41Q & GB31_sload_path[2] & ED1L8 & !GC1L61Q;
ED1L71Q = DFFE(ED1L71Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--SC9_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC9_aeb_out = SC8_aeb_out & SC7_aeb_out;


--TB1L12Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~19
--operation mode is normal

TB1L12Q_lut_out = GB01L81 & (TB1L22Q # TB1L12Q & !ED1L6Q) # !GB01L81 & TB1L12Q & !ED1L6Q;
TB1L12Q = DFFE(TB1L12Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--Y1L625 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_638~74
--operation mode is normal

Y1L625 = B1L8Q & B1L21Q;


--Y1L072 is slaveregister:slaveregister_inst|dom_id[48]~198
--operation mode is normal

Y1L072 = B1L42Q & Y1L955;


--Y1L01 is slaveregister:slaveregister_inst|com_ctrl_local[3]~111
--operation mode is normal

Y1L01 = B1L32Q & B1L22Q & !B1L12Q;


--Y1L172 is slaveregister:slaveregister_inst|dom_id[48]~213
--operation mode is normal

Y1L172 = B1L9Q & B1L01Q & !B1L11Q;


--Y1L962 is slaveregister:slaveregister_inst|dom_id[48]~128
--operation mode is normal

Y1L962 = Y1L625 & Y1L072 & Y1L01 & Y1L172;


--N1L32 is flash_adc:inst_flash_ADC|wraddress[0]~8
--operation mode is normal

N1L32 = !GB23_sload_path[9] & (Y1_command_0_local[16] # Y1_command_0_local[17] & N1_disc);


--CB1L19 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

CB1L19 = CB1L461Q & !V1L4Q;


--CB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

CB1L841 = !CB1L761Q & !CB1L861Q;


--CB1_reduce_or_143 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

CB1_reduce_or_143 = CB1L661Q # CB1L361Q # !CB1L741;


--CB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

CB1L061 = CB1_addr_cnt[0] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[0] & !BB1L821Q & !CB1L261Q;


--CB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

CB1L951 = CB1_addr_cnt[1] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[1] & !BB1L821Q & !CB1L261Q;


--CB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

CB1L851 = CB1_addr_cnt[2] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[2] & !BB1L821Q & !CB1L261Q;


--CB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

CB1L751 = CB1_addr_cnt[3] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[3] & !BB1L821Q & !CB1L261Q;


--CB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

CB1L651 = CB1_addr_cnt[4] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[4] & !BB1L821Q & !CB1L261Q;


--CB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

CB1L551 = CB1_addr_cnt[5] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[5] & !BB1L821Q & !CB1L261Q;


--CB1L451 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

CB1L451 = CB1_addr_cnt[6] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[6] & !BB1L821Q & !CB1L261Q;


--CB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

CB1L351 = CB1_addr_cnt[7] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[7] & !BB1L821Q & !CB1L261Q;


--CB1L251 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

CB1L251 = CB1_addr_cnt[8] & (CB1_reduce_or_143 # !CB1L261Q) # !CB1_addr_cnt[8] & !BB1L821Q & !CB1L261Q;


--Y1L74 is slaveregister:slaveregister_inst|com_tx_data[7]~83
--operation mode is normal

Y1L74 = Y1L01 & B1L11Q & B1L01Q;


--TB1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~18
--operation mode is normal

TB1L02Q_lut_out = TB1L52 & (TB1L02Q & !ED1L6Q # !TB1L61Q) # !TB1L52 & TB1L02Q & !ED1L6Q;
TB1L02Q = DFFE(TB1L02Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~15
--operation mode is normal

TB1L81Q_lut_out = TB1L22Q & (TB1L81Q & !ED1L6Q # !GB01L81) # !TB1L22Q & TB1L81Q & !ED1L6Q;
TB1L81Q = DFFE(TB1L81Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L32Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~21
--operation mode is normal

TB1L32Q_lut_out = TB1L42Q & (TB1L32Q # ED1L6Q) # !TB1L42Q & TB1L32Q & !ED1L6Q;
TB1L32Q = DFFE(TB1L32Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~67
--operation mode is normal

TB1L11 = TB1L02Q # !ED1L6Q & (TB1L81Q # TB1L32Q);


--TB1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~17
--operation mode is normal

TB1L91Q_lut_out = TB1L02Q & (TB1L91Q # ED1L6Q) # !TB1L02Q & TB1L91Q & !ED1L6Q;
TB1L91Q = DFFE(TB1L91Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L42Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~22
--operation mode is normal

TB1L42Q_lut_out = TB1L91Q & (TB1L42Q # ED1L6Q) # !TB1L91Q & TB1L42Q & !ED1L6Q;
TB1L42Q = DFFE(TB1L42Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L22Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~20
--operation mode is normal

TB1L22Q_lut_out = ED1L6Q & (TB1L32Q # TB1L81Q);
TB1L22Q = DFFE(TB1L22Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~69
--operation mode is normal

TB1L21 = TB1L91Q # TB1L42Q # TB1L22Q & !GB01L81;


--TB1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~12
--operation mode is normal

TB1L61Q_lut_out = !TB1L41Q & !TB1L51Q & (TB1L52 # TB1L61Q);
TB1L61Q = DFFE(TB1L61Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--EC1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~81
--operation mode is normal

EC1L3 = GB5_sload_path[0] & GB5_pre_out[1] & GB5_pre_out[2] & GB5_pre_out[3];


--EC1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~118
--operation mode is normal

EC1L6 = LB1_inst13 & EC1_b_non_empty & GB5_pre_out[9] & EC1L3;


--EC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~90
--operation mode is normal

EC1L4 = GB5_pre_out[4] & GB5_pre_out[5] & GB5_pre_out[6] & GB5_pre_out[7];


--EC1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~114
--operation mode is normal

EC1L5 = EC1L6 & GB5_pre_out[8] & EC1L4;


--DC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altr_temp~15
--operation mode is normal

DC1L1 = EC1_b_non_empty & Y1L295Q & !DC1_rd_ptr_lsb;


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Q1L56 is hit_counter_ff:inst_hit_counter_ff|i~0
--operation mode is normal

Q1L56 = !Q1_MultiSPE2 & !Q1_MultiSPE1;


--Q1_reduce_nor_3 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3
--operation mode is normal

Q1_reduce_nor_3 = !Q1L511 & Q1L611 & Q1L711;


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Q1L66 is hit_counter_ff:inst_hit_counter_ff|i~17
--operation mode is normal

Q1L66 = !Q1_OneSPE2 & !Q1_OneSPE1;


--ZC5L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7]~28
--operation mode is normal

ZC5L1 = !GB8_pre_out[4] & !GB8_pre_out[5] & !GB8_pre_out[6] & !GB8_pre_out[7];


--ZC5L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7]~43
--operation mode is normal

ZC5L2 = (!GB8_sload_path[0] & !GB8_pre_out[1] & !GB8_pre_out[2] & !GB8_pre_out[3]) & CASCADE(ZC5L1);


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L66 is hit_counter:inst_hit_counter|i~17
--operation mode is normal

P1L66 = P1_OneSPE1 & !P1_OneSPE2;


--P1_reduce_nor_3 is hit_counter:inst_hit_counter|reduce_nor_3
--operation mode is normal

P1_reduce_nor_3 = !P1L511 & P1L611 & P1L711;


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L56 is hit_counter:inst_hit_counter|i~0
--operation mode is normal

P1L56 = P1_MultiSPE1 & !P1_MultiSPE2;


--CB2L19 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

CB2L19 = CB2L461Q & !V1L4Q;


--CB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

CB2L841 = !CB2L761Q & !CB2L861Q;


--CB2_reduce_or_143 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

CB2_reduce_or_143 = CB2L661Q # CB2L361Q # !CB2L741;


--CB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

CB2L061 = CB2_addr_cnt[0] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[0] & !BB2L821Q & !CB2L261Q;


--CB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

CB2L951 = CB2_addr_cnt[1] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[1] & !BB2L821Q & !CB2L261Q;


--CB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

CB2L851 = CB2_addr_cnt[2] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[2] & !BB2L821Q & !CB2L261Q;


--CB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

CB2L751 = CB2_addr_cnt[3] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[3] & !BB2L821Q & !CB2L261Q;


--CB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

CB2L651 = CB2_addr_cnt[4] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[4] & !BB2L821Q & !CB2L261Q;


--CB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

CB2L551 = CB2_addr_cnt[5] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[5] & !BB2L821Q & !CB2L261Q;


--CB2L451 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

CB2L451 = CB2_addr_cnt[6] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[6] & !BB2L821Q & !CB2L261Q;


--CB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

CB2L351 = CB2_addr_cnt[7] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[7] & !BB2L821Q & !CB2L261Q;


--CB2L251 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

CB2L251 = CB2_addr_cnt[8] & (CB2_reduce_or_143 # !CB2L261Q) # !CB2_addr_cnt[8] & !BB2L821Q & !CB2L261Q;


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

Y1_command_3_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--A1L363 is rtl~9838
--operation mode is normal

A1L363 = B1L9Q & !B1L8Q;


--Q1L67Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0
--operation mode is normal

Q1L67Q_lut_out = GB53_sload_path[5];
Q1L67Q = DFFE(Q1L67Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L79Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0
--operation mode is normal

Q1L79Q_lut_out = GB63_sload_path[5];
Q1L79Q = DFFE(Q1L79Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L533 is rtl~2006
--operation mode is normal

A1L533 = !B1L9Q & (B1L8Q & Q1L67Q # !B1L8Q & Q1L79Q);


--A1L633 is rtl~2010
--operation mode is normal

A1L633 = B1L01Q # !A1L533 & (!A1L363 # !Y1_command_3_local[5]);


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--JB3_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[5]
JB3_q[5]_data_in = FD1_dffs[5];
JB3_q[5]_write_enable = EC1_valid_wreq;
JB3_q[5]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[5]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[5]_clear_0 = TB1L7;
JB3_q[5]_clock_enable_1 = EC1_valid_rreq;
JB3_q[5]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[5]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[5] = MEMORY_SEGMENT(JB3_q[5]_data_in, JB3_q[5]_write_enable, JB3_q[5]_clock_0, JB3_q[5]_clock_1, JB3_q[5]_clear_0, , , JB3_q[5]_clock_enable_1, VCC, JB3_q[5]_write_address, JB3_q[5]_read_address);


--A1L283 is rtl~10101
--operation mode is normal

A1L283 = (B1L9Q & !JB3_q[5] # !B1L9Q & !Y1_com_ctrl_local[5] # !A1L063) & CASCADE(A1L633);


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

Y1_command_3_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L451);


--Q1L87Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0
--operation mode is normal

Q1L87Q_lut_out = GB53_sload_path[7];
Q1L87Q = DFFE(Q1L87Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L99Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0
--operation mode is normal

Q1L99Q_lut_out = GB63_sload_path[7];
Q1L99Q = DFFE(Q1L99Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L733 is rtl~2017
--operation mode is normal

A1L733 = !B1L9Q & (B1L8Q & Q1L87Q # !B1L8Q & Q1L99Q);


--A1L833 is rtl~2021
--operation mode is normal

A1L833 = B1L01Q # !A1L733 & (!Y1_command_3_local[7] # !A1L363);


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L6);


--JB3_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[7]
JB3_q[7]_data_in = FD1_dffs[7];
JB3_q[7]_write_enable = EC1_valid_wreq;
JB3_q[7]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[7]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[7]_clear_0 = TB1L7;
JB3_q[7]_clock_enable_1 = EC1_valid_rreq;
JB3_q[7]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[7]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[7] = MEMORY_SEGMENT(JB3_q[7]_data_in, JB3_q[7]_write_enable, JB3_q[7]_clock_0, JB3_q[7]_clock_1, JB3_q[7]_clear_0, , , JB3_q[7]_clock_enable_1, VCC, JB3_q[7]_write_address, JB3_q[7]_read_address);


--A1L383 is rtl~10102
--operation mode is normal

A1L383 = (B1L9Q & !JB3_q[7] # !B1L9Q & !Y1_com_ctrl_local[7] # !A1L063) & CASCADE(A1L833);


--old is old
--operation mode is normal

old_lut_out = Y1_com_ctrl_local[0];
old = DFFE(old_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--SC22_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC22_aeb_out = GB92_sload_path[14] & !GB92_sload_path[13] & !GB92_sload_path[12];


--SC12_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

SC12_aeb_out = GB92_sload_path[11] & GB92_sload_path[10] & GB92_sload_path[9] & !GB92_sload_path[8];


--SC91_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

SC91_aeb_out = GB92_sload_path[2] & GB92_sload_path[1] & GB92_sload_path[0] & GB92_sload_path[3];


--SC02_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

SC02_aeb_out = GB92_sload_path[4] & !GB92_sload_path[6] & !GB92_sload_path[7] & !GB92_sload_path[5];


--V1L1Q is roc:inst_ROC|RST_state~4
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(JE1_outclock0), , , );


--SC61_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC61_aeb_out = GB02_sload_path[3] & GB02_sload_path[0] & !GB02_sload_path[2] & !GB02_sload_path[1];


--PD1_b_full is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full
--operation mode is normal

PD1_b_full_lut_out = !GD1L61Q & (PD1_b_full # PD1L3 & PD1L4);
PD1_b_full = DFFE(PD1_b_full_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GD1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq~reg
--operation mode is normal

GD1L81Q_lut_out = GD1L51Q # GD1L8Q # !GD1L71;
GD1L81Q = DFFE(GD1L81Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--PD1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~42
--operation mode is normal

PD1L7 = GB61_pre_out[1] # GB61_pre_out[2] # GB61_pre_out[3] # !GB61_sload_path[0];


--GD1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~reg
--operation mode is normal

GD1L61Q_lut_out = GD1L1 # WD1L58Q & GD1L5Q # !GD1L71;
GD1L61Q = DFFE(GD1L61Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--PD1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~6
--operation mode is normal

PD1L6 = PD1L7 # GB61_pre_out[4] # GB61_pre_out[5] # !GD1L61Q;


--GD1L11Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg
--operation mode is normal

GD1L11Q_lut_out = WD1L85Q & !GD1L01Q & (KB1L09Q # GD1L11Q) # !WD1L85Q & (KB1L09Q # GD1L11Q);
GD1L11Q = DFFE(GD1L11Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--WD1L38Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~41
--operation mode is normal

WD1L38Q_lut_out = WD1L98 # WD1L18Q & GB72L8 & !GB82L9;
WD1L38Q = DFFE(WD1L38Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L48Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~42
--operation mode is normal

WD1L48Q_lut_out = WD1L09 # WD1L48Q & !EE1L11Q;
WD1L48Q = DFFE(WD1L48Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L35Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en~reg
--operation mode is normal

WD1L35Q_lut_out = WD1L25 # WD1L5 & (WD1L18Q # WD1L88Q);
WD1L35Q = DFFE(WD1L35Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L4 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2591
--operation mode is normal

KB1L4 = KB1L301Q & !WD1L01Q;


--WD1L97Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~37
--operation mode is normal

WD1L97Q_lut_out = EC2_b_non_empty & (WD1L26Q # WD1L97Q & !EE1L11Q) # !EC2_b_non_empty & WD1L97Q & !EE1L11Q;
WD1L97Q = DFFE(WD1L97Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L46Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~22
--operation mode is normal

WD1L46Q_lut_out = EC2_b_non_empty & (WD1L32 # WD1L46Q & !EE1L11Q) # !EC2_b_non_empty & WD1L46Q & !EE1L11Q;
WD1L46Q = DFFE(WD1L46Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~83
--operation mode is normal

WD1L3 = EE1L11Q & WD1L46Q;


--WD1L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3869
--operation mode is normal

WD1L7 = EE1L11Q & WD1L68Q & PD1_b_non_empty;


--WD1L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3687
--operation mode is normal

WD1L4 = WD1L88Q & GB82L9;


--WD1L94Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~reg
--operation mode is normal

WD1L94Q_lut_out = WD1L84 # WD1L57Q # WD1L86Q # WD1L64;
WD1L94Q = DFFE(WD1L94Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L54Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~reg
--operation mode is normal

WD1L54Q_lut_out = !WD1L44;
WD1L54Q = DFFE(WD1L54Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--UC32L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|$00012~0
--operation mode is normal

UC32L1 = WD1L94Q # WD1L54Q & UC02L2 # !WD1L54Q & UC91L2;


--UC32L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|result_node~18
--operation mode is normal

UC32L3 = (UC32L2 # UC12L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC32L1);


--FD3_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

FD3_dffs[4]_lut_out = UC83L3 & (FD3_dffs[5] # EE1L11Q) # !UC83L3 & FD3_dffs[5] & !EE1L11Q;
FD3_dffs[4] = DFFE(FD3_dffs[4]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--W1_tick is single_led:inst_single_led|tick
--operation mode is normal

W1_tick_lut_out = GB73_sload_path[15] $ W1_cnt_old[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15]
--operation mode is normal

W1_cnt_old[15]_lut_out = GB73_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_307~39
--operation mode is normal

H1L51 = H1L5Q & !DB1_TriggerComplete_in_sync;


--H1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11
--operation mode is normal

H1L7Q_lut_out = Y1_command_0_local[15] & (H1L71 # H1L7Q & H1L81);
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_309~15
--operation mode is normal

H1L81 = H1L11Q & !DB2_TriggerComplete_in_sync;


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_307~32
--operation mode is normal

H1L41 = H1L51 # H1L7Q & !H1L81 # !H1L4Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|Select_50_rtl_308~16
--operation mode is normal

H1L61 = H1L6Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L742Q & (BB1L811 # BB1_digitize_cnt[27] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[27] & BB1L502;
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L742Q & (BB1L611 # BB1_digitize_cnt[26] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[26] & BB1L502;
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1L742Q & (BB1L411 # BB1_digitize_cnt[25] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[25] & BB1L502;
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1L742Q & (BB1L211 # BB1_digitize_cnt[24] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[24] & BB1L502;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

BB1L481 = !BB1_digitize_cnt[27] & !BB1_digitize_cnt[26] & !BB1_digitize_cnt[25] & !BB1_digitize_cnt[24];


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1L742Q & (BB1L621 # BB1_digitize_cnt[31] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[31] & BB1L502;
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1L742Q & (BB1L421 # BB1_digitize_cnt[30] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[30] & BB1L502;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1L742Q & (BB1L221 # BB1_digitize_cnt[29] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[29] & BB1L502;
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1L742Q & (BB1L021 # BB1_digitize_cnt[28] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[28] & BB1L502;
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~295
--operation mode is normal

BB1L881 = (!BB1_digitize_cnt[31] & !BB1_digitize_cnt[30] & !BB1_digitize_cnt[29] & !BB1_digitize_cnt[28]) & CASCADE(BB1L481);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1L742Q & (BB1L201 # BB1_digitize_cnt[19] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[19] & BB1L502;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1L742Q & (BB1L001 # BB1_digitize_cnt[18] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[18] & BB1L502;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L742Q & (BB1L89 # BB1_digitize_cnt[17] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[17] & BB1L502;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1L742Q & (BB1L69 # BB1_digitize_cnt[16] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[16] & BB1L502;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

BB1L581 = !BB1_digitize_cnt[19] & !BB1_digitize_cnt[18] & !BB1_digitize_cnt[17] & !BB1_digitize_cnt[16];


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1L742Q & (BB1L011 # BB1_digitize_cnt[23] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[23] & BB1L502;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1L742Q & (BB1L801 # BB1_digitize_cnt[22] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[22] & BB1L502;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1L742Q & (BB1L601 # BB1_digitize_cnt[21] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[21] & BB1L502;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1L742Q & (BB1L401 # BB1_digitize_cnt[20] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[20] & BB1L502;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~296
--operation mode is normal

BB1L981 = (!BB1_digitize_cnt[23] & !BB1_digitize_cnt[22] & !BB1_digitize_cnt[21] & !BB1_digitize_cnt[20]) & CASCADE(BB1L581);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1L742Q & (BB1L28 # BB1_digitize_cnt[9] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[9] & BB1L502;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1L742Q & (BB1L68 # BB1_digitize_cnt[11] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[11] & BB1L502;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L742Q & (BB1L48 # BB1_digitize_cnt[10] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[10] & BB1L502;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1L742Q & (BB1L08 # BB1_digitize_cnt[8] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[8] & BB1L502;
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

BB1L681 = BB1_digitize_cnt[9] & !BB1_digitize_cnt[11] & !BB1_digitize_cnt[10] & !BB1_digitize_cnt[8];


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L742Q & (BB1L49 # BB1_digitize_cnt[15] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[15] & BB1L502;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1L742Q & (BB1L29 # BB1_digitize_cnt[14] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[14] & BB1L502;
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1L742Q & (BB1L09 # BB1_digitize_cnt[13] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[13] & BB1L502;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1L742Q & (BB1L88 # BB1_digitize_cnt[12] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[12] & BB1L502;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~297
--operation mode is normal

BB1L091 = (!BB1_digitize_cnt[15] & !BB1_digitize_cnt[14] & !BB1_digitize_cnt[13] & !BB1_digitize_cnt[12]) & CASCADE(BB1L681);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1L742Q & (BB1L07 # BB1_digitize_cnt[3] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[3] & BB1L502;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1L742Q & (BB1L86 # BB1_digitize_cnt[2] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[2] & BB1L502;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1L742Q & (BB1L66 # BB1_digitize_cnt[1] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[1] & BB1L502;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L742Q & (BB1L46 # BB1_digitize_cnt[0] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[0] & BB1L502;
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

BB1L781 = !BB1_digitize_cnt[3] & !BB1_digitize_cnt[2] & !BB1_digitize_cnt[1] & !BB1_digitize_cnt[0];


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1L742Q & (BB1L87 # BB1_digitize_cnt[7] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[7] & BB1L502;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1L742Q & (BB1L67 # BB1_digitize_cnt[6] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[6] & BB1L502;
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1L742Q & (BB1L47 # BB1_digitize_cnt[5] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[5] & BB1L502;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1L742Q & (BB1L27 # BB1_digitize_cnt[4] & BB1L502) # !BB1L742Q & BB1_digitize_cnt[4] & BB1L502;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~298
--operation mode is normal

BB1L191 = (!BB1_digitize_cnt[7] & !BB1_digitize_cnt[6] & !BB1_digitize_cnt[5] & !BB1_digitize_cnt[4]) & CASCADE(BB1L781);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1L652Q & (BB1L55 # BB1_settle_cnt[27] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[27] & BB1_reduce_or_180;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1L652Q & (BB1L35 # BB1_settle_cnt[26] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[26] & BB1_reduce_or_180;
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1L652Q & (BB1L15 # BB1_settle_cnt[25] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[25] & BB1_reduce_or_180;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1L652Q & (BB1L94 # BB1_settle_cnt[24] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[24] & BB1_reduce_or_180;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

BB1L571 = !BB1_settle_cnt[27] & !BB1_settle_cnt[26] & !BB1_settle_cnt[25] & !BB1_settle_cnt[24];


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1L652Q & (BB1L36 # BB1_settle_cnt[31] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[31] & BB1_reduce_or_180;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1L652Q & (BB1L16 # BB1_settle_cnt[30] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[30] & BB1_reduce_or_180;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1L652Q & (BB1L95 # BB1_settle_cnt[29] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[29] & BB1_reduce_or_180;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1L652Q & (BB1L75 # BB1_settle_cnt[28] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[28] & BB1_reduce_or_180;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~295
--operation mode is normal

BB1L971 = (!BB1_settle_cnt[31] & !BB1_settle_cnt[30] & !BB1_settle_cnt[29] & !BB1_settle_cnt[28]) & CASCADE(BB1L571);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1L652Q & (BB1L93 # BB1_settle_cnt[19] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[19] & BB1_reduce_or_180;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1L652Q & (BB1L73 # BB1_settle_cnt[18] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[18] & BB1_reduce_or_180;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1L652Q & (BB1L53 # BB1_settle_cnt[17] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[17] & BB1_reduce_or_180;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1L652Q & (BB1L33 # BB1_settle_cnt[16] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[16] & BB1_reduce_or_180;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

BB1L671 = !BB1_settle_cnt[19] & !BB1_settle_cnt[18] & !BB1_settle_cnt[17] & !BB1_settle_cnt[16];


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1L652Q & (BB1L74 # BB1_settle_cnt[23] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[23] & BB1_reduce_or_180;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1L652Q & (BB1L54 # BB1_settle_cnt[22] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[22] & BB1_reduce_or_180;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1L652Q & (BB1L34 # BB1_settle_cnt[21] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[21] & BB1_reduce_or_180;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1L652Q & (BB1L14 # BB1_settle_cnt[20] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[20] & BB1_reduce_or_180;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~296
--operation mode is normal

BB1L081 = (!BB1_settle_cnt[23] & !BB1_settle_cnt[22] & !BB1_settle_cnt[21] & !BB1_settle_cnt[20]) & CASCADE(BB1L671);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1L652Q & (BB1L32 # BB1_settle_cnt[11] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[11] & BB1_reduce_or_180;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1L652Q & (BB1L12 # BB1_settle_cnt[10] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[10] & BB1_reduce_or_180;
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1L652Q & (BB1L91 # BB1_settle_cnt[9] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[9] & BB1_reduce_or_180;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1L652Q & (BB1L71 # BB1_settle_cnt[8] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[8] & BB1_reduce_or_180;
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

BB1L771 = !BB1_settle_cnt[11] & !BB1_settle_cnt[10] & !BB1_settle_cnt[9] & !BB1_settle_cnt[8];


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1L652Q & (BB1L13 # BB1_settle_cnt[15] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[15] & BB1_reduce_or_180;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1L652Q & (BB1L92 # BB1_settle_cnt[14] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[14] & BB1_reduce_or_180;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1L652Q & (BB1L72 # BB1_settle_cnt[13] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[13] & BB1_reduce_or_180;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1L652Q & (BB1L52 # BB1_settle_cnt[12] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[12] & BB1_reduce_or_180;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~297
--operation mode is normal

BB1L181 = (!BB1_settle_cnt[15] & !BB1_settle_cnt[14] & !BB1_settle_cnt[13] & !BB1_settle_cnt[12]) & CASCADE(BB1L771);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1L652Q & (BB1L7 # BB1_settle_cnt[3] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[3] & BB1_reduce_or_180;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1L652Q & (BB1L5 # BB1_settle_cnt[2] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[2] & BB1_reduce_or_180;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1L652Q & (BB1L3 # BB1_settle_cnt[1] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[1] & BB1_reduce_or_180;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1L652Q & (BB1L1 # BB1_settle_cnt[0] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[0] & BB1_reduce_or_180;
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

BB1L871 = !BB1_settle_cnt[3] & !BB1_settle_cnt[2] & !BB1_settle_cnt[1] & !BB1_settle_cnt[0];


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1L652Q & (BB1L51 # BB1_settle_cnt[7] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[7] & BB1_reduce_or_180;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1L652Q & (BB1L31 # BB1_settle_cnt[6] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[6] & BB1_reduce_or_180;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1L652Q & (BB1L11 # BB1_settle_cnt[5] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[5] & BB1_reduce_or_180;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1L652Q & (BB1L9 # BB1_settle_cnt[4] & BB1_reduce_or_180) # !BB1L652Q & BB1_settle_cnt[4] & BB1_reduce_or_180;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~298
--operation mode is normal

BB1L281 = (BB1_settle_cnt[7] & !BB1_settle_cnt[6] & !BB1_settle_cnt[5] & !BB1_settle_cnt[4]) & CASCADE(BB1L871);


--H1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11
--operation mode is normal

H1L31Q_lut_out = Y1_command_0_local[15] & (H1L02 # H1L51 & H1L31Q);
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|Select_99_rtl_311~16
--operation mode is normal

H1L91 = H1L21Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L642Q & (BB2L811 # BB2_digitize_cnt[27] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[27] & BB2L502;
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2L642Q & (BB2L611 # BB2_digitize_cnt[26] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[26] & BB2L502;
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2L642Q & (BB2L411 # BB2_digitize_cnt[25] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[25] & BB2L502;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2L642Q & (BB2L211 # BB2_digitize_cnt[24] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[24] & BB2L502;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

BB2L481 = !BB2_digitize_cnt[27] & !BB2_digitize_cnt[26] & !BB2_digitize_cnt[25] & !BB2_digitize_cnt[24];


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L642Q & (BB2L621 # BB2_digitize_cnt[31] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[31] & BB2L502;
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2L642Q & (BB2L421 # BB2_digitize_cnt[30] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[30] & BB2L502;
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2L642Q & (BB2L221 # BB2_digitize_cnt[29] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[29] & BB2L502;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2L642Q & (BB2L021 # BB2_digitize_cnt[28] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[28] & BB2L502;
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~295
--operation mode is normal

BB2L881 = (!BB2_digitize_cnt[31] & !BB2_digitize_cnt[30] & !BB2_digitize_cnt[29] & !BB2_digitize_cnt[28]) & CASCADE(BB2L481);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2L642Q & (BB2L201 # BB2_digitize_cnt[19] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[19] & BB2L502;
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2L642Q & (BB2L001 # BB2_digitize_cnt[18] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[18] & BB2L502;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2L642Q & (BB2L89 # BB2_digitize_cnt[17] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[17] & BB2L502;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2L642Q & (BB2L69 # BB2_digitize_cnt[16] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[16] & BB2L502;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

BB2L581 = !BB2_digitize_cnt[19] & !BB2_digitize_cnt[18] & !BB2_digitize_cnt[17] & !BB2_digitize_cnt[16];


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2L642Q & (BB2L011 # BB2_digitize_cnt[23] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[23] & BB2L502;
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2L642Q & (BB2L801 # BB2_digitize_cnt[22] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[22] & BB2L502;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2L642Q & (BB2L601 # BB2_digitize_cnt[21] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[21] & BB2L502;
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2L642Q & (BB2L401 # BB2_digitize_cnt[20] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[20] & BB2L502;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~296
--operation mode is normal

BB2L981 = (!BB2_digitize_cnt[23] & !BB2_digitize_cnt[22] & !BB2_digitize_cnt[21] & !BB2_digitize_cnt[20]) & CASCADE(BB2L581);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2L642Q & (BB2L28 # BB2_digitize_cnt[9] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[9] & BB2L502;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L642Q & (BB2L68 # BB2_digitize_cnt[11] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[11] & BB2L502;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2L642Q & (BB2L48 # BB2_digitize_cnt[10] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[10] & BB2L502;
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2L642Q & (BB2L08 # BB2_digitize_cnt[8] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[8] & BB2L502;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

BB2L681 = BB2_digitize_cnt[9] & !BB2_digitize_cnt[11] & !BB2_digitize_cnt[10] & !BB2_digitize_cnt[8];


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2L642Q & (BB2L49 # BB2_digitize_cnt[15] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[15] & BB2L502;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2L642Q & (BB2L29 # BB2_digitize_cnt[14] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[14] & BB2L502;
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2L642Q & (BB2L09 # BB2_digitize_cnt[13] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[13] & BB2L502;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2L642Q & (BB2L88 # BB2_digitize_cnt[12] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[12] & BB2L502;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~297
--operation mode is normal

BB2L091 = (!BB2_digitize_cnt[15] & !BB2_digitize_cnt[14] & !BB2_digitize_cnt[13] & !BB2_digitize_cnt[12]) & CASCADE(BB2L681);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2L642Q & (BB2L07 # BB2_digitize_cnt[3] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[3] & BB2L502;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2L642Q & (BB2L86 # BB2_digitize_cnt[2] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[2] & BB2L502;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2L642Q & (BB2L66 # BB2_digitize_cnt[1] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[1] & BB2L502;
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L642Q & (BB2L46 # BB2_digitize_cnt[0] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[0] & BB2L502;
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

BB2L781 = !BB2_digitize_cnt[3] & !BB2_digitize_cnt[2] & !BB2_digitize_cnt[1] & !BB2_digitize_cnt[0];


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2L642Q & (BB2L87 # BB2_digitize_cnt[7] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[7] & BB2L502;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2L642Q & (BB2L67 # BB2_digitize_cnt[6] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[6] & BB2L502;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2L642Q & (BB2L47 # BB2_digitize_cnt[5] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[5] & BB2L502;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2L642Q & (BB2L27 # BB2_digitize_cnt[4] & BB2L502) # !BB2L642Q & BB2_digitize_cnt[4] & BB2L502;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~298
--operation mode is normal

BB2L191 = (!BB2_digitize_cnt[7] & !BB2_digitize_cnt[6] & !BB2_digitize_cnt[5] & !BB2_digitize_cnt[4]) & CASCADE(BB2L781);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2L452Q & (BB2L55 # BB2_settle_cnt[27] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[27] & BB2_reduce_or_180;
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2L452Q & (BB2L35 # BB2_settle_cnt[26] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[26] & BB2_reduce_or_180;
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2L452Q & (BB2L15 # BB2_settle_cnt[25] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[25] & BB2_reduce_or_180;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2L452Q & (BB2L94 # BB2_settle_cnt[24] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[24] & BB2_reduce_or_180;
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

BB2L571 = !BB2_settle_cnt[27] & !BB2_settle_cnt[26] & !BB2_settle_cnt[25] & !BB2_settle_cnt[24];


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2L452Q & (BB2L36 # BB2_settle_cnt[31] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[31] & BB2_reduce_or_180;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2L452Q & (BB2L16 # BB2_settle_cnt[30] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[30] & BB2_reduce_or_180;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2L452Q & (BB2L95 # BB2_settle_cnt[29] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[29] & BB2_reduce_or_180;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2L452Q & (BB2L75 # BB2_settle_cnt[28] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[28] & BB2_reduce_or_180;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~295
--operation mode is normal

BB2L971 = (!BB2_settle_cnt[31] & !BB2_settle_cnt[30] & !BB2_settle_cnt[29] & !BB2_settle_cnt[28]) & CASCADE(BB2L571);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2L452Q & (BB2L93 # BB2_settle_cnt[19] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[19] & BB2_reduce_or_180;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2L452Q & (BB2L73 # BB2_settle_cnt[18] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[18] & BB2_reduce_or_180;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2L452Q & (BB2L53 # BB2_settle_cnt[17] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[17] & BB2_reduce_or_180;
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2L452Q & (BB2L33 # BB2_settle_cnt[16] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[16] & BB2_reduce_or_180;
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

BB2L671 = !BB2_settle_cnt[19] & !BB2_settle_cnt[18] & !BB2_settle_cnt[17] & !BB2_settle_cnt[16];


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2L452Q & (BB2L74 # BB2_settle_cnt[23] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[23] & BB2_reduce_or_180;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2L452Q & (BB2L54 # BB2_settle_cnt[22] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[22] & BB2_reduce_or_180;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2L452Q & (BB2L34 # BB2_settle_cnt[21] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[21] & BB2_reduce_or_180;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2L452Q & (BB2L14 # BB2_settle_cnt[20] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[20] & BB2_reduce_or_180;
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~296
--operation mode is normal

BB2L081 = (!BB2_settle_cnt[23] & !BB2_settle_cnt[22] & !BB2_settle_cnt[21] & !BB2_settle_cnt[20]) & CASCADE(BB2L671);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2L452Q & (BB2L32 # BB2_settle_cnt[11] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[11] & BB2_reduce_or_180;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2L452Q & (BB2L12 # BB2_settle_cnt[10] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[10] & BB2_reduce_or_180;
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2L452Q & (BB2L91 # BB2_settle_cnt[9] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[9] & BB2_reduce_or_180;
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2L452Q & (BB2L71 # BB2_settle_cnt[8] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[8] & BB2_reduce_or_180;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

BB2L771 = !BB2_settle_cnt[11] & !BB2_settle_cnt[10] & !BB2_settle_cnt[9] & !BB2_settle_cnt[8];


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2L452Q & (BB2L13 # BB2_settle_cnt[15] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[15] & BB2_reduce_or_180;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2L452Q & (BB2L92 # BB2_settle_cnt[14] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[14] & BB2_reduce_or_180;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2L452Q & (BB2L72 # BB2_settle_cnt[13] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[13] & BB2_reduce_or_180;
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2L452Q & (BB2L52 # BB2_settle_cnt[12] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[12] & BB2_reduce_or_180;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~297
--operation mode is normal

BB2L181 = (!BB2_settle_cnt[15] & !BB2_settle_cnt[14] & !BB2_settle_cnt[13] & !BB2_settle_cnt[12]) & CASCADE(BB2L771);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2L452Q & (BB2L7 # BB2_settle_cnt[3] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[3] & BB2_reduce_or_180;
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2L452Q & (BB2L5 # BB2_settle_cnt[2] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[2] & BB2_reduce_or_180;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2L452Q & (BB2L3 # BB2_settle_cnt[1] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[1] & BB2_reduce_or_180;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2L452Q & (BB2L1 # BB2_settle_cnt[0] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[0] & BB2_reduce_or_180;
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

BB2L871 = !BB2_settle_cnt[3] & !BB2_settle_cnt[2] & !BB2_settle_cnt[1] & !BB2_settle_cnt[0];


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2L452Q & (BB2L51 # BB2_settle_cnt[7] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[7] & BB2_reduce_or_180;
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2L452Q & (BB2L31 # BB2_settle_cnt[6] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[6] & BB2_reduce_or_180;
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2L452Q & (BB2L11 # BB2_settle_cnt[5] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[5] & BB2_reduce_or_180;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2L452Q & (BB2L9 # BB2_settle_cnt[4] & BB2_reduce_or_180) # !BB2L452Q & BB2_settle_cnt[4] & BB2_reduce_or_180;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~298
--operation mode is normal

BB2L281 = (BB2_settle_cnt[7] & !BB2_settle_cnt[6] & !BB2_settle_cnt[5] & !BB2_settle_cnt[4]) & CASCADE(BB2L871);


--L1L84 is fe_r2r:inst_fe_r2r|Select_63_rtl_303~1
--operation mode is normal

L1L84 = L1L25Q & L1L74 & !L1_cntn[3];


--L1L22 is fe_r2r:inst_fe_r2r|i~231
--operation mode is normal

L1L22 = L1L15Q & (L1_reduce_nor_33 # L1L05Q & !L1_reduce_nor_17) # !L1L15Q & L1L05Q & !L1_reduce_nor_17;


--U1L43 is r2r:inst_r2r|up~0
--operation mode is normal

U1L43 = Y1_command_0_local[28] & U1L52;


--U1L42 is r2r:inst_r2r|i~235
--operation mode is normal

U1L42 = U1_up & !U1_cnt[6] & (U1_cnt[5] # !U1_cnt[0]) # !U1_up & !U1_cnt[5] & !U1_cnt[0];


--U1L32 is r2r:inst_r2r|i~225
--operation mode is normal

U1L32 = U1_cnt[4] # U1_cnt[3] # U1_cnt[2] # U1_cnt[1];


--U1L22 is r2r:inst_r2r|i~211
--operation mode is normal

U1L22 = !U1_cnt[1] # !U1_cnt[2] # !U1_cnt[3] # !U1_cnt[4];


--U1L52 is r2r:inst_r2r|i~250
--operation mode is normal

U1L52 = (U1_cnt[6] & (U1_cnt[0] # !U1L32) # !U1_cnt[6] & !U1L22 & (U1_cnt[0] # !U1L32)) & CASCADE(U1L42);


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0]
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0]
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0]
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0]
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--KB1L23 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CRES_WAIT~26
--operation mode is normal

KB1L23 = TB1L7 & (!KB1L58Q # !GB93_sload_path[18]) # !TB1L7 & !KB1L38Q & (!KB1L58Q # !GB93_sload_path[18]);


--KB1L93 is dcom:dcom_inst|DC_CTRL:DC_CTRL|noise~15
--operation mode is normal

KB1L93 = KB1L83 & (FD1_dffs[0] $ A_nB);


--KB1L33 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CRES_WAIT~32
--operation mode is normal

KB1L33 = (!KB1L08Q & !KB1L18Q & !KB1L28Q # !KB1L93) & CASCADE(KB1L23);


--KB1L2 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2238
--operation mode is normal

KB1L2 = KB1L68Q # KB1_SV12 # !KB1_SV10 # !KB1_SV11;


--KB1L96 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_IDLE~50
--operation mode is normal

KB1L96 = (!KB1L78Q # !FD1_dffs[4] # !FD1_dffs[5] # !TB1L1) & CASCADE(KB1L2);


--VB1_inst5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst5
--operation mode is normal

VB1_inst5_lut_out = VCC;
VB1_inst5 = DFFE(VB1_inst5_lut_out, GB21L6, !LB1L1, , );


--UB1_inb[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[6]
--operation mode is normal

UB1_inb[6]_lut_out = UB1_ina[6];
UB1_inb[6] = DFFE(UB1_inb[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[7]
--operation mode is normal

UB1_inb[7]_lut_out = UB1_ina[7];
UB1_inb[7] = DFFE(UB1_inb[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[0]
--operation mode is normal

UB1_inb[0]_lut_out = UB1_ina[0];
UB1_inb[0] = DFFE(UB1_inb[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[1]
--operation mode is normal

UB1_inb[1]_lut_out = UB1_ina[1];
UB1_inb[1] = DFFE(UB1_inb[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[2]
--operation mode is normal

UB1_inb[2]_lut_out = UB1_ina[2];
UB1_inb[2] = DFFE(UB1_inb[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[3]
--operation mode is normal

UB1_inb[3]_lut_out = UB1_ina[3];
UB1_inb[3] = DFFE(UB1_inb[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[4]
--operation mode is normal

UB1_inb[4]_lut_out = UB1_ina[4];
UB1_inb[4] = DFFE(UB1_inb[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[5]
--operation mode is normal

UB1_inb[5]_lut_out = UB1_ina[5];
UB1_inb[5] = DFFE(UB1_inb[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[8]
--operation mode is normal

UB1_inb[8]_lut_out = UB1_ina[8];
UB1_inb[8] = DFFE(UB1_inb[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[9]
--operation mode is normal

UB1_inb[9]_lut_out = UB1_ina[9];
UB1_inb[9] = DFFE(UB1_inb[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--GC1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~reg
--operation mode is normal

GC1L51Q_lut_out = !GC1L41 & !GC1L8 & (!GC1L02Q # !GB11_sload_path[4]);
GC1L51Q = DFFE(GC1L51Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L6Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~reg
--operation mode is normal

GC1L6Q_lut_out = GC1L9 & GC1L71Q & (GB11_sload_path[2] # !GC1L22);
GC1L6Q = DFFE(GC1L6Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GD1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~reg
--operation mode is normal

GD1L41Q_lut_out = !GD1L1 & !GD1L31 & (KB1L09Q # GD1L11Q);
GD1L41Q = DFFE(GD1L41Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--GD1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_sload~reg
--operation mode is normal

GD1L51Q_lut_out = KB1L09Q & !GD1L11Q;
GD1L51Q = DFFE(GD1L51Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--XB1_inst10[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[7]
--operation mode is normal

XB1_inst10[7]_lut_out = COM_AD_D[7];
XB1_inst10[7] = DFFE(XB1_inst10[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--SC7_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

SC7_aeb_out = GB31_sload_path[1] & GB31_sload_path[0] & !GB31_sload_path[2] & !GB31_sload_path[3];


--R1L001 is master_data_source:inst_master_data_source|LessThan_12~226
--operation mode is normal

R1L001 = !R1_data[19] & !R1_data[18] & !R1_data[17] & !R1_data[16];


--R1L201 is master_data_source:inst_master_data_source|LessThan_12~319
--operation mode is normal

R1L201 = (!R1_data[23] & !R1_data[22] & !R1_data[21] & !R1_data[20]) & CASCADE(R1L001);


--R1L101 is master_data_source:inst_master_data_source|LessThan_12~264
--operation mode is normal

R1L101 = !R1_data[11] & !R1_data[10] & !R1_data[8] & !R1_data[9];


--R1L301 is master_data_source:inst_master_data_source|LessThan_12~320
--operation mode is normal

R1L301 = (!R1_data[15] & !R1_data[14] & !R1_data[13] & !R1_data[12]) & CASCADE(R1L101);


--LB1_inst35 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst35
--operation mode is normal

LB1_inst35 = ED1L6Q & TB1L81Q;


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1L901 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~107
--operation mode is normal

Q1L901 = Q1_cnt100ms[7] & !Q1_cnt100ms[4] & !Q1_cnt100ms[5] & !Q1_cnt100ms[6];


--Q1L611 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~294
--operation mode is normal

Q1L611 = (!Q1_cnt100ms[0] & !Q1_cnt100ms[1] & !Q1_cnt100ms[2] & !Q1_cnt100ms[3]) & CASCADE(Q1L901);


--Q1L011 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~129
--operation mode is normal

Q1L011 = Q1_cnt100ms[15] & !Q1_cnt100ms[12] & !Q1_cnt100ms[13] & !Q1_cnt100ms[14];


--Q1L711 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~295
--operation mode is normal

Q1L711 = (Q1_cnt100ms[10] & !Q1_cnt100ms[8] & !Q1_cnt100ms[9] & !Q1_cnt100ms[11]) & CASCADE(Q1L011);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L901 is hit_counter:inst_hit_counter|reduce_nor_3~107
--operation mode is normal

P1L901 = P1_cnt100ms[7] & !P1_cnt100ms[4] & !P1_cnt100ms[5] & !P1_cnt100ms[6];


--P1L611 is hit_counter:inst_hit_counter|reduce_nor_3~294
--operation mode is normal

P1L611 = (!P1_cnt100ms[0] & !P1_cnt100ms[1] & !P1_cnt100ms[2] & !P1_cnt100ms[3]) & CASCADE(P1L901);


--P1L011 is hit_counter:inst_hit_counter|reduce_nor_3~129
--operation mode is normal

P1L011 = P1_cnt100ms[15] & !P1_cnt100ms[12] & !P1_cnt100ms[13] & !P1_cnt100ms[14];


--P1L711 is hit_counter:inst_hit_counter|reduce_nor_3~295
--operation mode is normal

P1L711 = (P1_cnt100ms[10] & !P1_cnt100ms[8] & !P1_cnt100ms[9] & !P1_cnt100ms[11]) & CASCADE(P1L011);


--EC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~99
--operation mode is normal

EC1L8 = GB5_pre_out[2] # GB5_pre_out[3] # GB5_pre_out[4] # GB5_pre_out[5];


--EC1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~128
--operation mode is normal

EC1L9 = !EC1L8 & !GB5_pre_out[6] & !GB5_pre_out[7] & !GB5_pre_out[8];


--EC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~139
--operation mode is normal

EC1L01 = (Y1L295Q & GB5_sload_path[0] & !GB5_pre_out[9] & !GB5_pre_out[1]) & CASCADE(EC1L9);


--PD1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~48
--operation mode is normal

PD1L3 = PD1_b_non_empty & GD1L81Q & GB61_sload_path[0] & GB61_pre_out[1];


--PD1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~53
--operation mode is normal

PD1L4 = GB61_pre_out[2] & GB61_pre_out[3] & GB61_pre_out[4] & GB61_pre_out[5];


--GD1L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq~11
--operation mode is normal

GD1L71 = !GD1L6Q & (!GD1L7Q # !SC01_agb_out);


--PD1_valid_wreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_wreq
--operation mode is normal

PD1_valid_wreq = GD1L81Q & !PD1_b_full;


--PD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|altr_temp~28
--operation mode is normal

PD1L1 = PD1_b_non_empty & (GD1L61Q $ (PD1_b_full # !GD1L81Q)) # !PD1_b_non_empty & (PD1_b_full # !GD1L81Q);


--GD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~271
--operation mode is normal

GD1L1 = GB51L41 & GD1L8Q;


--GD1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~14
--operation mode is normal

GD1L5Q_lut_out = GD1L3Q # GD1L2 # GD1L5Q & !WD1L58Q;
GD1L5Q = DFFE(GD1L5Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--GD1L01Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~21
--operation mode is normal

GD1L01Q_lut_out = GD1L4Q & (GD1L01Q & !WD1L85Q # !PD1_b_non_empty) # !GD1L4Q & GD1L01Q & !WD1L85Q;
GD1L01Q = DFFE(GD1L01Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--WD1L98 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_RX_TIME~8
--operation mode is normal

WD1L98 = KB1L321Q & (WD1L38Q & !EE1L11Q # !WD1L45Q) # !KB1L321Q & WD1L38Q & !EE1L11Q;


--WD1L09 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_TX_TIME~6
--operation mode is normal

WD1L09 = GB82L9 & WD1L18Q # !GB82L9 & GB72L8 & WD1L88Q;


--WD1L25 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en~19
--operation mode is normal

WD1L25 = EE1L11Q & (WD1L48Q # WD1L38Q);


--WD1L36Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~21
--operation mode is normal

WD1L36Q_lut_out = !EC2_b_non_empty & (WD1L36Q # WD1L95Q & !GB52L81);
WD1L36Q = DFFE(WD1L36Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L06Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~18
--operation mode is normal

WD1L06Q_lut_out = EE1L11Q & (WD1L77Q # WD1L06Q & !EC2_b_non_empty) # !EE1L11Q & WD1L06Q & !EC2_b_non_empty;
WD1L06Q = DFFE(WD1L06Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L16Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~19
--operation mode is normal

WD1L16Q_lut_out = EE1L11Q & (WD1L67Q # WD1L16Q & !EC2_b_non_empty) # !EE1L11Q & WD1L16Q & !EC2_b_non_empty;
WD1L16Q = DFFE(WD1L16Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L26Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~20
--operation mode is normal

WD1L26Q_lut_out = EE1L11Q & (WD1L08Q # WD1L26Q & !EC2_b_non_empty) # !EE1L11Q & WD1L26Q & !EC2_b_non_empty;
WD1L26Q = DFFE(WD1L26Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L52 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~43
--operation mode is normal

WD1L52 = !WD1L36Q & !WD1L06Q & !WD1L16Q & !WD1L26Q;


--WD1L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~217
--operation mode is normal

WD1L81 = WD1L9 & (WD1L52 & !WD1L95Q # !EC2_b_non_empty);


--WD1L67Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~34
--operation mode is normal

WD1L67Q_lut_out = EC2_b_non_empty & (WD1L06Q # WD1L67Q & !EE1L11Q) # !EC2_b_non_empty & WD1L67Q & !EE1L11Q;
WD1L67Q = DFFE(WD1L67Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L08Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~38
--operation mode is normal

WD1L08Q_lut_out = EC2_b_non_empty & (WD1L16Q # WD1L08Q & !EE1L11Q) # !EC2_b_non_empty & WD1L08Q & !EE1L11Q;
WD1L08Q = DFFE(WD1L08Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L77Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~35
--operation mode is normal

WD1L77Q_lut_out = WD1L28Q # WD1L77Q & !EE1L11Q;
WD1L77Q = DFFE(WD1L77Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L21 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~128
--operation mode is normal

WD1L21 = !WD1L46Q & !WD1L67Q & !WD1L08Q & !WD1L77Q;


--WD1L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~141
--operation mode is normal

WD1L31 = WD1L48Q # WD1L38Q # WD1L87Q # WD1L68Q;


--WD1L12 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~258
--operation mode is normal

WD1L12 = (EE1L11Q # WD1L21 & !WD1L97Q & !WD1L31) & CASCADE(WD1L81);


--WD1L32 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|FCHK3~4
--operation mode is normal

WD1L32 = WD1L36Q # WD1L95Q & !GB52L81;


--UC85L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|$00012~0
--operation mode is normal

UC85L1 = WD1L94Q # WD1L54Q & UC55L2 # !WD1L54Q & UC45L2;


--UC85L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|result_node~18
--operation mode is normal

UC85L3 = (UC85L2 # UC65L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC85L1);


--WD1L74 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~229
--operation mode is normal

WD1L74 = !WD1L27Q & !WD1L47Q & !WD1L07Q;


--WD1L82 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~205
--operation mode is normal

WD1L82 = !WD1L76Q & !WD1L56Q & !WD1L96Q;


--WD1L84 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~267
--operation mode is normal

WD1L84 = WD1L66Q # !EE1L11Q & !WD1L74 # !WD1L82;


--WD1L64 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~96
--operation mode is normal

WD1L64 = EE1L11Q & (WD1L17Q # WD1L37Q);


--UC82L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

UC82L1 = WD1L94Q # WD1L54Q & UC52L2 # !WD1L54Q & UC42L2;


--UC82L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|result_node~18
--operation mode is normal

UC82L3 = (UC82L2 # UC62L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC82L1);


--FD3_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

FD3_dffs[5]_lut_out = UC34L3 & (FD3_dffs[6] # EE1L11Q) # !UC34L3 & FD3_dffs[6] & !EE1L11Q;
FD3_dffs[5] = DFFE(FD3_dffs[5]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--X1L3 is led2atwddelay:LED2ATWDdelay_inst|i~85
--operation mode is normal

X1L3 = !X1_SRG[13] & !X1_SRG[14] & !X1_SRG[12] & !X1_SRG[15];


--X1L4 is led2atwddelay:LED2ATWDdelay_inst|i~128
--operation mode is normal

X1L4 = (!X1_SRG[2] & !X1_SRG[1] & !X1_SRG[0] & !X1_SRG[3]) & CASCADE(X1L3);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_309~7
--operation mode is normal

H1L71 = H1L6Q & Y1_command_0_local[2] & !H1_atwd0_read_done_dly;


--BB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

BB1L502 = BB1L352Q # BB1L452Q # !BB1L402 # !BB1L291;


--BB1_reduce_or_180 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

BB1_reduce_or_180 = BB1L752Q # !BB1L402 # !BB1L691;


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1L461Q & (CB1L55 # CB1_readout_cnt[27] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[27] & CB1_reduce_or_143;
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1L461Q & (CB1L35 # CB1_readout_cnt[26] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[26] & CB1_reduce_or_143;
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1L461Q & (CB1L15 # CB1_readout_cnt[25] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[25] & CB1_reduce_or_143;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1L461Q & (CB1L94 # CB1_readout_cnt[24] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[24] & CB1_reduce_or_143;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L831 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

CB1L831 = !CB1_readout_cnt[27] & !CB1_readout_cnt[26] & !CB1_readout_cnt[25] & !CB1_readout_cnt[24];


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1L461Q & (CB1L36 # CB1_readout_cnt[31] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[31] & CB1_reduce_or_143;
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1L461Q & (CB1L16 # CB1_readout_cnt[30] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[30] & CB1_reduce_or_143;
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1L461Q & (CB1L95 # CB1_readout_cnt[29] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[29] & CB1_reduce_or_143;
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1L461Q & (CB1L75 # CB1_readout_cnt[28] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[28] & CB1_reduce_or_143;
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~296
--operation mode is normal

CB1L241 = (!CB1_readout_cnt[31] & !CB1_readout_cnt[30] & !CB1_readout_cnt[29] & !CB1_readout_cnt[28]) & CASCADE(CB1L831);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1L461Q & (CB1L93 # CB1_readout_cnt[19] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[19] & CB1_reduce_or_143;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1L461Q & (CB1L73 # CB1_readout_cnt[18] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[18] & CB1_reduce_or_143;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1L461Q & (CB1L53 # CB1_readout_cnt[17] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[17] & CB1_reduce_or_143;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1L461Q & (CB1L33 # CB1_readout_cnt[16] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[16] & CB1_reduce_or_143;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

CB1L931 = !CB1_readout_cnt[19] & !CB1_readout_cnt[18] & !CB1_readout_cnt[17] & !CB1_readout_cnt[16];


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1L461Q & (CB1L74 # CB1_readout_cnt[23] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[23] & CB1_reduce_or_143;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1L461Q & (CB1L54 # CB1_readout_cnt[22] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[22] & CB1_reduce_or_143;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1L461Q & (CB1L34 # CB1_readout_cnt[21] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[21] & CB1_reduce_or_143;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1L461Q & (CB1L14 # CB1_readout_cnt[20] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[20] & CB1_reduce_or_143;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~297
--operation mode is normal

CB1L341 = (!CB1_readout_cnt[23] & !CB1_readout_cnt[22] & !CB1_readout_cnt[21] & !CB1_readout_cnt[20]) & CASCADE(CB1L931);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1L461Q & (CB1L32 # CB1_readout_cnt[11] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[11] & CB1_reduce_or_143;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1L461Q & (CB1L12 # CB1_readout_cnt[10] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[10] & CB1_reduce_or_143;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1L461Q & (CB1L91 # CB1_readout_cnt[9] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[9] & CB1_reduce_or_143;
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1L461Q & (CB1L71 # CB1_readout_cnt[8] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[8] & CB1_reduce_or_143;
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

CB1L041 = !CB1_readout_cnt[11] & !CB1_readout_cnt[10] & !CB1_readout_cnt[9] & !CB1_readout_cnt[8];


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1L461Q & (CB1L13 # CB1_readout_cnt[15] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[15] & CB1_reduce_or_143;
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1L461Q & (CB1L92 # CB1_readout_cnt[14] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[14] & CB1_reduce_or_143;
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1L461Q & (CB1L72 # CB1_readout_cnt[13] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[13] & CB1_reduce_or_143;
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1L461Q & (CB1L52 # CB1_readout_cnt[12] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[12] & CB1_reduce_or_143;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~298
--operation mode is normal

CB1L441 = (!CB1_readout_cnt[15] & !CB1_readout_cnt[14] & !CB1_readout_cnt[13] & !CB1_readout_cnt[12]) & CASCADE(CB1L041);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1L461Q & (CB1L7 # CB1_readout_cnt[3] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[3] & CB1_reduce_or_143;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1L461Q & (CB1L5 # CB1_readout_cnt[2] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[2] & CB1_reduce_or_143;
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L461Q & (CB1L3 # CB1_readout_cnt[1] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[1] & CB1_reduce_or_143;
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L461Q & (CB1L1 # CB1_readout_cnt[0] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[0] & CB1_reduce_or_143;
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

CB1L141 = !CB1_readout_cnt[3] & !CB1_readout_cnt[2] & !CB1_readout_cnt[1] & !CB1_readout_cnt[0];


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1L461Q & (CB1L51 # CB1_readout_cnt[7] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[7] & CB1_reduce_or_143;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1L461Q & (CB1L31 # CB1_readout_cnt[6] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[6] & CB1_reduce_or_143;
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1L461Q & (CB1L11 # CB1_readout_cnt[5] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[5] & CB1_reduce_or_143;
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1L461Q & (CB1L9 # CB1_readout_cnt[4] & CB1_reduce_or_143) # !CB1L461Q & CB1_readout_cnt[4] & CB1_reduce_or_143;
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~299
--operation mode is normal

CB1L541 = (CB1_readout_cnt[7] & !CB1_readout_cnt[6] & !CB1_readout_cnt[5] & !CB1_readout_cnt[4]) & CASCADE(CB1L141);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|Select_100_rtl_312~24
--operation mode is normal

H1L02 = H1L21Q & Y1_command_0_local[10] & !H1_atwd1_read_done_dly # !H1L4Q;


--BB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

BB2L502 = BB2L152Q # BB2L252Q # !BB2L402 # !BB2L291;


--BB2_reduce_or_180 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

BB2_reduce_or_180 = BB2L552Q # !BB2L402 # !BB2L691;


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2L461Q & (CB2L55 # CB2_readout_cnt[27] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[27] & CB2_reduce_or_143;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2L461Q & (CB2L35 # CB2_readout_cnt[26] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[26] & CB2_reduce_or_143;
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2L461Q & (CB2L15 # CB2_readout_cnt[25] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[25] & CB2_reduce_or_143;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2L461Q & (CB2L94 # CB2_readout_cnt[24] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[24] & CB2_reduce_or_143;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L831 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

CB2L831 = !CB2_readout_cnt[27] & !CB2_readout_cnt[26] & !CB2_readout_cnt[25] & !CB2_readout_cnt[24];


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2L461Q & (CB2L36 # CB2_readout_cnt[31] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[31] & CB2_reduce_or_143;
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2L461Q & (CB2L16 # CB2_readout_cnt[30] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[30] & CB2_reduce_or_143;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2L461Q & (CB2L95 # CB2_readout_cnt[29] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[29] & CB2_reduce_or_143;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2L461Q & (CB2L75 # CB2_readout_cnt[28] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[28] & CB2_reduce_or_143;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~296
--operation mode is normal

CB2L241 = (!CB2_readout_cnt[31] & !CB2_readout_cnt[30] & !CB2_readout_cnt[29] & !CB2_readout_cnt[28]) & CASCADE(CB2L831);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2L461Q & (CB2L93 # CB2_readout_cnt[19] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[19] & CB2_reduce_or_143;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2L461Q & (CB2L73 # CB2_readout_cnt[18] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[18] & CB2_reduce_or_143;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2L461Q & (CB2L53 # CB2_readout_cnt[17] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[17] & CB2_reduce_or_143;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2L461Q & (CB2L33 # CB2_readout_cnt[16] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[16] & CB2_reduce_or_143;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

CB2L931 = !CB2_readout_cnt[19] & !CB2_readout_cnt[18] & !CB2_readout_cnt[17] & !CB2_readout_cnt[16];


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2L461Q & (CB2L74 # CB2_readout_cnt[23] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[23] & CB2_reduce_or_143;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2L461Q & (CB2L54 # CB2_readout_cnt[22] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[22] & CB2_reduce_or_143;
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2L461Q & (CB2L34 # CB2_readout_cnt[21] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[21] & CB2_reduce_or_143;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2L461Q & (CB2L14 # CB2_readout_cnt[20] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[20] & CB2_reduce_or_143;
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~297
--operation mode is normal

CB2L341 = (!CB2_readout_cnt[23] & !CB2_readout_cnt[22] & !CB2_readout_cnt[21] & !CB2_readout_cnt[20]) & CASCADE(CB2L931);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2L461Q & (CB2L32 # CB2_readout_cnt[11] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[11] & CB2_reduce_or_143;
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2L461Q & (CB2L12 # CB2_readout_cnt[10] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[10] & CB2_reduce_or_143;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2L461Q & (CB2L91 # CB2_readout_cnt[9] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[9] & CB2_reduce_or_143;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2L461Q & (CB2L71 # CB2_readout_cnt[8] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[8] & CB2_reduce_or_143;
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

CB2L041 = !CB2_readout_cnt[11] & !CB2_readout_cnt[10] & !CB2_readout_cnt[9] & !CB2_readout_cnt[8];


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2L461Q & (CB2L13 # CB2_readout_cnt[15] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[15] & CB2_reduce_or_143;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2L461Q & (CB2L92 # CB2_readout_cnt[14] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[14] & CB2_reduce_or_143;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2L461Q & (CB2L72 # CB2_readout_cnt[13] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[13] & CB2_reduce_or_143;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2L461Q & (CB2L52 # CB2_readout_cnt[12] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[12] & CB2_reduce_or_143;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~298
--operation mode is normal

CB2L441 = (!CB2_readout_cnt[15] & !CB2_readout_cnt[14] & !CB2_readout_cnt[13] & !CB2_readout_cnt[12]) & CASCADE(CB2L041);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2L461Q & (CB2L7 # CB2_readout_cnt[3] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[3] & CB2_reduce_or_143;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2L461Q & (CB2L5 # CB2_readout_cnt[2] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[2] & CB2_reduce_or_143;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L461Q & (CB2L3 # CB2_readout_cnt[1] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[1] & CB2_reduce_or_143;
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L461Q & (CB2L1 # CB2_readout_cnt[0] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[0] & CB2_reduce_or_143;
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

CB2L141 = !CB2_readout_cnt[3] & !CB2_readout_cnt[2] & !CB2_readout_cnt[1] & !CB2_readout_cnt[0];


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2L461Q & (CB2L51 # CB2_readout_cnt[7] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[7] & CB2_reduce_or_143;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2L461Q & (CB2L31 # CB2_readout_cnt[6] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[6] & CB2_reduce_or_143;
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2L461Q & (CB2L11 # CB2_readout_cnt[5] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[5] & CB2_reduce_or_143;
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2L461Q & (CB2L9 # CB2_readout_cnt[4] & CB2_reduce_or_143) # !CB2L461Q & CB2_readout_cnt[4] & CB2_reduce_or_143;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~299
--operation mode is normal

CB2L541 = (CB2_readout_cnt[7] & !CB2_readout_cnt[6] & !CB2_readout_cnt[5] & !CB2_readout_cnt[4]) & CASCADE(CB2L141);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27]
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1_wait_cnt[27] & (K1L112 # K1L212 & K1L811) # !K1_wait_cnt[27] & K1L212 & K1L811;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26]
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1_wait_cnt[26] & (K1L112 # K1L212 & K1L611) # !K1_wait_cnt[26] & K1L212 & K1L611;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25]
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1_wait_cnt[25] & (K1L112 # K1L212 & K1L411) # !K1_wait_cnt[25] & K1L212 & K1L411;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24]
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1_wait_cnt[24] & (K1L112 # K1L212 & K1L211) # !K1_wait_cnt[24] & K1L212 & K1L211;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L302 is coinc:inst_coinc|reduce_nor_96~112
--operation mode is normal

K1L302 = !K1_wait_cnt[27] & !K1_wait_cnt[26] & !K1_wait_cnt[25] & !K1_wait_cnt[24];


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31]
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1_wait_cnt[31] & (K1L112 # K1L621 & K1L212) # !K1_wait_cnt[31] & K1L621 & K1L212;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30]
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1_wait_cnt[30] & (K1L112 # K1L212 & K1L421) # !K1_wait_cnt[30] & K1L212 & K1L421;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29]
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1_wait_cnt[29] & (K1L112 # K1L212 & K1L221) # !K1_wait_cnt[29] & K1L212 & K1L221;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28]
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1_wait_cnt[28] & (K1L112 # K1L212 & K1L021) # !K1_wait_cnt[28] & K1L212 & K1L021;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L702 is coinc:inst_coinc|reduce_nor_96~308
--operation mode is normal

K1L702 = (!K1_wait_cnt[31] & !K1_wait_cnt[30] & !K1_wait_cnt[29] & !K1_wait_cnt[28]) & CASCADE(K1L302);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19]
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1_wait_cnt[19] & (K1L112 # K1L212 & K1L201) # !K1_wait_cnt[19] & K1L212 & K1L201;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18]
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1_wait_cnt[18] & (K1L112 # K1L212 & K1L001) # !K1_wait_cnt[18] & K1L212 & K1L001;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17]
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1_wait_cnt[17] & (K1L112 # K1L212 & K1L89) # !K1_wait_cnt[17] & K1L212 & K1L89;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16]
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1_wait_cnt[16] & (K1L112 # K1L212 & K1L69) # !K1_wait_cnt[16] & K1L212 & K1L69;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L402 is coinc:inst_coinc|reduce_nor_96~134
--operation mode is normal

K1L402 = !K1_wait_cnt[19] & !K1_wait_cnt[18] & !K1_wait_cnt[17] & !K1_wait_cnt[16];


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23]
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1_wait_cnt[23] & (K1L112 # K1L212 & K1L011) # !K1_wait_cnt[23] & K1L212 & K1L011;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22]
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1_wait_cnt[22] & (K1L112 # K1L212 & K1L801) # !K1_wait_cnt[22] & K1L212 & K1L801;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21]
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1_wait_cnt[21] & (K1L112 # K1L212 & K1L601) # !K1_wait_cnt[21] & K1L212 & K1L601;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20]
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1_wait_cnt[20] & (K1L112 # K1L212 & K1L401) # !K1_wait_cnt[20] & K1L212 & K1L401;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L802 is coinc:inst_coinc|reduce_nor_96~309
--operation mode is normal

K1L802 = (!K1_wait_cnt[23] & !K1_wait_cnt[22] & !K1_wait_cnt[21] & !K1_wait_cnt[20]) & CASCADE(K1L402);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11]
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1_wait_cnt[11] & (K1L112 # K1L212 & K1L68) # !K1_wait_cnt[11] & K1L212 & K1L68;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10]
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1_wait_cnt[10] & (K1L112 # K1L212 & K1L48) # !K1_wait_cnt[10] & K1L212 & K1L48;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9]
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1_wait_cnt[9] & (K1L112 # K1L212 & K1L28) # !K1_wait_cnt[9] & K1L212 & K1L28;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8]
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1_wait_cnt[8] & (K1L112 # K1L212 & K1L08) # !K1_wait_cnt[8] & K1L212 & K1L08;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L502 is coinc:inst_coinc|reduce_nor_96~172
--operation mode is normal

K1L502 = !K1_wait_cnt[11] & !K1_wait_cnt[10] & !K1_wait_cnt[9] & !K1_wait_cnt[8];


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15]
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1_wait_cnt[15] & (K1L112 # K1L212 & K1L49) # !K1_wait_cnt[15] & K1L212 & K1L49;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14]
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1_wait_cnt[14] & (K1L112 # K1L212 & K1L29) # !K1_wait_cnt[14] & K1L212 & K1L29;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13]
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1_wait_cnt[13] & (K1L112 # K1L212 & K1L09) # !K1_wait_cnt[13] & K1L212 & K1L09;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12]
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1_wait_cnt[12] & (K1L112 # K1L212 & K1L88) # !K1_wait_cnt[12] & K1L212 & K1L88;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L902 is coinc:inst_coinc|reduce_nor_96~310
--operation mode is normal

K1L902 = (!K1_wait_cnt[15] & !K1_wait_cnt[14] & !K1_wait_cnt[13] & !K1_wait_cnt[12]) & CASCADE(K1L502);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2]
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L412 # K1L422Q & (K1L86 # !K1_reduce_nor_96);
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3]
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1_wait_cnt[3] & (K1L112 # K1L212 & K1L07) # !K1_wait_cnt[3] & K1L212 & K1L07;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1]
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1_wait_cnt[1] & (K1L112 # K1L212 & K1L66) # !K1_wait_cnt[1] & K1L212 & K1L66;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0]
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1_wait_cnt[0] & (K1L112 # K1L212 & K1L46) # !K1_wait_cnt[0] & K1L212 & K1L46;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L602 is coinc:inst_coinc|reduce_nor_96~226
--operation mode is normal

K1L602 = K1_wait_cnt[2] & !K1_wait_cnt[3] & !K1_wait_cnt[1] & !K1_wait_cnt[0];


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7]
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1_wait_cnt[7] & (K1L112 # K1L212 & K1L87) # !K1_wait_cnt[7] & K1L212 & K1L87;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6]
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1_wait_cnt[6] & (K1L112 # K1L212 & K1L67) # !K1_wait_cnt[6] & K1L212 & K1L67;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5]
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1_wait_cnt[5] & (K1L112 # K1L212 & K1L47) # !K1_wait_cnt[5] & K1L212 & K1L47;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4]
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1_wait_cnt[4] & (K1L112 # K1L212 & K1L27) # !K1_wait_cnt[4] & K1L212 & K1L27;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(JE1_outclock0), , , K1L952);


--K1L012 is coinc:inst_coinc|reduce_nor_96~311
--operation mode is normal

K1L012 = (!K1_wait_cnt[7] & !K1_wait_cnt[6] & !K1_wait_cnt[5] & !K1_wait_cnt[4]) & CASCADE(K1L602);


--K1_cnt[27] is coinc:inst_coinc|cnt[27]
--operation mode is normal

K1_cnt[27]_lut_out = K1L112 & (K1L55 # K1_cnt[27] & K1L512) # !K1L112 & K1_cnt[27] & K1L512;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[26] is coinc:inst_coinc|cnt[26]
--operation mode is normal

K1_cnt[26]_lut_out = K1L112 & (K1L35 # K1_cnt[26] & K1L512) # !K1L112 & K1_cnt[26] & K1L512;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[25] is coinc:inst_coinc|cnt[25]
--operation mode is normal

K1_cnt[25]_lut_out = K1L112 & (K1L15 # K1_cnt[25] & K1L512) # !K1L112 & K1_cnt[25] & K1L512;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[24] is coinc:inst_coinc|cnt[24]
--operation mode is normal

K1_cnt[24]_lut_out = K1L112 & (K1L94 # K1_cnt[24] & K1L512) # !K1L112 & K1_cnt[24] & K1L512;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L491 is coinc:inst_coinc|reduce_nor_22~130
--operation mode is normal

K1L491 = !K1_cnt[27] & !K1_cnt[26] & !K1_cnt[25] & !K1_cnt[24];


--K1_cnt[31] is coinc:inst_coinc|cnt[31]
--operation mode is normal

K1_cnt[31]_lut_out = K1L112 & (K1L36 # K1_cnt[31] & K1L512) # !K1L112 & K1_cnt[31] & K1L512;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[30] is coinc:inst_coinc|cnt[30]
--operation mode is normal

K1_cnt[30]_lut_out = K1L112 & (K1L16 # K1_cnt[30] & K1L512) # !K1L112 & K1_cnt[30] & K1L512;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[29] is coinc:inst_coinc|cnt[29]
--operation mode is normal

K1_cnt[29]_lut_out = K1L112 & (K1L95 # K1_cnt[29] & K1L512) # !K1L112 & K1_cnt[29] & K1L512;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[28] is coinc:inst_coinc|cnt[28]
--operation mode is normal

K1_cnt[28]_lut_out = K1L112 & (K1L75 # K1_cnt[28] & K1L512) # !K1L112 & K1_cnt[28] & K1L512;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L891 is coinc:inst_coinc|reduce_nor_22~326
--operation mode is normal

K1L891 = (!K1_cnt[31] & !K1_cnt[30] & !K1_cnt[29] & !K1_cnt[28]) & CASCADE(K1L491);


--K1_cnt[19] is coinc:inst_coinc|cnt[19]
--operation mode is normal

K1_cnt[19]_lut_out = K1L112 & (K1L93 # K1_cnt[19] & K1L512) # !K1L112 & K1_cnt[19] & K1L512;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[18] is coinc:inst_coinc|cnt[18]
--operation mode is normal

K1_cnt[18]_lut_out = K1L112 & (K1L73 # K1_cnt[18] & K1L512) # !K1L112 & K1_cnt[18] & K1L512;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[17] is coinc:inst_coinc|cnt[17]
--operation mode is normal

K1_cnt[17]_lut_out = K1L112 & (K1L53 # K1_cnt[17] & K1L512) # !K1L112 & K1_cnt[17] & K1L512;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[16] is coinc:inst_coinc|cnt[16]
--operation mode is normal

K1_cnt[16]_lut_out = K1L112 & (K1L33 # K1_cnt[16] & K1L512) # !K1L112 & K1_cnt[16] & K1L512;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L591 is coinc:inst_coinc|reduce_nor_22~152
--operation mode is normal

K1L591 = !K1_cnt[19] & !K1_cnt[18] & !K1_cnt[17] & !K1_cnt[16];


--K1_cnt[23] is coinc:inst_coinc|cnt[23]
--operation mode is normal

K1_cnt[23]_lut_out = K1L112 & (K1L74 # K1_cnt[23] & K1L512) # !K1L112 & K1_cnt[23] & K1L512;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[22] is coinc:inst_coinc|cnt[22]
--operation mode is normal

K1_cnt[22]_lut_out = K1L112 & (K1L54 # K1_cnt[22] & K1L512) # !K1L112 & K1_cnt[22] & K1L512;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[21] is coinc:inst_coinc|cnt[21]
--operation mode is normal

K1_cnt[21]_lut_out = K1L112 & (K1L34 # K1_cnt[21] & K1L512) # !K1L112 & K1_cnt[21] & K1L512;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[20] is coinc:inst_coinc|cnt[20]
--operation mode is normal

K1_cnt[20]_lut_out = K1L112 & (K1L14 # K1_cnt[20] & K1L512) # !K1L112 & K1_cnt[20] & K1L512;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L991 is coinc:inst_coinc|reduce_nor_22~327
--operation mode is normal

K1L991 = (!K1_cnt[23] & !K1_cnt[22] & !K1_cnt[21] & !K1_cnt[20]) & CASCADE(K1L591);


--K1_cnt[10] is coinc:inst_coinc|cnt[10]
--operation mode is normal

K1_cnt[10]_lut_out = K1L612 # K1_cnt[10] & K1L512;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[9] is coinc:inst_coinc|cnt[9]
--operation mode is normal

K1_cnt[9]_lut_out = K1L712 # K1_cnt[9] & K1L512;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[8] is coinc:inst_coinc|cnt[8]
--operation mode is normal

K1_cnt[8]_lut_out = K1L812 # K1_cnt[8] & K1L512;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[11] is coinc:inst_coinc|cnt[11]
--operation mode is normal

K1_cnt[11]_lut_out = K1L112 & (K1L32 # K1_cnt[11] & K1L512) # !K1L112 & K1_cnt[11] & K1L512;
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L691 is coinc:inst_coinc|reduce_nor_22~190
--operation mode is normal

K1L691 = K1_cnt[10] & K1_cnt[9] & K1_cnt[8] & !K1_cnt[11];


--K1_cnt[15] is coinc:inst_coinc|cnt[15]
--operation mode is normal

K1_cnt[15]_lut_out = K1L112 & (K1L13 # K1_cnt[15] & K1L512) # !K1L112 & K1_cnt[15] & K1L512;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[14] is coinc:inst_coinc|cnt[14]
--operation mode is normal

K1_cnt[14]_lut_out = K1L112 & (K1L92 # K1_cnt[14] & K1L512) # !K1L112 & K1_cnt[14] & K1L512;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[13] is coinc:inst_coinc|cnt[13]
--operation mode is normal

K1_cnt[13]_lut_out = K1L112 & (K1L72 # K1_cnt[13] & K1L512) # !K1L112 & K1_cnt[13] & K1L512;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[12] is coinc:inst_coinc|cnt[12]
--operation mode is normal

K1_cnt[12]_lut_out = K1L112 & (K1L52 # K1_cnt[12] & K1L512) # !K1L112 & K1_cnt[12] & K1L512;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L002 is coinc:inst_coinc|reduce_nor_22~328
--operation mode is normal

K1L002 = (!K1_cnt[15] & !K1_cnt[14] & !K1_cnt[13] & !K1_cnt[12]) & CASCADE(K1L691);


--K1_cnt[3] is coinc:inst_coinc|cnt[3]
--operation mode is normal

K1_cnt[3]_lut_out = K1L112 & (K1L7 # K1_cnt[3] & K1L512) # !K1L112 & K1_cnt[3] & K1L512;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[2] is coinc:inst_coinc|cnt[2]
--operation mode is normal

K1_cnt[2]_lut_out = K1L112 & (K1L5 # K1_cnt[2] & K1L512) # !K1L112 & K1_cnt[2] & K1L512;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[1] is coinc:inst_coinc|cnt[1]
--operation mode is normal

K1_cnt[1]_lut_out = K1L112 & (K1L3 # K1_cnt[1] & K1L512) # !K1L112 & K1_cnt[1] & K1L512;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[0] is coinc:inst_coinc|cnt[0]
--operation mode is normal

K1_cnt[0]_lut_out = K1L112 & (K1L1 # K1_cnt[0] & K1L512) # !K1L112 & K1_cnt[0] & K1L512;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L791 is coinc:inst_coinc|reduce_nor_22~244
--operation mode is normal

K1L791 = !K1_cnt[3] & !K1_cnt[2] & !K1_cnt[1] & !K1_cnt[0];


--K1_cnt[7] is coinc:inst_coinc|cnt[7]
--operation mode is normal

K1_cnt[7]_lut_out = K1L912 # K1_cnt[7] & K1L512;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[6] is coinc:inst_coinc|cnt[6]
--operation mode is normal

K1_cnt[6]_lut_out = K1L022 # K1_cnt[6] & K1L512;
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[4] is coinc:inst_coinc|cnt[4]
--operation mode is normal

K1_cnt[4]_lut_out = K1L122 # K1_cnt[4] & K1L512;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1_cnt[5] is coinc:inst_coinc|cnt[5]
--operation mode is normal

K1_cnt[5]_lut_out = K1L112 & (K1L11 # K1_cnt[5] & K1L512) # !K1L112 & K1_cnt[5] & K1L512;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L871);


--K1L102 is coinc:inst_coinc|reduce_nor_22~329
--operation mode is normal

K1L102 = (K1_cnt[7] & K1_cnt[6] & K1_cnt[4] & !K1_cnt[5]) & CASCADE(K1L791);


--ED1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~17
--operation mode is normal

ED1L51Q_lut_out = GC1L61Q & (ED1L51Q & !ED1_rxcteq9 # !ED1L5Q) # !GC1L61Q & ED1L51Q & !ED1_rxcteq9;
ED1L51Q = DFFE(ED1L51Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT~10
--operation mode is normal

ED1L01 = !ED1L51Q & (GB41_sload_path[3] # !ED1L81Q) # !ED1_rxcteq9;


--ED1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT~64
--operation mode is normal

ED1L11 = (GC1L61Q # GB31_sload_path[2] & ED1L8 # !ED1L41Q) & CASCADE(ED1L01);


--UC01L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0
--operation mode is normal

UC01L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[4] # !GB21_sload_path[0] & YC6_cs_buffer[4];


--YC51_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

YC51_cs_buffer[3] = YC81_sout_node[3] $ YC51_cout[2];

--YC51_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC51_cout[3] = CARRY(!YC51_cout[2] # !YC81_sout_node[3]);


--YC6_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

YC6_cs_buffer[3] = YC9_sout_node[3] $ YC6_cout[2];

--YC6_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC6_cout[3] = CARRY(!YC6_cout[2] # !YC9_sout_node[3]);


--UC9L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0
--operation mode is normal

UC9L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[3] # !GB21_sload_path[0] & YC6_cs_buffer[3];


--YC33_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

YC33_cs_buffer[3] = YC63_sout_node[3] $ YC33_cout[2];

--YC33_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC33_cout[3] = CARRY(!YC33_cout[2] # !YC63_sout_node[3]);


--YC42_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

YC42_cs_buffer[3] = YC72_sout_node[3] $ YC42_cout[2];

--YC42_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC42_cout[3] = CARRY(!YC42_cout[2] # !YC72_sout_node[3]);


--YC51_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

YC51_cs_buffer[2] = YC81_sout_node[2] $ !YC51_cout[1];

--YC51_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC51_cout[2] = CARRY(YC81_sout_node[2] & !YC51_cout[1]);


--YC6_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

YC6_cs_buffer[2] = YC9_sout_node[2] $ !YC6_cout[1];

--YC6_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC6_cout[2] = CARRY(YC9_sout_node[2] & !YC6_cout[1]);


--UC8L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0
--operation mode is normal

UC8L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[2] # !GB21_sload_path[0] & YC6_cs_buffer[2];


--YC33_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

YC33_cs_buffer[2] = YC63_sout_node[2] $ !YC33_cout[1];

--YC33_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC33_cout[2] = CARRY(YC63_sout_node[2] & !YC33_cout[1]);


--YC42_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

YC42_cs_buffer[2] = YC72_sout_node[2] $ !YC42_cout[1];

--YC42_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC42_cout[2] = CARRY(YC72_sout_node[2] & !YC42_cout[1]);


--YC51_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

YC51_cs_buffer[1] = YC81_sout_node[1] $ YC51_cout[0];

--YC51_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC51_cout[1] = CARRY(!YC51_cout[0] # !YC81_sout_node[1]);


--YC6_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

YC6_cs_buffer[1] = YC9_sout_node[1] $ YC6_cout[0];

--YC6_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC6_cout[1] = CARRY(!YC6_cout[0] # !YC9_sout_node[1]);


--UC7L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0
--operation mode is normal

UC7L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[1] # !GB21_sload_path[0] & YC6_cs_buffer[1];


--YC33_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

YC33_cs_buffer[1] = YC63_sout_node[1] $ YC33_cout[0];

--YC33_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC33_cout[1] = CARRY(!YC33_cout[0] # !YC63_sout_node[1]);


--YC42_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

YC42_cs_buffer[1] = YC72_sout_node[1] $ YC42_cout[0];

--YC42_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC42_cout[1] = CARRY(!YC42_cout[0] # !YC72_sout_node[1]);


--YC51_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

YC51_cs_buffer[0] = YC21_sout_node[5] $ YC81_sout_node[0];

--YC51_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC51_cout[0] = CARRY(YC21_sout_node[5] & YC81_sout_node[0]);


--YC6_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

YC6_cs_buffer[0] = YC3_sout_node[5] $ YC9_sout_node[0];

--YC6_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC6_cout[0] = CARRY(YC3_sout_node[5] & YC9_sout_node[0]);


--UC6L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0
--operation mode is normal

UC6L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[0] # !GB21_sload_path[0] & YC6_cs_buffer[0];


--YC33_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

YC33_cs_buffer[0] = YC03_sout_node[5] $ YC63_sout_node[0];

--YC33_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC33_cout[0] = CARRY(YC03_sout_node[5] & YC63_sout_node[0]);


--YC42_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

YC42_cs_buffer[0] = YC12_sout_node[5] $ YC72_sout_node[0];

--YC42_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC42_cout[0] = CARRY(YC12_sout_node[5] & YC72_sout_node[0]);


--YC21_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

YC21_sout_node[4]_lut_out = YC21_sout_node[4] $ COM_AD_D[6] $ !YC21_cout[3];
YC21_sout_node[4] = DFFE(YC21_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

YC21_cout[4] = CARRY(YC21_sout_node[4] & (COM_AD_D[6] # !YC21_cout[3]) # !YC21_sout_node[4] & COM_AD_D[6] & !YC21_cout[3]);


--YC3_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

YC3_sout_node[4]_lut_out = YC3_sout_node[4] $ COM_AD_D[6] $ !YC3_cout[3];
YC3_sout_node[4] = DFFE(YC3_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

YC3_cout[4] = CARRY(YC3_sout_node[4] & (COM_AD_D[6] # !YC3_cout[3]) # !YC3_sout_node[4] & COM_AD_D[6] & !YC3_cout[3]);


--UC5L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0
--operation mode is normal

UC5L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[4] # !GB21_sload_path[0] & YC3_sout_node[4];


--YC03_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

YC03_sout_node[4]_lut_out = YC03_sout_node[4] $ COM_AD_D[6] $ !YC03_cout[3];
YC03_sout_node[4] = DFFE(YC03_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

YC03_cout[4] = CARRY(YC03_sout_node[4] & (COM_AD_D[6] # !YC03_cout[3]) # !YC03_sout_node[4] & COM_AD_D[6] & !YC03_cout[3]);


--YC12_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

YC12_sout_node[4]_lut_out = YC12_sout_node[4] $ COM_AD_D[6] $ !YC12_cout[3];
YC12_sout_node[4] = DFFE(YC12_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

YC12_cout[4] = CARRY(YC12_sout_node[4] & (COM_AD_D[6] # !YC12_cout[3]) # !YC12_sout_node[4] & COM_AD_D[6] & !YC12_cout[3]);


--YC21_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC21_sout_node[3]_lut_out = YC21_sout_node[3] $ COM_AD_D[5] $ YC21_cout[2];
YC21_sout_node[3] = DFFE(YC21_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC21_cout[3] = CARRY(YC21_sout_node[3] & !COM_AD_D[5] & !YC21_cout[2] # !YC21_sout_node[3] & (!YC21_cout[2] # !COM_AD_D[5]));


--YC3_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC3_sout_node[3]_lut_out = YC3_sout_node[3] $ COM_AD_D[5] $ YC3_cout[2];
YC3_sout_node[3] = DFFE(YC3_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC3_cout[3] = CARRY(YC3_sout_node[3] & !COM_AD_D[5] & !YC3_cout[2] # !YC3_sout_node[3] & (!YC3_cout[2] # !COM_AD_D[5]));


--UC4L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0
--operation mode is normal

UC4L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[3] # !GB21_sload_path[0] & YC3_sout_node[3];


--YC03_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC03_sout_node[3]_lut_out = COM_AD_D[5] $ YC03_sout_node[3] $ YC03_cout[2];
YC03_sout_node[3] = DFFE(YC03_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC03_cout[3] = CARRY(COM_AD_D[5] & !YC03_sout_node[3] & !YC03_cout[2] # !COM_AD_D[5] & (!YC03_cout[2] # !YC03_sout_node[3]));


--YC12_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC12_sout_node[3]_lut_out = COM_AD_D[5] $ YC12_sout_node[3] $ YC12_cout[2];
YC12_sout_node[3] = DFFE(YC12_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC12_cout[3] = CARRY(COM_AD_D[5] & !YC12_sout_node[3] & !YC12_cout[2] # !COM_AD_D[5] & (!YC12_cout[2] # !YC12_sout_node[3]));


--YC21_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC21_sout_node[2]_lut_out = YC21_sout_node[2] $ COM_AD_D[4] $ !YC21_cout[1];
YC21_sout_node[2] = DFFE(YC21_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC21_cout[2] = CARRY(YC21_sout_node[2] & (COM_AD_D[4] # !YC21_cout[1]) # !YC21_sout_node[2] & COM_AD_D[4] & !YC21_cout[1]);


--YC3_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC3_sout_node[2]_lut_out = YC3_sout_node[2] $ COM_AD_D[4] $ !YC3_cout[1];
YC3_sout_node[2] = DFFE(YC3_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC3_cout[2] = CARRY(YC3_sout_node[2] & (COM_AD_D[4] # !YC3_cout[1]) # !YC3_sout_node[2] & COM_AD_D[4] & !YC3_cout[1]);


--UC3L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0
--operation mode is normal

UC3L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[2] # !GB21_sload_path[0] & YC3_sout_node[2];


--YC03_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC03_sout_node[2]_lut_out = COM_AD_D[4] $ YC03_sout_node[2] $ !YC03_cout[1];
YC03_sout_node[2] = DFFE(YC03_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC03_cout[2] = CARRY(COM_AD_D[4] & (YC03_sout_node[2] # !YC03_cout[1]) # !COM_AD_D[4] & YC03_sout_node[2] & !YC03_cout[1]);


--YC12_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC12_sout_node[2]_lut_out = COM_AD_D[4] $ YC12_sout_node[2] $ !YC12_cout[1];
YC12_sout_node[2] = DFFE(YC12_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC12_cout[2] = CARRY(COM_AD_D[4] & (YC12_sout_node[2] # !YC12_cout[1]) # !COM_AD_D[4] & YC12_sout_node[2] & !YC12_cout[1]);


--YC21_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC21_sout_node[1]_lut_out = YC21_sout_node[1] $ COM_AD_D[3] $ YC21_cout[0];
YC21_sout_node[1] = DFFE(YC21_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC21_cout[1] = CARRY(YC21_sout_node[1] & !COM_AD_D[3] & !YC21_cout[0] # !YC21_sout_node[1] & (!YC21_cout[0] # !COM_AD_D[3]));


--YC3_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC3_sout_node[1]_lut_out = YC3_sout_node[1] $ COM_AD_D[3] $ YC3_cout[0];
YC3_sout_node[1] = DFFE(YC3_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC3_cout[1] = CARRY(YC3_sout_node[1] & !COM_AD_D[3] & !YC3_cout[0] # !YC3_sout_node[1] & (!YC3_cout[0] # !COM_AD_D[3]));


--UC2L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0
--operation mode is normal

UC2L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[1] # !GB21_sload_path[0] & YC3_sout_node[1];


--YC03_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC03_sout_node[1]_lut_out = COM_AD_D[3] $ YC03_sout_node[1] $ YC03_cout[0];
YC03_sout_node[1] = DFFE(YC03_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC03_cout[1] = CARRY(COM_AD_D[3] & !YC03_sout_node[1] & !YC03_cout[0] # !COM_AD_D[3] & (!YC03_cout[0] # !YC03_sout_node[1]));


--YC12_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC12_sout_node[1]_lut_out = COM_AD_D[3] $ YC12_sout_node[1] $ YC12_cout[0];
YC12_sout_node[1] = DFFE(YC12_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC12_cout[1] = CARRY(COM_AD_D[3] & !YC12_sout_node[1] & !YC12_cout[0] # !COM_AD_D[3] & (!YC12_cout[0] # !YC12_sout_node[1]));


--YC21_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

YC21_sout_node[0]_lut_out = COM_AD_D[2] $ YC21_sout_node[0];
YC21_sout_node[0] = DFFE(YC21_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

YC21_cout[0] = CARRY(COM_AD_D[2] & YC21_sout_node[0]);


--YC3_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

YC3_sout_node[0]_lut_out = COM_AD_D[2] $ YC3_sout_node[0];
YC3_sout_node[0] = DFFE(YC3_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

YC3_cout[0] = CARRY(COM_AD_D[2] & YC3_sout_node[0]);


--UC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0
--operation mode is normal

UC1L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[0] # !GB21_sload_path[0] & YC3_sout_node[0];


--YC03_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

YC03_sout_node[0]_lut_out = COM_AD_D[2] $ YC03_sout_node[0];
YC03_sout_node[0] = DFFE(YC03_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

YC03_cout[0] = CARRY(COM_AD_D[2] & YC03_sout_node[0]);


--YC12_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

YC12_sout_node[0]_lut_out = COM_AD_D[2] $ YC12_sout_node[0];
YC12_sout_node[0] = DFFE(YC12_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

YC12_cout[0] = CARRY(COM_AD_D[2] & YC12_sout_node[0]);


--GC1L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~101
--operation mode is normal

GC1L41 = GC1L71Q & GC1L31 & !UB1_max_level # !GC1L71Q & (ED1L5Q # !UB1_max_level);


--GC1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~41
--operation mode is normal

GC1L9 = !GC1L8 & (!GC1L02Q # !GB11_sload_path[4]);


--GD1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~52
--operation mode is normal

GD1L21 = GD1L3Q # GD1L7Q # GD1L6Q # GD1L5Q;


--GD1L9Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~19
--operation mode is normal

GD1L9Q_lut_out = WD1L58Q & GD1L5Q;
GD1L9Q = DFFE(GD1L9Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--GD1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~13
--operation mode is normal

GD1L4Q_lut_out = GD1L9Q;
GD1L4Q = DFFE(GD1L4Q_lut_out, GLOBAL(JE1_outclock0), !TB1L72, , );


--GD1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~79
--operation mode is normal

GD1L31 = GD1L21 # GD1L01Q # GD1L9Q # GD1L4Q;


--XB1_inst10[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[6]
--operation mode is normal

XB1_inst10[6]_lut_out = COM_AD_D[6];
XB1_inst10[6] = DFFE(XB1_inst10[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch
--operation mode is normal

Q1_MultiSPE_latch_lut_out = VCC;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, MultiSPE, Q1_MultiSPE1, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch
--operation mode is normal

Q1_OneSPE_latch_lut_out = VCC;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, OneSPE, Q1_OneSPE1, , );


--EC2L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~122
--operation mode is normal

EC2L4 = (GB12_pre_out[6] & GB12_pre_out[7] & GB12_pre_out[8] & GB12_pre_out[9]) & CASCADE(EC2L5);


--WD1L42 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~13
--operation mode is normal

WD1L42 = WD1L52 & (GB52L81 # !WD1L95Q) # !EC2_b_non_empty;


--WD1L62 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~65
--operation mode is normal

WD1L62 = (!WD1L28Q & (EE1L11Q # WD1L21 & !WD1L97Q)) & CASCADE(WD1L42);


--GD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~301
--operation mode is normal

GD1L2 = PD1_b_non_empty & GD1L4Q;


--WD1L05 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|PCT~56
--operation mode is normal

WD1L05 = EE1L11Q & (!GB52L81 # !WD1L95Q) # !EE1L11Q & !WD1L87Q & (!GB52L81 # !WD1L95Q);


--WD1L15 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|PCT~63
--operation mode is normal

WD1L15 = (!WD1L07Q & (PD1_b_non_empty # !WD1L68Q) # !EE1L11Q) & CASCADE(WD1L05);


--UC35L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|$00012~0
--operation mode is normal

UC35L1 = WD1L94Q # WD1L54Q & UC05L2 # !WD1L54Q & UC94L2;


--UC35L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|result_node~18
--operation mode is normal

UC35L3 = (UC35L2 # UC15L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC35L1);


--WD1L83Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~reg
--operation mode is normal

WD1L83Q_lut_out = WD1L63 # WD1L4 # WD1L73 # !WD1L51;
WD1L83Q = DFFE(WD1L83Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--FD2_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

FD2_dffs[0]_lut_out = GB93_sload_path[0] & (FD2_dffs[1] # PB1L41Q) # !GB93_sload_path[0] & FD2_dffs[1] & !PB1L41Q;
FD2_dffs[0] = DFFE(FD2_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

FD4_dffs[0]_lut_out = GB93_sload_path[0] & (FD4_dffs[1] # GD1L7Q) # !GB93_sload_path[0] & FD4_dffs[1] & !GD1L7Q;
FD4_dffs[0] = DFFE(FD4_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--WD1L53Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~reg
--operation mode is normal

WD1L53Q_lut_out = WD1L33 # EE1L11Q & WD1L03 # !WD1L43;
WD1L53Q = DFFE(WD1L53Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--UC02L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|$00012~0
--operation mode is normal

UC02L1 = WD1L83Q # WD1L53Q & FD2_dffs[0] # !WD1L53Q & FD4_dffs[0];


--JB4_q[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]
JB4_q[8]_data_in = COM_AD_D[8];
JB4_q[8]_write_enable = PD1_valid_wreq;
JB4_q[8]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[8]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[8]_clear_0 = !GD1L11Q;
JB4_q[8]_clock_enable_1 = PD1_valid_rreq;
JB4_q[8]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[8]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[8] = MEMORY_SEGMENT(JB4_q[8]_data_in, JB4_q[8]_write_enable, JB4_q[8]_clock_0, JB4_q[8]_clock_1, JB4_q[8]_clear_0, , , JB4_q[8]_clock_enable_1, VCC, JB4_q[8]_write_address, JB4_q[8]_read_address);


--JB4_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0]
JB4_q[0]_data_in = COM_AD_D[0];
JB4_q[0]_write_enable = PD1_valid_wreq;
JB4_q[0]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[0]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[0]_clear_0 = !GD1L11Q;
JB4_q[0]_clock_enable_1 = PD1_valid_rreq;
JB4_q[0]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[0]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[0] = MEMORY_SEGMENT(JB4_q[0]_data_in, JB4_q[0]_write_enable, JB4_q[0]_clock_0, JB4_q[0]_clock_1, JB4_q[0]_clear_0, , , JB4_q[0]_clock_enable_1, VCC, JB4_q[0]_write_address, JB4_q[0]_read_address);


--UC02L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|result_node~21
--operation mode is normal

UC02L2 = (WD1L53Q & JB4_q[8] # !WD1L53Q & JB4_q[0] # !WD1L83Q) & CASCADE(UC02L1);


--JB5_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0]
JB5_q[0]_data_in = Y1L93Q;
JB5_q[0]_write_enable = EC2_valid_wreq;
JB5_q[0]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[0]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[0]_clear_0 = MB1_inst11;
JB5_q[0]_clock_enable_1 = EC2_valid_rreq;
JB5_q[0]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[0]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[0] = MEMORY_SEGMENT(JB5_q[0]_data_in, JB5_q[0]_write_enable, JB5_q[0]_clock_0, JB5_q[0]_clock_1, JB5_q[0]_clear_0, , , JB5_q[0]_clock_enable_1, VCC, JB5_q[0]_write_address, JB5_q[0]_read_address);


--UC91L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|$00012~0
--operation mode is normal

UC91L1 = WD1L83Q # WD1L53Q & !A_nB # !WD1L53Q & JB5_q[0];


--UC91L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|result_node~12
--operation mode is normal

UC91L2 = (GB62_sload_path[0] & !WD1L53Q # !WD1L83Q) & CASCADE(UC91L1);


--MB1_inst25[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[8]
--operation mode is normal

MB1_inst25[8]_lut_out = Y1L162Q;
MB1_inst25[8] = DFFE(MB1_inst25[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[0]
--operation mode is normal

MB1_inst25[0]_lut_out = Y1L352Q;
MB1_inst25[0] = DFFE(MB1_inst25[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC22L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00018|$00012~0
--operation mode is normal

UC22L1 = WD1L83Q # WD1L53Q & MB1_inst25[8] # !WD1L53Q & MB1_inst25[0];


--UC34L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|altr_temp~35
--operation mode is normal

UC34L2 = (WD1L54Q & !WD1L83Q) & CASCADE(UC24L1);


--MB1_inst29[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[8]
--operation mode is normal

MB1_inst29[8]_lut_out = Y1L822Q;
MB1_inst29[8] = DFFE(MB1_inst29[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[0]
--operation mode is normal

MB1_inst29[0]_lut_out = Y1L022Q;
MB1_inst29[0] = DFFE(MB1_inst29[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC12L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|$00012~0
--operation mode is normal

UC12L1 = WD1L83Q # WD1L53Q & MB1_inst29[8] # !WD1L53Q & MB1_inst29[0];


--MB1_inst29[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[24]
--operation mode is normal

MB1_inst29[24]_lut_out = Y1L442Q;
MB1_inst29[24] = DFFE(MB1_inst29[24]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[16]
--operation mode is normal

MB1_inst29[16]_lut_out = Y1L632Q;
MB1_inst29[16] = DFFE(MB1_inst29[16]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC12L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|result_node~23
--operation mode is normal

UC12L2 = (WD1L53Q & MB1_inst29[24] # !WD1L53Q & MB1_inst29[16] # !WD1L83Q) & CASCADE(UC12L1);


--UC33L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|$00012~0
--operation mode is normal

UC33L1 = WD1L94Q # WD1L54Q & UC03L2 # !WD1L54Q & UC92L2;


--UC33L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|result_node~25
--operation mode is normal

UC33L2 = (WD1L54Q & UC23L2 # !WD1L54Q & UC13L2 # !WD1L94Q) & CASCADE(UC33L1);


--FD3_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

FD3_dffs[6]_lut_out = UC84L3 & (FD3_dffs[7] # EE1L11Q) # !UC84L3 & FD3_dffs[7] & !EE1L11Q;
FD3_dffs[6] = DFFE(FD3_dffs[6]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--K1L212 is coinc:inst_coinc|Select_371~15
--operation mode is normal

K1L212 = K1_reduce_nor_96 & (K1L322Q # K1L422Q);


--K1L112 is coinc:inst_coinc|Select_366_rtl_347~17
--operation mode is normal

K1L112 = K1_reduce_nor_22 & !K1L222Q;


--K1L952 is coinc:inst_coinc|wait_cnt[31]~0
--operation mode is normal

K1L952 = !V1L4Q & (Y1_command_2_local[0] # Y1_command_2_local[1]);


--K1L312 is coinc:inst_coinc|Select_400~2
--operation mode is normal

K1L312 = K1_reduce_nor_96 & K1L322Q & K1L86;


--K1L412 is coinc:inst_coinc|Select_400~95
--operation mode is normal

K1L412 = K1L312 # K1_wait_cnt[2] & K1_reduce_nor_22 & !K1L222Q;


--K1L512 is coinc:inst_coinc|Select_405~4
--operation mode is normal

K1L512 = K1L322Q # K1L422Q & K1_reduce_nor_96;


--K1L612 is coinc:inst_coinc|Select_425~10
--operation mode is normal

K1L612 = !K1L222Q & (K1L12 # !K1_reduce_nor_22);


--K1L712 is coinc:inst_coinc|Select_426~10
--operation mode is normal

K1L712 = !K1L222Q & (K1L91 # !K1_reduce_nor_22);


--K1L812 is coinc:inst_coinc|Select_427~10
--operation mode is normal

K1L812 = !K1L222Q & (K1L71 # !K1_reduce_nor_22);


--K1L912 is coinc:inst_coinc|Select_428~10
--operation mode is normal

K1L912 = !K1L222Q & (K1L51 # !K1_reduce_nor_22);


--K1L022 is coinc:inst_coinc|Select_429~10
--operation mode is normal

K1L022 = !K1L222Q & (K1L31 # !K1_reduce_nor_22);


--K1L122 is coinc:inst_coinc|Select_431~10
--operation mode is normal

K1L122 = !K1L222Q & (K1L9 # !K1_reduce_nor_22);


--YC81_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC81_sout_node[3]_lut_out = YC51_cs_buffer[3] $ YC81_cout[2];
YC81_sout_node[3] = DFFE(YC81_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC81_cout[3] = CARRY(!YC81_cout[2] # !YC51_cs_buffer[3]);


--YC9_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC9_sout_node[3]_lut_out = YC6_cs_buffer[3] $ YC9_cout[2];
YC9_sout_node[3] = DFFE(YC9_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC9_cout[3] = CARRY(!YC9_cout[2] # !YC6_cs_buffer[3]);


--YC63_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC63_sout_node[3]_lut_out = YC33_cs_buffer[3] $ YC63_cout[2];
YC63_sout_node[3] = DFFE(YC63_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC63_cout[3] = CARRY(!YC63_cout[2] # !YC33_cs_buffer[3]);


--YC72_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

YC72_sout_node[3]_lut_out = YC42_cs_buffer[3] $ YC72_cout[2];
YC72_sout_node[3] = DFFE(YC72_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

YC72_cout[3] = CARRY(!YC72_cout[2] # !YC42_cs_buffer[3]);


--YC81_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC81_sout_node[2]_lut_out = YC51_cs_buffer[2] $ COM_AD_D[9] $ !YC81_cout[1];
YC81_sout_node[2] = DFFE(YC81_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC81_cout[2] = CARRY(YC51_cs_buffer[2] & (COM_AD_D[9] # !YC81_cout[1]) # !YC51_cs_buffer[2] & COM_AD_D[9] & !YC81_cout[1]);


--YC9_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC9_sout_node[2]_lut_out = YC6_cs_buffer[2] $ COM_AD_D[9] $ !YC9_cout[1];
YC9_sout_node[2] = DFFE(YC9_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC9_cout[2] = CARRY(YC6_cs_buffer[2] & (COM_AD_D[9] # !YC9_cout[1]) # !YC6_cs_buffer[2] & COM_AD_D[9] & !YC9_cout[1]);


--YC63_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC63_sout_node[2]_lut_out = YC33_cs_buffer[2] $ COM_AD_D[9] $ !YC63_cout[1];
YC63_sout_node[2] = DFFE(YC63_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC63_cout[2] = CARRY(YC33_cs_buffer[2] & (COM_AD_D[9] # !YC63_cout[1]) # !YC33_cs_buffer[2] & COM_AD_D[9] & !YC63_cout[1]);


--YC72_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

YC72_sout_node[2]_lut_out = YC42_cs_buffer[2] $ COM_AD_D[9] $ !YC72_cout[1];
YC72_sout_node[2] = DFFE(YC72_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

YC72_cout[2] = CARRY(YC42_cs_buffer[2] & (COM_AD_D[9] # !YC72_cout[1]) # !YC42_cs_buffer[2] & COM_AD_D[9] & !YC72_cout[1]);


--YC81_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC81_sout_node[1]_lut_out = YC51_cs_buffer[1] $ COM_AD_D[8] $ YC81_cout[0];
YC81_sout_node[1] = DFFE(YC81_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC81_cout[1] = CARRY(YC51_cs_buffer[1] & !COM_AD_D[8] & !YC81_cout[0] # !YC51_cs_buffer[1] & (!YC81_cout[0] # !COM_AD_D[8]));


--YC9_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC9_sout_node[1]_lut_out = YC6_cs_buffer[1] $ COM_AD_D[8] $ YC9_cout[0];
YC9_sout_node[1] = DFFE(YC9_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC9_cout[1] = CARRY(YC6_cs_buffer[1] & !COM_AD_D[8] & !YC9_cout[0] # !YC6_cs_buffer[1] & (!YC9_cout[0] # !COM_AD_D[8]));


--YC63_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC63_sout_node[1]_lut_out = YC33_cs_buffer[1] $ COM_AD_D[8] $ YC63_cout[0];
YC63_sout_node[1] = DFFE(YC63_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC63_cout[1] = CARRY(YC33_cs_buffer[1] & !COM_AD_D[8] & !YC63_cout[0] # !YC33_cs_buffer[1] & (!YC63_cout[0] # !COM_AD_D[8]));


--YC72_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

YC72_sout_node[1]_lut_out = YC42_cs_buffer[1] $ COM_AD_D[8] $ YC72_cout[0];
YC72_sout_node[1] = DFFE(YC72_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

YC72_cout[1] = CARRY(YC42_cs_buffer[1] & !COM_AD_D[8] & !YC72_cout[0] # !YC42_cs_buffer[1] & (!YC72_cout[0] # !COM_AD_D[8]));


--YC81_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

YC81_sout_node[0]_lut_out = COM_AD_D[7] $ YC51_cs_buffer[0];
YC81_sout_node[0] = DFFE(YC81_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC81_cout[0] = CARRY(COM_AD_D[7] & YC51_cs_buffer[0]);


--YC9_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

YC9_sout_node[0]_lut_out = COM_AD_D[7] $ YC6_cs_buffer[0];
YC9_sout_node[0] = DFFE(YC9_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC9_cout[0] = CARRY(COM_AD_D[7] & YC6_cs_buffer[0]);


--YC63_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

YC63_sout_node[0]_lut_out = COM_AD_D[7] $ YC33_cs_buffer[0];
YC63_sout_node[0] = DFFE(YC63_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC63_cout[0] = CARRY(COM_AD_D[7] & YC33_cs_buffer[0]);


--YC72_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

YC72_sout_node[0]_lut_out = COM_AD_D[7] $ YC42_cs_buffer[0];
YC72_sout_node[0] = DFFE(YC72_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

YC72_cout[0] = CARRY(COM_AD_D[7] & YC42_cs_buffer[0]);


--XB1_inst10[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[5]
--operation mode is normal

XB1_inst10[5]_lut_out = COM_AD_D[5];
XB1_inst10[5] = DFFE(XB1_inst10[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

FD2_dffs[7]_lut_out = GB93_sload_path[7] & (FD2_dffs[8] # PB1L41Q) # !GB93_sload_path[7] & FD2_dffs[8] & !PB1L41Q;
FD2_dffs[7] = DFFE(FD2_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

FD4_dffs[7]_lut_out = GB93_sload_path[7] & (FD4_dffs[8] # GD1L7Q) # !GB93_sload_path[7] & FD4_dffs[8] & !GD1L7Q;
FD4_dffs[7] = DFFE(FD4_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC55L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|$00012~0
--operation mode is normal

UC55L1 = WD1L83Q # WD1L53Q & FD2_dffs[7] # !WD1L53Q & FD4_dffs[7];


--JB4_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]
JB4_q[7]_data_in = COM_AD_D[7];
JB4_q[7]_write_enable = PD1_valid_wreq;
JB4_q[7]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[7]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[7]_clear_0 = !GD1L11Q;
JB4_q[7]_clock_enable_1 = PD1_valid_rreq;
JB4_q[7]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[7]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[7] = MEMORY_SEGMENT(JB4_q[7]_data_in, JB4_q[7]_write_enable, JB4_q[7]_clock_0, JB4_q[7]_clock_1, JB4_q[7]_clear_0, , , JB4_q[7]_clock_enable_1, VCC, JB4_q[7]_write_address, JB4_q[7]_read_address);


--UC55L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|result_node~12
--operation mode is normal

UC55L2 = (JB4_q[7] & !WD1L53Q # !WD1L83Q) & CASCADE(UC55L1);


--JB5_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[7]
JB5_q[7]_data_in = Y1L84Q;
JB5_q[7]_write_enable = EC2_valid_wreq;
JB5_q[7]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[7]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[7]_clear_0 = MB1_inst11;
JB5_q[7]_clock_enable_1 = EC2_valid_rreq;
JB5_q[7]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[7]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[7] = MEMORY_SEGMENT(JB5_q[7]_data_in, JB5_q[7]_write_enable, JB5_q[7]_clock_0, JB5_q[7]_clock_1, JB5_q[7]_clear_0, , , JB5_q[7]_clock_enable_1, VCC, JB5_q[7]_write_address, JB5_q[7]_read_address);


--UC45L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|$00012~0
--operation mode is normal

UC45L1 = JB5_q[7] # WD1L83Q # WD1L53Q;


--UC45L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|result_node~12
--operation mode is normal

UC45L2 = (GB62_sload_path[7] & !WD1L53Q # !WD1L83Q) & CASCADE(UC45L1);


--MB1_inst25[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[15]
--operation mode is normal

MB1_inst25[15]_lut_out = Y1L862Q;
MB1_inst25[15] = DFFE(MB1_inst25[15]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[7]
--operation mode is normal

MB1_inst25[7]_lut_out = Y1L062Q;
MB1_inst25[7] = DFFE(MB1_inst25[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC75L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00018|$00012~0
--operation mode is normal

UC75L1 = WD1L83Q # WD1L53Q & MB1_inst25[15] # !WD1L53Q & MB1_inst25[7];


--MB1_inst29[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[15]
--operation mode is normal

MB1_inst29[15]_lut_out = Y1L532Q;
MB1_inst29[15] = DFFE(MB1_inst29[15]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[7]
--operation mode is normal

MB1_inst29[7]_lut_out = Y1L722Q;
MB1_inst29[7] = DFFE(MB1_inst29[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC65L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|$00012~0
--operation mode is normal

UC65L1 = WD1L83Q # WD1L53Q & MB1_inst29[15] # !WD1L53Q & MB1_inst29[7];


--MB1_inst29[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[31]
--operation mode is normal

MB1_inst29[31]_lut_out = Y1L252Q;
MB1_inst29[31] = DFFE(MB1_inst29[31]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[23]
--operation mode is normal

MB1_inst29[23]_lut_out = Y1L342Q;
MB1_inst29[23] = DFFE(MB1_inst29[23]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC65L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|result_node~23
--operation mode is normal

UC65L2 = (WD1L53Q & MB1_inst29[31] # !WD1L53Q & MB1_inst29[23] # !WD1L83Q) & CASCADE(UC65L1);


--UC84L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|$00012~0
--operation mode is normal

UC84L1 = WD1L94Q # WD1L54Q & UC54L2 # !WD1L54Q & UC44L2;


--UC84L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|result_node~18
--operation mode is normal

UC84L3 = (UC84L2 # UC64L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC84L1);


--WD1L63 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~406
--operation mode is normal

WD1L63 = !EE1L11Q & (WD1L87Q # WD1L86Q # WD1L37Q);


--WD1L73 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~583
--operation mode is normal

WD1L73 = WD1L68Q # EE1L11Q & (WD1L66Q # WD1L07Q);


--FD2_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

FD2_dffs[1]_lut_out = GB93_sload_path[1] & (FD2_dffs[2] # PB1L41Q) # !GB93_sload_path[1] & FD2_dffs[2] & !PB1L41Q;
FD2_dffs[1] = DFFE(FD2_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--PB1L41Q is dcom:dcom_inst|tcal_timer:tcal_timer|tx_time_lat~reg
--operation mode is normal

PB1L41Q_lut_out = PB1L6 & KB1L521Q & GB92_sload_path[1];
PB1L41Q = DFFE(PB1L41Q_lut_out, GLOBAL(JE1_outclock0), KB1L721Q, , );


--MB1_inst36 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst36
--operation mode is normal

MB1_inst36 = WD1L88Q # PB1L41Q;


--FD4_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

FD4_dffs[1]_lut_out = GB93_sload_path[1] & (FD4_dffs[2] # GD1L7Q) # !GB93_sload_path[1] & FD4_dffs[2] & !GD1L7Q;
FD4_dffs[1] = DFFE(FD4_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst38
--operation mode is normal

MB1_inst38 = GD1L7Q # WD1L18Q;


--WD1L23 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~283
--operation mode is normal

WD1L23 = WD1L48Q # GB82L9 & WD1L18Q # !GB82L9 & WD1L88Q;


--WD1L33 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~304
--operation mode is normal

WD1L33 = WD1L23 # WD1L27Q # WD1L57Q # !WD1L8;


--WD1L92 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~234
--operation mode is normal

WD1L92 = WD1L55Q & KB1L75Q & !KB1L06Q & !KB1L26Q;


--WD1L03 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~256
--operation mode is normal

WD1L03 = WD1L92 # WD1L47Q # WD1L78Q # !WD1L82;


--PD1_valid_rreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_rreq
--operation mode is normal

PD1_valid_rreq = PD1_b_non_empty & GD1L61Q;


--ND1_rd_ptr_lsb is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb
--operation mode is normal

ND1_rd_ptr_lsb_lut_out = !ND1_rd_ptr_lsb;
ND1_rd_ptr_lsb = DFFE(ND1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , PD1_valid_rreq);


--Y1L93Q is slaveregister:slaveregister_inst|com_tx_data[0]~reg0
--operation mode is normal

Y1L93Q_lut_out = PE1_MASTERHWDATA[0];
Y1L93Q = DFFE(Y1L93Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--EC2_valid_rreq is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_rreq
--operation mode is normal

EC2_valid_rreq = EC2_b_non_empty & EE1L11Q & WD1L72Q;


--DC2_rd_ptr_lsb is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|rd_ptr_lsb
--operation mode is normal

DC2_rd_ptr_lsb_lut_out = !DC2_rd_ptr_lsb;
DC2_rd_ptr_lsb = DFFE(DC2_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , EC2_valid_rreq);


--WD1L14 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~233
--operation mode is normal

WD1L14 = WD1L48Q # WD1L38Q # WD1L18Q # WD1L88Q;


--WD1L34 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~260
--operation mode is normal

WD1L34 = WD1L14 # WD1L96Q # !WD1L04;


--WD1L24 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~250
--operation mode is normal

WD1L24 = !WD1L34 & (EE1L11Q # WD1L74 & !WD1L68Q);


--WD1L93 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~38
--operation mode is normal

WD1L93 = EE1L11Q & (WD1L17Q # WD1L86Q);


--WD1L44 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~267
--operation mode is normal

WD1L44 = (!WD1L7 & !WD1L93 & (WD1L45Q # !KB1L321Q)) & CASCADE(WD1L24);


--Y1L162Q is slaveregister:slaveregister_inst|dom_id[40]~reg0
--operation mode is normal

Y1L162Q_lut_out = PE1_MASTERHWDATA[8];
Y1L162Q = DFFE(Y1L162Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L352Q is slaveregister:slaveregister_inst|dom_id[32]~reg0
--operation mode is normal

Y1L352Q_lut_out = PE1_MASTERHWDATA[0];
Y1L352Q = DFFE(Y1L352Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L822Q is slaveregister:slaveregister_inst|dom_id[8]~reg0
--operation mode is normal

Y1L822Q_lut_out = PE1_MASTERHWDATA[8];
Y1L822Q = DFFE(Y1L822Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L022Q is slaveregister:slaveregister_inst|dom_id[0]~reg0
--operation mode is normal

Y1L022Q_lut_out = PE1_MASTERHWDATA[0];
Y1L022Q = DFFE(Y1L022Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L442Q is slaveregister:slaveregister_inst|dom_id[24]~reg0
--operation mode is normal

Y1L442Q_lut_out = PE1_MASTERHWDATA[24];
Y1L442Q = DFFE(Y1L442Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L632Q is slaveregister:slaveregister_inst|dom_id[16]~reg0
--operation mode is normal

Y1L632Q_lut_out = PE1_MASTERHWDATA[16];
Y1L632Q = DFFE(Y1L632Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--UC52L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

UC52L1 = WD1L83Q # WD1L53Q & FD2_dffs[1] # !WD1L53Q & FD4_dffs[1];


--JB4_q[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9]
JB4_q[9]_data_in = COM_AD_D[9];
JB4_q[9]_write_enable = PD1_valid_wreq;
JB4_q[9]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[9]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[9]_clear_0 = !GD1L11Q;
JB4_q[9]_clock_enable_1 = PD1_valid_rreq;
JB4_q[9]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[9]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[9] = MEMORY_SEGMENT(JB4_q[9]_data_in, JB4_q[9]_write_enable, JB4_q[9]_clock_0, JB4_q[9]_clock_1, JB4_q[9]_clear_0, , , JB4_q[9]_clock_enable_1, VCC, JB4_q[9]_write_address, JB4_q[9]_read_address);


--JB4_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1]
JB4_q[1]_data_in = COM_AD_D[1];
JB4_q[1]_write_enable = PD1_valid_wreq;
JB4_q[1]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[1]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[1]_clear_0 = !GD1L11Q;
JB4_q[1]_clock_enable_1 = PD1_valid_rreq;
JB4_q[1]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[1]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[1] = MEMORY_SEGMENT(JB4_q[1]_data_in, JB4_q[1]_write_enable, JB4_q[1]_clock_0, JB4_q[1]_clock_1, JB4_q[1]_clear_0, , , JB4_q[1]_clock_enable_1, VCC, JB4_q[1]_write_address, JB4_q[1]_read_address);


--UC52L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|result_node~21
--operation mode is normal

UC52L2 = (WD1L53Q & JB4_q[9] # !WD1L53Q & JB4_q[1] # !WD1L83Q) & CASCADE(UC52L1);


--JB5_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[1]
JB5_q[1]_data_in = Y1L04Q;
JB5_q[1]_write_enable = EC2_valid_wreq;
JB5_q[1]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[1]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[1]_clear_0 = MB1_inst11;
JB5_q[1]_clock_enable_1 = EC2_valid_rreq;
JB5_q[1]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[1]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[1] = MEMORY_SEGMENT(JB5_q[1]_data_in, JB5_q[1]_write_enable, JB5_q[1]_clock_0, JB5_q[1]_clock_1, JB5_q[1]_clear_0, , , JB5_q[1]_clock_enable_1, VCC, JB5_q[1]_write_address, JB5_q[1]_read_address);


--UC42L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

UC42L1 = WD1L83Q # JB5_q[1] & !WD1L53Q;


--UC42L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|result_node~12
--operation mode is normal

UC42L2 = (GB62_sload_path[1] & !WD1L53Q # !WD1L83Q) & CASCADE(UC42L1);


--MB1_inst25[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[9]
--operation mode is normal

MB1_inst25[9]_lut_out = Y1L262Q;
MB1_inst25[9] = DFFE(MB1_inst25[9]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[1]
--operation mode is normal

MB1_inst25[1]_lut_out = Y1L452Q;
MB1_inst25[1] = DFFE(MB1_inst25[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC72L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

UC72L1 = WD1L83Q # WD1L53Q & MB1_inst25[9] # !WD1L53Q & MB1_inst25[1];


--MB1_inst29[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[9]
--operation mode is normal

MB1_inst29[9]_lut_out = Y1L922Q;
MB1_inst29[9] = DFFE(MB1_inst29[9]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[1]
--operation mode is normal

MB1_inst29[1]_lut_out = Y1L122Q;
MB1_inst29[1] = DFFE(MB1_inst29[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC62L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

UC62L1 = WD1L83Q # WD1L53Q & MB1_inst29[9] # !WD1L53Q & MB1_inst29[1];


--MB1_inst29[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[25]
--operation mode is normal

MB1_inst29[25]_lut_out = Y1L542Q;
MB1_inst29[25] = DFFE(MB1_inst29[25]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[17]
--operation mode is normal

MB1_inst29[17]_lut_out = Y1L732Q;
MB1_inst29[17] = DFFE(MB1_inst29[17]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC62L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|result_node~23
--operation mode is normal

UC62L2 = (WD1L53Q & MB1_inst29[25] # !WD1L53Q & MB1_inst29[17] # !WD1L83Q) & CASCADE(UC62L1);


--UC83L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|$00012~0
--operation mode is normal

UC83L1 = WD1L94Q # WD1L54Q & UC53L2 # !WD1L54Q & UC43L2;


--UC83L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|result_node~18
--operation mode is normal

UC83L3 = (UC83L2 # UC63L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC83L1);


--FD3_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

FD3_dffs[7]_lut_out = UC35L3 & (FD3_dffs[8] # EE1L11Q) # !UC35L3 & FD3_dffs[8] & !EE1L11Q;
FD3_dffs[7] = DFFE(FD3_dffs[7]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--ZC2L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

ZC2L1 = YC51_cs_buffer[4] # YC51_cs_buffer[3] # ZC2L21;


--VB1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~13
--operation mode is normal

VB1L02Q_lut_out = VB1L91 $ !SC2_aeb_out;
VB1L02Q = DFFE(VB1L02Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L71, , );


--VB1L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~26
--operation mode is normal

VB1L12 = ZC2L1 & (LB1L1 # VB1L02Q $ !VB1L91);


--ZC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

ZC1L1 = YC6_cs_buffer[4] # YC6_cs_buffer[3] # ZC1L21;


--VB1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~13
--operation mode is normal

VB1L41Q_lut_out = VB1L31 $ !SC1_aeb_out;
VB1L41Q = DFFE(VB1L41Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L11, , );


--VB1L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~26
--operation mode is normal

VB1L51 = ZC1L1 & (LB1L1 # VB1L41Q $ !VB1L31);


--ZC4L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

ZC4L1 = YC33_cs_buffer[4] # YC33_cs_buffer[3] # ZC4L21;


--VB1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~13
--operation mode is normal

VB1L4Q_lut_out = VB1L3 $ !SC4_aeb_out;
VB1L4Q = DFFE(VB1L4Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L1, , );


--VB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~26
--operation mode is normal

VB1L5 = ZC4L1 & (LB1L1 # VB1L4Q $ !VB1L3);


--ZC3L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

ZC3L1 = YC42_cs_buffer[4] # YC42_cs_buffer[3] # ZC3L21;


--VB1L9Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~13
--operation mode is normal

VB1L9Q_lut_out = VB1L8 $ !SC3_aeb_out;
VB1L9Q = DFFE(VB1L9Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L6, , );


--VB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~26
--operation mode is normal

VB1L01 = ZC3L1 & (LB1L1 # VB1L9Q $ !VB1L8);


--XB1_inst10[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[4]
--operation mode is normal

XB1_inst10[4]_lut_out = COM_AD_D[4];
XB1_inst10[4] = DFFE(XB1_inst10[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--EC2L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~90
--operation mode is normal

EC2L3 = GB12_pre_out[2] & GB12_pre_out[3] & GB12_pre_out[4] & GB12_pre_out[5];


--EC2L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~123
--operation mode is normal

EC2L5 = (EC2_b_non_empty & Y1L395Q & GB12_sload_path[0] & GB12_pre_out[1]) & CASCADE(EC2L3);


--FD2_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

FD2_dffs[8]_lut_out = GB93_sload_path[8] & (FD2_dffs[9] # PB1L41Q) # !GB93_sload_path[8] & FD2_dffs[9] & !PB1L41Q;
FD2_dffs[8] = DFFE(FD2_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

FD4_dffs[8]_lut_out = GB93_sload_path[8] & (FD4_dffs[9] # GD1L7Q) # !GB93_sload_path[8] & FD4_dffs[9] & !GD1L7Q;
FD4_dffs[8] = DFFE(FD4_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L84Q is slaveregister:slaveregister_inst|com_tx_data[7]~reg0
--operation mode is normal

Y1L84Q_lut_out = PE1_MASTERHWDATA[7];
Y1L84Q = DFFE(Y1L84Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L862Q is slaveregister:slaveregister_inst|dom_id[47]~reg0
--operation mode is normal

Y1L862Q_lut_out = PE1_MASTERHWDATA[15];
Y1L862Q = DFFE(Y1L862Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L062Q is slaveregister:slaveregister_inst|dom_id[39]~reg0
--operation mode is normal

Y1L062Q_lut_out = PE1_MASTERHWDATA[7];
Y1L062Q = DFFE(Y1L062Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L532Q is slaveregister:slaveregister_inst|dom_id[15]~reg0
--operation mode is normal

Y1L532Q_lut_out = PE1_MASTERHWDATA[15];
Y1L532Q = DFFE(Y1L532Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L722Q is slaveregister:slaveregister_inst|dom_id[7]~reg0
--operation mode is normal

Y1L722Q_lut_out = PE1_MASTERHWDATA[7];
Y1L722Q = DFFE(Y1L722Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L252Q is slaveregister:slaveregister_inst|dom_id[31]~reg0
--operation mode is normal

Y1L252Q_lut_out = PE1_MASTERHWDATA[31];
Y1L252Q = DFFE(Y1L252Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L342Q is slaveregister:slaveregister_inst|dom_id[23]~reg0
--operation mode is normal

Y1L342Q_lut_out = PE1_MASTERHWDATA[23];
Y1L342Q = DFFE(Y1L342Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--FD2_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

FD2_dffs[6]_lut_out = GB93_sload_path[6] & (FD2_dffs[7] # PB1L41Q) # !GB93_sload_path[6] & FD2_dffs[7] & !PB1L41Q;
FD2_dffs[6] = DFFE(FD2_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

FD4_dffs[6]_lut_out = GB93_sload_path[6] & (FD4_dffs[7] # GD1L7Q) # !GB93_sload_path[6] & FD4_dffs[7] & !GD1L7Q;
FD4_dffs[6] = DFFE(FD4_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC05L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|$00012~0
--operation mode is normal

UC05L1 = WD1L83Q # WD1L53Q & FD2_dffs[6] # !WD1L53Q & FD4_dffs[6];


--JB4_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6]
JB4_q[6]_data_in = COM_AD_D[6];
JB4_q[6]_write_enable = PD1_valid_wreq;
JB4_q[6]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[6]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[6]_clear_0 = !GD1L11Q;
JB4_q[6]_clock_enable_1 = PD1_valid_rreq;
JB4_q[6]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[6]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[6] = MEMORY_SEGMENT(JB4_q[6]_data_in, JB4_q[6]_write_enable, JB4_q[6]_clock_0, JB4_q[6]_clock_1, JB4_q[6]_clear_0, , , JB4_q[6]_clock_enable_1, VCC, JB4_q[6]_write_address, JB4_q[6]_read_address);


--UC05L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|result_node~12
--operation mode is normal

UC05L2 = (JB4_q[6] & !WD1L53Q # !WD1L83Q) & CASCADE(UC05L1);


--KB1L72Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~reg
--operation mode is normal

KB1L72Q_lut_out = KB1L35 # KB1L21 # KB1L62 # !KB1L96;
KB1L72Q = DFFE(KB1L72Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L81Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~reg
--operation mode is normal

KB1L81Q_lut_out = !KB1L71;
KB1L81Q = DFFE(KB1L81Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L12Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~reg
--operation mode is normal

KB1L12Q_lut_out = KB1L91 # KB1L98Q & TB1L41Q # !KB1L02;
KB1L12Q = DFFE(KB1L12Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--KB1L42Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~reg
--operation mode is normal

KB1L42Q_lut_out = !WD1L01Q & (KB1L59Q # !KB1L22) # !KB1L32;
KB1L42Q = DFFE(KB1L42Q_lut_out, GLOBAL(JE1_outclock0), !KB1L401, , );


--AD2L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54~21
--operation mode is normal

AD2L2 = KB1L12Q $ KB1L42Q;


--AD2_54 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54
--operation mode is normal

AD2_54 = KB1L72Q $ A_nB $ KB1L81Q $ !AD2L2;


--JB5_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[6]
JB5_q[6]_data_in = Y1L54Q;
JB5_q[6]_write_enable = EC2_valid_wreq;
JB5_q[6]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[6]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[6]_clear_0 = MB1_inst11;
JB5_q[6]_clock_enable_1 = EC2_valid_rreq;
JB5_q[6]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[6]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[6] = MEMORY_SEGMENT(JB5_q[6]_data_in, JB5_q[6]_write_enable, JB5_q[6]_clock_0, JB5_q[6]_clock_1, JB5_q[6]_clear_0, , , JB5_q[6]_clock_enable_1, VCC, JB5_q[6]_write_address, JB5_q[6]_read_address);


--UC94L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|$00012~0
--operation mode is normal

UC94L1 = WD1L83Q # WD1L53Q & AD2_54 # !WD1L53Q & JB5_q[6];


--UC94L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|result_node~12
--operation mode is normal

UC94L2 = (GB62_sload_path[6] & !WD1L53Q # !WD1L83Q) & CASCADE(UC94L1);


--MB1_inst25[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[14]
--operation mode is normal

MB1_inst25[14]_lut_out = Y1L762Q;
MB1_inst25[14] = DFFE(MB1_inst25[14]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[6]
--operation mode is normal

MB1_inst25[6]_lut_out = Y1L952Q;
MB1_inst25[6] = DFFE(MB1_inst25[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC25L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00018|$00012~0
--operation mode is normal

UC25L1 = WD1L83Q # WD1L53Q & MB1_inst25[14] # !WD1L53Q & MB1_inst25[6];


--MB1_inst29[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[14]
--operation mode is normal

MB1_inst29[14]_lut_out = Y1L432Q;
MB1_inst29[14] = DFFE(MB1_inst29[14]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[6]
--operation mode is normal

MB1_inst29[6]_lut_out = Y1L622Q;
MB1_inst29[6] = DFFE(MB1_inst29[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC15L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|$00012~0
--operation mode is normal

UC15L1 = WD1L83Q # WD1L53Q & MB1_inst29[14] # !WD1L53Q & MB1_inst29[6];


--MB1_inst29[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[30]
--operation mode is normal

MB1_inst29[30]_lut_out = Y1L052Q;
MB1_inst29[30] = DFFE(MB1_inst29[30]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[22]
--operation mode is normal

MB1_inst29[22]_lut_out = Y1L242Q;
MB1_inst29[22] = DFFE(MB1_inst29[22]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC15L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|result_node~23
--operation mode is normal

UC15L2 = (WD1L53Q & MB1_inst29[30] # !WD1L53Q & MB1_inst29[22] # !WD1L83Q) & CASCADE(UC15L1);


--UC34L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|$00012~0
--operation mode is normal

UC34L1 = WD1L94Q # WD1L54Q & UC04L2 # !WD1L54Q & UC93L2;


--UC34L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|result_node~18
--operation mode is normal

UC34L3 = (UC34L2 # UC14L2 & !WD1L54Q # !WD1L94Q) & CASCADE(UC34L1);


--FD2_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

FD2_dffs[2]_lut_out = GB93_sload_path[2] & (FD2_dffs[3] # PB1L41Q) # !GB93_sload_path[2] & FD2_dffs[3] & !PB1L41Q;
FD2_dffs[2] = DFFE(FD2_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

FD4_dffs[2]_lut_out = GB93_sload_path[2] & (FD4_dffs[3] # GD1L7Q) # !GB93_sload_path[2] & FD4_dffs[3] & !GD1L7Q;
FD4_dffs[2] = DFFE(FD4_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--ND1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altr_temp~11
--operation mode is normal

ND1L1 = PD1_b_non_empty & GD1L61Q & !ND1_rd_ptr_lsb;


--Y1L64 is slaveregister:slaveregister_inst|com_tx_data[7]~74
--operation mode is normal

Y1L64 = Y1L74 & Y1L9 & Y1L68 & !V1L4Q;


--DC2L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altr_temp~15
--operation mode is normal

DC2L1 = EC2_b_non_empty & EE1L11Q & WD1L72Q & !DC2_rd_ptr_lsb;


--Y1L152 is slaveregister:slaveregister_inst|dom_id[31]~129
--operation mode is normal

Y1L152 = Y1L7 & B1L21Q & Y1L172;


--Y1L04Q is slaveregister:slaveregister_inst|com_tx_data[1]~reg0
--operation mode is normal

Y1L04Q_lut_out = PE1_MASTERHWDATA[1];
Y1L04Q = DFFE(Y1L04Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L262Q is slaveregister:slaveregister_inst|dom_id[41]~reg0
--operation mode is normal

Y1L262Q_lut_out = PE1_MASTERHWDATA[9];
Y1L262Q = DFFE(Y1L262Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L452Q is slaveregister:slaveregister_inst|dom_id[33]~reg0
--operation mode is normal

Y1L452Q_lut_out = PE1_MASTERHWDATA[1];
Y1L452Q = DFFE(Y1L452Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L922Q is slaveregister:slaveregister_inst|dom_id[9]~reg0
--operation mode is normal

Y1L922Q_lut_out = PE1_MASTERHWDATA[9];
Y1L922Q = DFFE(Y1L922Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L122Q is slaveregister:slaveregister_inst|dom_id[1]~reg0
--operation mode is normal

Y1L122Q_lut_out = PE1_MASTERHWDATA[1];
Y1L122Q = DFFE(Y1L122Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L542Q is slaveregister:slaveregister_inst|dom_id[25]~reg0
--operation mode is normal

Y1L542Q_lut_out = PE1_MASTERHWDATA[25];
Y1L542Q = DFFE(Y1L542Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L732Q is slaveregister:slaveregister_inst|dom_id[17]~reg0
--operation mode is normal

Y1L732Q_lut_out = PE1_MASTERHWDATA[17];
Y1L732Q = DFFE(Y1L732Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--UC03L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|$00012~0
--operation mode is normal

UC03L1 = WD1L83Q # WD1L53Q & FD2_dffs[2] # !WD1L53Q & FD4_dffs[2];


--JB4_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2]
JB4_q[2]_data_in = COM_AD_D[2];
JB4_q[2]_write_enable = PD1_valid_wreq;
JB4_q[2]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[2]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[2]_clear_0 = !GD1L11Q;
JB4_q[2]_clock_enable_1 = PD1_valid_rreq;
JB4_q[2]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[2]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[2] = MEMORY_SEGMENT(JB4_q[2]_data_in, JB4_q[2]_write_enable, JB4_q[2]_clock_0, JB4_q[2]_clock_1, JB4_q[2]_clear_0, , , JB4_q[2]_clock_enable_1, VCC, JB4_q[2]_write_address, JB4_q[2]_read_address);


--UC03L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|result_node~12
--operation mode is normal

UC03L2 = (JB4_q[2] & !WD1L53Q # !WD1L83Q) & CASCADE(UC03L1);


--JB5_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[2]
JB5_q[2]_data_in = Y1L14Q;
JB5_q[2]_write_enable = EC2_valid_wreq;
JB5_q[2]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[2]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[2]_clear_0 = MB1_inst11;
JB5_q[2]_clock_enable_1 = EC2_valid_rreq;
JB5_q[2]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[2]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[2] = MEMORY_SEGMENT(JB5_q[2]_data_in, JB5_q[2]_write_enable, JB5_q[2]_clock_0, JB5_q[2]_clock_1, JB5_q[2]_clear_0, , , JB5_q[2]_clock_enable_1, VCC, JB5_q[2]_write_address, JB5_q[2]_read_address);


--UC92L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

UC92L1 = WD1L83Q # WD1L53Q & KB1L81Q # !WD1L53Q & JB5_q[2];


--UC92L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|result_node~12
--operation mode is normal

UC92L2 = (GB62_sload_path[2] & !WD1L53Q # !WD1L83Q) & CASCADE(UC92L1);


--MB1_inst25[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[10]
--operation mode is normal

MB1_inst25[10]_lut_out = Y1L362Q;
MB1_inst25[10] = DFFE(MB1_inst25[10]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[2]
--operation mode is normal

MB1_inst25[2]_lut_out = Y1L552Q;
MB1_inst25[2] = DFFE(MB1_inst25[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC23L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|$00012~0
--operation mode is normal

UC23L1 = WD1L83Q # WD1L53Q & MB1_inst25[10] # !WD1L53Q & MB1_inst25[2];


--UC23L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|result_node~13
--operation mode is normal

UC23L2 = (!WD1L53Q # !WD1L83Q) & CASCADE(UC23L1);


--MB1_inst29[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[10]
--operation mode is normal

MB1_inst29[10]_lut_out = Y1L032Q;
MB1_inst29[10] = DFFE(MB1_inst29[10]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[2]
--operation mode is normal

MB1_inst29[2]_lut_out = Y1L222Q;
MB1_inst29[2] = DFFE(MB1_inst29[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC13L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|$00012~0
--operation mode is normal

UC13L1 = WD1L83Q # WD1L53Q & MB1_inst29[10] # !WD1L53Q & MB1_inst29[2];


--MB1_inst29[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[26]
--operation mode is normal

MB1_inst29[26]_lut_out = Y1L642Q;
MB1_inst29[26] = DFFE(MB1_inst29[26]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[18]
--operation mode is normal

MB1_inst29[18]_lut_out = Y1L832Q;
MB1_inst29[18] = DFFE(MB1_inst29[18]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC13L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|result_node~23
--operation mode is normal

UC13L2 = (WD1L53Q & MB1_inst29[26] # !WD1L53Q & MB1_inst29[18] # !WD1L83Q) & CASCADE(UC13L1);


--FD3_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

FD3_dffs[8]_lut_out = UC85L3 & (FD3_dffs[9] # EE1L11Q) # !UC85L3 & FD3_dffs[9] & !EE1L11Q;
FD3_dffs[8] = DFFE(FD3_dffs[8]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--VB1L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~2
--operation mode is normal

VB1L71 = LB1L1 # !YC51_cs_buffer[4] & !YC51_cs_buffer[3] & !ZC2L21;


--VB1L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~4
--operation mode is normal

VB1L91 = VB1L91 & !LB1L1 # !ZC2L1;


--VB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~2
--operation mode is normal

VB1L11 = LB1L1 # !YC6_cs_buffer[4] & !YC6_cs_buffer[3] & !ZC1L21;


--VB1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~4
--operation mode is normal

VB1L31 = VB1L31 & !LB1L1 # !ZC1L1;


--VB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~2
--operation mode is normal

VB1L1 = LB1L1 # !YC33_cs_buffer[4] & !YC33_cs_buffer[3] & !ZC4L21;


--VB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~4
--operation mode is normal

VB1L3 = VB1L3 & !LB1L1 # !ZC4L1;


--VB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~2
--operation mode is normal

VB1L6 = LB1L1 # !YC42_cs_buffer[4] & !YC42_cs_buffer[3] & !ZC3L21;


--VB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~4
--operation mode is normal

VB1L8 = VB1L8 & !LB1L1 # !ZC3L1;


--XB1_inst10[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[3]
--operation mode is normal

XB1_inst10[3]_lut_out = COM_AD_D[3];
XB1_inst10[3] = DFFE(XB1_inst10[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

FD2_dffs[9]_lut_out = GB93_sload_path[9] & (FD2_dffs[10] # PB1L41Q) # !GB93_sload_path[9] & FD2_dffs[10] & !PB1L41Q;
FD2_dffs[9] = DFFE(FD2_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

FD4_dffs[9]_lut_out = GB93_sload_path[9] & (FD4_dffs[10] # GD1L7Q) # !GB93_sload_path[9] & FD4_dffs[10] & !GD1L7Q;
FD4_dffs[9] = DFFE(FD4_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--KB1L52 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~158
--operation mode is normal

KB1L52 = KB1L89Q # KB1L99Q # KB1L79Q # KB1L001Q;


--KB1L62 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~179
--operation mode is normal

KB1L62 = GB5_pre_out[9] & (KB1L01 # KB1L52 & !WD1L01Q) # !GB5_pre_out[9] & KB1L52 & !WD1L01Q;


--KB1L91 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~14
--operation mode is normal

KB1L91 = !WD1L01Q & (KB1L59Q # !KB1L14);


--Y1L54Q is slaveregister:slaveregister_inst|com_tx_data[6]~reg0
--operation mode is normal

Y1L54Q_lut_out = PE1_MASTERHWDATA[6];
Y1L54Q = DFFE(Y1L54Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L762Q is slaveregister:slaveregister_inst|dom_id[46]~reg0
--operation mode is normal

Y1L762Q_lut_out = PE1_MASTERHWDATA[14];
Y1L762Q = DFFE(Y1L762Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L952Q is slaveregister:slaveregister_inst|dom_id[38]~reg0
--operation mode is normal

Y1L952Q_lut_out = PE1_MASTERHWDATA[6];
Y1L952Q = DFFE(Y1L952Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L432Q is slaveregister:slaveregister_inst|dom_id[14]~reg0
--operation mode is normal

Y1L432Q_lut_out = PE1_MASTERHWDATA[14];
Y1L432Q = DFFE(Y1L432Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L622Q is slaveregister:slaveregister_inst|dom_id[6]~reg0
--operation mode is normal

Y1L622Q_lut_out = PE1_MASTERHWDATA[6];
Y1L622Q = DFFE(Y1L622Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L052Q is slaveregister:slaveregister_inst|dom_id[30]~reg0
--operation mode is normal

Y1L052Q_lut_out = PE1_MASTERHWDATA[30];
Y1L052Q = DFFE(Y1L052Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L242Q is slaveregister:slaveregister_inst|dom_id[22]~reg0
--operation mode is normal

Y1L242Q_lut_out = PE1_MASTERHWDATA[22];
Y1L242Q = DFFE(Y1L242Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--FD2_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

FD2_dffs[5]_lut_out = GB93_sload_path[5] & (FD2_dffs[6] # PB1L41Q) # !GB93_sload_path[5] & FD2_dffs[6] & !PB1L41Q;
FD2_dffs[5] = DFFE(FD2_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

FD4_dffs[5]_lut_out = GB93_sload_path[5] & (FD4_dffs[6] # GD1L7Q) # !GB93_sload_path[5] & FD4_dffs[6] & !GD1L7Q;
FD4_dffs[5] = DFFE(FD4_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC54L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|$00012~0
--operation mode is normal

UC54L1 = WD1L83Q # WD1L53Q & FD2_dffs[5] # !WD1L53Q & FD4_dffs[5];


--JB4_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5]
JB4_q[5]_data_in = COM_AD_D[5];
JB4_q[5]_write_enable = PD1_valid_wreq;
JB4_q[5]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[5]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[5]_clear_0 = !GD1L11Q;
JB4_q[5]_clock_enable_1 = PD1_valid_rreq;
JB4_q[5]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[5]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[5] = MEMORY_SEGMENT(JB4_q[5]_data_in, JB4_q[5]_write_enable, JB4_q[5]_clock_0, JB4_q[5]_clock_1, JB4_q[5]_clear_0, , , JB4_q[5]_clock_enable_1, VCC, JB4_q[5]_write_address, JB4_q[5]_read_address);


--UC54L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|result_node~12
--operation mode is normal

UC54L2 = (JB4_q[5] & !WD1L53Q # !WD1L83Q) & CASCADE(UC54L1);


--JB5_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[5]
JB5_q[5]_data_in = Y1L44Q;
JB5_q[5]_write_enable = EC2_valid_wreq;
JB5_q[5]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[5]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[5]_clear_0 = MB1_inst11;
JB5_q[5]_clock_enable_1 = EC2_valid_rreq;
JB5_q[5]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[5]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[5] = MEMORY_SEGMENT(JB5_q[5]_data_in, JB5_q[5]_write_enable, JB5_q[5]_clock_0, JB5_q[5]_clock_1, JB5_q[5]_clear_0, , , JB5_q[5]_clock_enable_1, VCC, JB5_q[5]_write_address, JB5_q[5]_read_address);


--UC44L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|$00012~0
--operation mode is normal

UC44L1 = WD1L83Q # WD1L53Q & KB1L72Q # !WD1L53Q & JB5_q[5];


--UC44L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|result_node~12
--operation mode is normal

UC44L2 = (GB62_sload_path[5] & !WD1L53Q # !WD1L83Q) & CASCADE(UC44L1);


--MB1_inst25[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[13]
--operation mode is normal

MB1_inst25[13]_lut_out = Y1L662Q;
MB1_inst25[13] = DFFE(MB1_inst25[13]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[5]
--operation mode is normal

MB1_inst25[5]_lut_out = Y1L852Q;
MB1_inst25[5] = DFFE(MB1_inst25[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC74L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00018|$00012~0
--operation mode is normal

UC74L1 = WD1L83Q # WD1L53Q & MB1_inst25[13] # !WD1L53Q & MB1_inst25[5];


--MB1_inst29[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[13]
--operation mode is normal

MB1_inst29[13]_lut_out = Y1L332Q;
MB1_inst29[13] = DFFE(MB1_inst29[13]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[5]
--operation mode is normal

MB1_inst29[5]_lut_out = Y1L522Q;
MB1_inst29[5] = DFFE(MB1_inst29[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC64L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|$00012~0
--operation mode is normal

UC64L1 = WD1L83Q # WD1L53Q & MB1_inst29[13] # !WD1L53Q & MB1_inst29[5];


--MB1_inst29[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[29]
--operation mode is normal

MB1_inst29[29]_lut_out = Y1L942Q;
MB1_inst29[29] = DFFE(MB1_inst29[29]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[21]
--operation mode is normal

MB1_inst29[21]_lut_out = Y1L142Q;
MB1_inst29[21] = DFFE(MB1_inst29[21]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC64L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|result_node~23
--operation mode is normal

UC64L2 = (WD1L53Q & MB1_inst29[29] # !WD1L53Q & MB1_inst29[21] # !WD1L83Q) & CASCADE(UC64L1);


--FD2_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

FD2_dffs[3]_lut_out = GB93_sload_path[3] & (FD2_dffs[4] # PB1L41Q) # !GB93_sload_path[3] & FD2_dffs[4] & !PB1L41Q;
FD2_dffs[3] = DFFE(FD2_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

FD4_dffs[3]_lut_out = GB93_sload_path[3] & (FD4_dffs[4] # GD1L7Q) # !GB93_sload_path[3] & FD4_dffs[4] & !GD1L7Q;
FD4_dffs[3] = DFFE(FD4_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--WD1L13 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~280
--operation mode is normal

WD1L13 = EE1L8Q & !WD1L75Q & (!WD1L87Q # !EE1L11Q) # !EE1L8Q & (!WD1L87Q # !EE1L11Q);


--WD1L43 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~327
--operation mode is normal

WD1L43 = (EE1L11Q # WD1L11 & !WD1L68Q & !WD1L17Q) & CASCADE(WD1L13);


--Y1L14Q is slaveregister:slaveregister_inst|com_tx_data[2]~reg0
--operation mode is normal

Y1L14Q_lut_out = PE1_MASTERHWDATA[2];
Y1L14Q = DFFE(Y1L14Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L362Q is slaveregister:slaveregister_inst|dom_id[42]~reg0
--operation mode is normal

Y1L362Q_lut_out = PE1_MASTERHWDATA[10];
Y1L362Q = DFFE(Y1L362Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L552Q is slaveregister:slaveregister_inst|dom_id[34]~reg0
--operation mode is normal

Y1L552Q_lut_out = PE1_MASTERHWDATA[2];
Y1L552Q = DFFE(Y1L552Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L032Q is slaveregister:slaveregister_inst|dom_id[10]~reg0
--operation mode is normal

Y1L032Q_lut_out = PE1_MASTERHWDATA[10];
Y1L032Q = DFFE(Y1L032Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L222Q is slaveregister:slaveregister_inst|dom_id[2]~reg0
--operation mode is normal

Y1L222Q_lut_out = PE1_MASTERHWDATA[2];
Y1L222Q = DFFE(Y1L222Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L642Q is slaveregister:slaveregister_inst|dom_id[26]~reg0
--operation mode is normal

Y1L642Q_lut_out = PE1_MASTERHWDATA[26];
Y1L642Q = DFFE(Y1L642Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L832Q is slaveregister:slaveregister_inst|dom_id[18]~reg0
--operation mode is normal

Y1L832Q_lut_out = PE1_MASTERHWDATA[18];
Y1L832Q = DFFE(Y1L832Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--UC53L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|$00012~0
--operation mode is normal

UC53L1 = WD1L83Q # WD1L53Q & FD2_dffs[3] # !WD1L53Q & FD4_dffs[3];


--JB4_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3]
JB4_q[3]_data_in = COM_AD_D[3];
JB4_q[3]_write_enable = PD1_valid_wreq;
JB4_q[3]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[3]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[3]_clear_0 = !GD1L11Q;
JB4_q[3]_clock_enable_1 = PD1_valid_rreq;
JB4_q[3]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[3]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[3] = MEMORY_SEGMENT(JB4_q[3]_data_in, JB4_q[3]_write_enable, JB4_q[3]_clock_0, JB4_q[3]_clock_1, JB4_q[3]_clear_0, , , JB4_q[3]_clock_enable_1, VCC, JB4_q[3]_write_address, JB4_q[3]_read_address);


--UC53L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|result_node~12
--operation mode is normal

UC53L2 = (JB4_q[3] & !WD1L53Q # !WD1L83Q) & CASCADE(UC53L1);


--JB5_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[3]
JB5_q[3]_data_in = Y1L24Q;
JB5_q[3]_write_enable = EC2_valid_wreq;
JB5_q[3]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[3]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[3]_clear_0 = MB1_inst11;
JB5_q[3]_clock_enable_1 = EC2_valid_rreq;
JB5_q[3]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[3]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[3] = MEMORY_SEGMENT(JB5_q[3]_data_in, JB5_q[3]_write_enable, JB5_q[3]_clock_0, JB5_q[3]_clock_1, JB5_q[3]_clear_0, , , JB5_q[3]_clock_enable_1, VCC, JB5_q[3]_write_address, JB5_q[3]_read_address);


--UC43L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|$00012~0
--operation mode is normal

UC43L1 = WD1L83Q # WD1L53Q & KB1L12Q # !WD1L53Q & JB5_q[3];


--UC43L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|result_node~12
--operation mode is normal

UC43L2 = (GB62_sload_path[3] & !WD1L53Q # !WD1L83Q) & CASCADE(UC43L1);


--MB1_inst25[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[11]
--operation mode is normal

MB1_inst25[11]_lut_out = Y1L462Q;
MB1_inst25[11] = DFFE(MB1_inst25[11]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[3]
--operation mode is normal

MB1_inst25[3]_lut_out = Y1L652Q;
MB1_inst25[3] = DFFE(MB1_inst25[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC73L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00018|$00012~0
--operation mode is normal

UC73L1 = WD1L83Q # WD1L53Q & MB1_inst25[11] # !WD1L53Q & MB1_inst25[3];


--MB1_inst29[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[11]
--operation mode is normal

MB1_inst29[11]_lut_out = Y1L132Q;
MB1_inst29[11] = DFFE(MB1_inst29[11]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[3]
--operation mode is normal

MB1_inst29[3]_lut_out = Y1L322Q;
MB1_inst29[3] = DFFE(MB1_inst29[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC63L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|$00012~0
--operation mode is normal

UC63L1 = WD1L83Q # WD1L53Q & MB1_inst29[11] # !WD1L53Q & MB1_inst29[3];


--MB1_inst29[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[27]
--operation mode is normal

MB1_inst29[27]_lut_out = Y1L742Q;
MB1_inst29[27] = DFFE(MB1_inst29[27]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[19]
--operation mode is normal

MB1_inst29[19]_lut_out = Y1L932Q;
MB1_inst29[19] = DFFE(MB1_inst29[19]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC63L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|result_node~23
--operation mode is normal

UC63L2 = (WD1L53Q & MB1_inst29[27] # !WD1L53Q & MB1_inst29[19] # !WD1L83Q) & CASCADE(UC63L1);


--FD3_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

FD3_dffs[9]_lut_out = !KB1L75Q # !EE1L11Q;
FD3_dffs[9] = DFFE(FD3_dffs[9]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--SC2_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC2_aeb_out = GB21_sload_path[0] & !GB21_sload_path[1];


--SC1_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC1_aeb_out = !GB21_sload_path[1] & !GB21_sload_path[0];


--SC4_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC4_aeb_out = GB21_sload_path[1] & GB21_sload_path[0];


--SC3_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC3_aeb_out = GB21_sload_path[1] & !GB21_sload_path[0];


--XB1_inst10[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[2]
--operation mode is normal

XB1_inst10[2]_lut_out = COM_AD_D[2];
XB1_inst10[2] = DFFE(XB1_inst10[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

FD2_dffs[10]_lut_out = GB93_sload_path[10] & (FD2_dffs[11] # PB1L41Q) # !GB93_sload_path[10] & FD2_dffs[11] & !PB1L41Q;
FD2_dffs[10] = DFFE(FD2_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

FD4_dffs[10]_lut_out = GB93_sload_path[10] & (FD4_dffs[11] # GD1L7Q) # !GB93_sload_path[10] & FD4_dffs[11] & !GD1L7Q;
FD4_dffs[10] = DFFE(FD4_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L44Q is slaveregister:slaveregister_inst|com_tx_data[5]~reg0
--operation mode is normal

Y1L44Q_lut_out = PE1_MASTERHWDATA[5];
Y1L44Q = DFFE(Y1L44Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L662Q is slaveregister:slaveregister_inst|dom_id[45]~reg0
--operation mode is normal

Y1L662Q_lut_out = PE1_MASTERHWDATA[13];
Y1L662Q = DFFE(Y1L662Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L852Q is slaveregister:slaveregister_inst|dom_id[37]~reg0
--operation mode is normal

Y1L852Q_lut_out = PE1_MASTERHWDATA[5];
Y1L852Q = DFFE(Y1L852Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L332Q is slaveregister:slaveregister_inst|dom_id[13]~reg0
--operation mode is normal

Y1L332Q_lut_out = PE1_MASTERHWDATA[13];
Y1L332Q = DFFE(Y1L332Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L522Q is slaveregister:slaveregister_inst|dom_id[5]~reg0
--operation mode is normal

Y1L522Q_lut_out = PE1_MASTERHWDATA[5];
Y1L522Q = DFFE(Y1L522Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L942Q is slaveregister:slaveregister_inst|dom_id[29]~reg0
--operation mode is normal

Y1L942Q_lut_out = PE1_MASTERHWDATA[29];
Y1L942Q = DFFE(Y1L942Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L142Q is slaveregister:slaveregister_inst|dom_id[21]~reg0
--operation mode is normal

Y1L142Q_lut_out = PE1_MASTERHWDATA[21];
Y1L142Q = DFFE(Y1L142Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--FD2_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

FD2_dffs[4]_lut_out = GB93_sload_path[4] & (FD2_dffs[5] # PB1L41Q) # !GB93_sload_path[4] & FD2_dffs[5] & !PB1L41Q;
FD2_dffs[4] = DFFE(FD2_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

FD4_dffs[4]_lut_out = GB93_sload_path[4] & (FD4_dffs[5] # GD1L7Q) # !GB93_sload_path[4] & FD4_dffs[5] & !GD1L7Q;
FD4_dffs[4] = DFFE(FD4_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC04L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|$00012~0
--operation mode is normal

UC04L1 = WD1L83Q # WD1L53Q & FD2_dffs[4] # !WD1L53Q & FD4_dffs[4];


--JB4_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4]
JB4_q[4]_data_in = COM_AD_D[4];
JB4_q[4]_write_enable = PD1_valid_wreq;
JB4_q[4]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[4]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[4]_clear_0 = !GD1L11Q;
JB4_q[4]_clock_enable_1 = PD1_valid_rreq;
JB4_q[4]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5]);
JB4_q[4]_read_address = RD_ADDR(JB4L21, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4]);
JB4_q[4] = MEMORY_SEGMENT(JB4_q[4]_data_in, JB4_q[4]_write_enable, JB4_q[4]_clock_0, JB4_q[4]_clock_1, JB4_q[4]_clear_0, , , JB4_q[4]_clock_enable_1, VCC, JB4_q[4]_write_address, JB4_q[4]_read_address);


--UC04L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|result_node~12
--operation mode is normal

UC04L2 = (JB4_q[4] & !WD1L53Q # !WD1L83Q) & CASCADE(UC04L1);


--JB5_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[4]
JB5_q[4]_data_in = Y1L34Q;
JB5_q[4]_write_enable = EC2_valid_wreq;
JB5_q[4]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[4]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[4]_clear_0 = MB1_inst11;
JB5_q[4]_clock_enable_1 = EC2_valid_rreq;
JB5_q[4]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[4]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[4] = MEMORY_SEGMENT(JB5_q[4]_data_in, JB5_q[4]_write_enable, JB5_q[4]_clock_0, JB5_q[4]_clock_1, JB5_q[4]_clear_0, , , JB5_q[4]_clock_enable_1, VCC, JB5_q[4]_write_address, JB5_q[4]_read_address);


--UC93L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|$00012~0
--operation mode is normal

UC93L1 = WD1L83Q # WD1L53Q & KB1L42Q # !WD1L53Q & JB5_q[4];


--UC93L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|result_node~12
--operation mode is normal

UC93L2 = (GB62_sload_path[4] & !WD1L53Q # !WD1L83Q) & CASCADE(UC93L1);


--MB1_inst25[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[12]
--operation mode is normal

MB1_inst25[12]_lut_out = Y1L562Q;
MB1_inst25[12] = DFFE(MB1_inst25[12]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--MB1_inst25[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[4]
--operation mode is normal

MB1_inst25[4]_lut_out = Y1L752Q;
MB1_inst25[4] = DFFE(MB1_inst25[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , Y1L272Q);


--UC24L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00018|$00012~0
--operation mode is normal

UC24L1 = WD1L83Q # WD1L53Q & MB1_inst25[12] # !WD1L53Q & MB1_inst25[4];


--MB1_inst29[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[12]
--operation mode is normal

MB1_inst29[12]_lut_out = Y1L232Q;
MB1_inst29[12] = DFFE(MB1_inst29[12]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[4]
--operation mode is normal

MB1_inst29[4]_lut_out = Y1L422Q;
MB1_inst29[4] = DFFE(MB1_inst29[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC14L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|$00012~0
--operation mode is normal

UC14L1 = WD1L83Q # WD1L53Q & MB1_inst29[12] # !WD1L53Q & MB1_inst29[4];


--MB1_inst29[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[28]
--operation mode is normal

MB1_inst29[28]_lut_out = Y1L842Q;
MB1_inst29[28] = DFFE(MB1_inst29[28]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--MB1_inst29[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[20]
--operation mode is normal

MB1_inst29[20]_lut_out = Y1L042Q;
MB1_inst29[20] = DFFE(MB1_inst29[20]_lut_out, GLOBAL(JE1_outclock0), !TB1L7, , );


--UC14L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|result_node~23
--operation mode is normal

UC14L2 = (WD1L53Q & MB1_inst29[28] # !WD1L53Q & MB1_inst29[20] # !WD1L83Q) & CASCADE(UC14L1);


--Y1L24Q is slaveregister:slaveregister_inst|com_tx_data[3]~reg0
--operation mode is normal

Y1L24Q_lut_out = PE1_MASTERHWDATA[3];
Y1L24Q = DFFE(Y1L24Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L462Q is slaveregister:slaveregister_inst|dom_id[43]~reg0
--operation mode is normal

Y1L462Q_lut_out = PE1_MASTERHWDATA[11];
Y1L462Q = DFFE(Y1L462Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L652Q is slaveregister:slaveregister_inst|dom_id[35]~reg0
--operation mode is normal

Y1L652Q_lut_out = PE1_MASTERHWDATA[3];
Y1L652Q = DFFE(Y1L652Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L132Q is slaveregister:slaveregister_inst|dom_id[11]~reg0
--operation mode is normal

Y1L132Q_lut_out = PE1_MASTERHWDATA[11];
Y1L132Q = DFFE(Y1L132Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L322Q is slaveregister:slaveregister_inst|dom_id[3]~reg0
--operation mode is normal

Y1L322Q_lut_out = PE1_MASTERHWDATA[3];
Y1L322Q = DFFE(Y1L322Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L742Q is slaveregister:slaveregister_inst|dom_id[27]~reg0
--operation mode is normal

Y1L742Q_lut_out = PE1_MASTERHWDATA[27];
Y1L742Q = DFFE(Y1L742Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L932Q is slaveregister:slaveregister_inst|dom_id[19]~reg0
--operation mode is normal

Y1L932Q_lut_out = PE1_MASTERHWDATA[19];
Y1L932Q = DFFE(Y1L932Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--XB1_inst10[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[1]
--operation mode is normal

XB1_inst10[1]_lut_out = COM_AD_D[1];
XB1_inst10[1] = DFFE(XB1_inst10[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

FD2_dffs[11]_lut_out = GB93_sload_path[11] & (FD2_dffs[12] # PB1L41Q) # !GB93_sload_path[11] & FD2_dffs[12] & !PB1L41Q;
FD2_dffs[11] = DFFE(FD2_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

FD4_dffs[11]_lut_out = GB93_sload_path[11] & (FD4_dffs[12] # GD1L7Q) # !GB93_sload_path[11] & FD4_dffs[12] & !GD1L7Q;
FD4_dffs[11] = DFFE(FD4_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--KB1L61 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~201
--operation mode is normal

KB1L61 = KB1L45 & (WD1L01Q # KB1L55 & !KB1L79Q);


--TB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|bfstat_rcvd~23
--operation mode is normal

TB1L3 = TB1L6 & !FD1_dffs[2];


--KB1L51 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~16
--operation mode is normal

KB1L51 = TB1L9 & (EC2_b_non_empty # TB1L3 & GB5_pre_out[9]) # !TB1L9 & TB1L3 & GB5_pre_out[9];


--KB1L71 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~212
--operation mode is normal

KB1L71 = (KB1L96 & !KB1L1 & (!KB1L51 # !KB1L78Q)) & CASCADE(KB1L61);


--Y1L34Q is slaveregister:slaveregister_inst|com_tx_data[4]~reg0
--operation mode is normal

Y1L34Q_lut_out = PE1_MASTERHWDATA[4];
Y1L34Q = DFFE(Y1L34Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L64);


--Y1L562Q is slaveregister:slaveregister_inst|dom_id[44]~reg0
--operation mode is normal

Y1L562Q_lut_out = PE1_MASTERHWDATA[12];
Y1L562Q = DFFE(Y1L562Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L752Q is slaveregister:slaveregister_inst|dom_id[36]~reg0
--operation mode is normal

Y1L752Q_lut_out = PE1_MASTERHWDATA[4];
Y1L752Q = DFFE(Y1L752Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L962);


--Y1L232Q is slaveregister:slaveregister_inst|dom_id[12]~reg0
--operation mode is normal

Y1L232Q_lut_out = PE1_MASTERHWDATA[12];
Y1L232Q = DFFE(Y1L232Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L422Q is slaveregister:slaveregister_inst|dom_id[4]~reg0
--operation mode is normal

Y1L422Q_lut_out = PE1_MASTERHWDATA[4];
Y1L422Q = DFFE(Y1L422Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L842Q is slaveregister:slaveregister_inst|dom_id[28]~reg0
--operation mode is normal

Y1L842Q_lut_out = PE1_MASTERHWDATA[28];
Y1L842Q = DFFE(Y1L842Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--Y1L042Q is slaveregister:slaveregister_inst|dom_id[20]~reg0
--operation mode is normal

Y1L042Q_lut_out = PE1_MASTERHWDATA[20];
Y1L042Q = DFFE(Y1L042Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , Y1L152);


--XB1_inst10[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[0]
--operation mode is normal

XB1_inst10[0]_lut_out = COM_AD_D[0];
XB1_inst10[0] = DFFE(XB1_inst10[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

FD2_dffs[12]_lut_out = GB93_sload_path[12] & (FD2_dffs[13] # PB1L41Q) # !GB93_sload_path[12] & FD2_dffs[13] & !PB1L41Q;
FD2_dffs[12] = DFFE(FD2_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

FD4_dffs[12]_lut_out = GB93_sload_path[12] & (FD4_dffs[13] # GD1L7Q) # !GB93_sload_path[12] & FD4_dffs[13] & !GD1L7Q;
FD4_dffs[12] = DFFE(FD4_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

FD2_dffs[13]_lut_out = GB93_sload_path[13] & (FD2_dffs[14] # PB1L41Q) # !GB93_sload_path[13] & FD2_dffs[14] & !PB1L41Q;
FD2_dffs[13] = DFFE(FD2_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

FD4_dffs[13]_lut_out = GB93_sload_path[13] & (FD4_dffs[14] # GD1L7Q) # !GB93_sload_path[13] & FD4_dffs[14] & !GD1L7Q;
FD4_dffs[13] = DFFE(FD4_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

FD2_dffs[14]_lut_out = GB93_sload_path[14] & (FD2_dffs[15] # PB1L41Q) # !GB93_sload_path[14] & FD2_dffs[15] & !PB1L41Q;
FD2_dffs[14] = DFFE(FD2_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

FD4_dffs[14]_lut_out = GB93_sload_path[14] & (FD4_dffs[15] # GD1L7Q) # !GB93_sload_path[14] & FD4_dffs[15] & !GD1L7Q;
FD4_dffs[14] = DFFE(FD4_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

FD2_dffs[15]_lut_out = GB93_sload_path[15] & (FD2_dffs[16] # PB1L41Q) # !GB93_sload_path[15] & FD2_dffs[16] & !PB1L41Q;
FD2_dffs[15] = DFFE(FD2_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

FD4_dffs[15]_lut_out = GB93_sload_path[15] & (FD4_dffs[16] # GD1L7Q) # !GB93_sload_path[15] & FD4_dffs[16] & !GD1L7Q;
FD4_dffs[15] = DFFE(FD4_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

FD2_dffs[16]_lut_out = GB93_sload_path[16] & (FD2_dffs[17] # PB1L41Q) # !GB93_sload_path[16] & FD2_dffs[17] & !PB1L41Q;
FD2_dffs[16] = DFFE(FD2_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

FD4_dffs[16]_lut_out = GB93_sload_path[16] & (FD4_dffs[17] # GD1L7Q) # !GB93_sload_path[16] & FD4_dffs[17] & !GD1L7Q;
FD4_dffs[16] = DFFE(FD4_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

FD2_dffs[17]_lut_out = GB93_sload_path[17] & (FD2_dffs[18] # PB1L41Q) # !GB93_sload_path[17] & FD2_dffs[18] & !PB1L41Q;
FD2_dffs[17] = DFFE(FD2_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

FD4_dffs[17]_lut_out = GB93_sload_path[17] & (FD4_dffs[18] # GD1L7Q) # !GB93_sload_path[17] & FD4_dffs[18] & !GD1L7Q;
FD4_dffs[17] = DFFE(FD4_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

FD2_dffs[18]_lut_out = GB93_sload_path[18] & (FD2_dffs[19] # PB1L41Q) # !GB93_sload_path[18] & FD2_dffs[19] & !PB1L41Q;
FD2_dffs[18] = DFFE(FD2_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

FD4_dffs[18]_lut_out = GB93_sload_path[18] & (FD4_dffs[19] # GD1L7Q) # !GB93_sload_path[18] & FD4_dffs[19] & !GD1L7Q;
FD4_dffs[18] = DFFE(FD4_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

FD2_dffs[19]_lut_out = GB93_sload_path[19] & (FD2_dffs[20] # PB1L41Q) # !GB93_sload_path[19] & FD2_dffs[20] & !PB1L41Q;
FD2_dffs[19] = DFFE(FD2_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

FD4_dffs[19]_lut_out = GB93_sload_path[19] & (FD4_dffs[20] # GD1L7Q) # !GB93_sload_path[19] & FD4_dffs[20] & !GD1L7Q;
FD4_dffs[19] = DFFE(FD4_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

FD2_dffs[20]_lut_out = GB93_sload_path[20] & (FD2_dffs[21] # PB1L41Q) # !GB93_sload_path[20] & FD2_dffs[21] & !PB1L41Q;
FD2_dffs[20] = DFFE(FD2_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

FD4_dffs[20]_lut_out = GB93_sload_path[20] & (FD4_dffs[21] # GD1L7Q) # !GB93_sload_path[20] & FD4_dffs[21] & !GD1L7Q;
FD4_dffs[20] = DFFE(FD4_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

FD2_dffs[21]_lut_out = GB93_sload_path[21] & (FD2_dffs[22] # PB1L41Q) # !GB93_sload_path[21] & FD2_dffs[22] & !PB1L41Q;
FD2_dffs[21] = DFFE(FD2_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

FD4_dffs[21]_lut_out = GB93_sload_path[21] & (FD4_dffs[22] # GD1L7Q) # !GB93_sload_path[21] & FD4_dffs[22] & !GD1L7Q;
FD4_dffs[21] = DFFE(FD4_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

FD2_dffs[22]_lut_out = GB93_sload_path[22] & (FD2_dffs[23] # PB1L41Q) # !GB93_sload_path[22] & FD2_dffs[23] & !PB1L41Q;
FD2_dffs[22] = DFFE(FD2_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

FD4_dffs[22]_lut_out = GB93_sload_path[22] & (FD4_dffs[23] # GD1L7Q) # !GB93_sload_path[22] & FD4_dffs[23] & !GD1L7Q;
FD4_dffs[22] = DFFE(FD4_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

FD2_dffs[23]_lut_out = GB93_sload_path[23] & (FD2_dffs[24] # PB1L41Q) # !GB93_sload_path[23] & FD2_dffs[24] & !PB1L41Q;
FD2_dffs[23] = DFFE(FD2_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

FD4_dffs[23]_lut_out = GB93_sload_path[23] & (FD4_dffs[24] # GD1L7Q) # !GB93_sload_path[23] & FD4_dffs[24] & !GD1L7Q;
FD4_dffs[23] = DFFE(FD4_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

FD2_dffs[24]_lut_out = GB93_sload_path[24] & (FD2_dffs[25] # PB1L41Q) # !GB93_sload_path[24] & FD2_dffs[25] & !PB1L41Q;
FD2_dffs[24] = DFFE(FD2_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

FD4_dffs[24]_lut_out = GB93_sload_path[24] & (FD4_dffs[25] # GD1L7Q) # !GB93_sload_path[24] & FD4_dffs[25] & !GD1L7Q;
FD4_dffs[24] = DFFE(FD4_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

FD2_dffs[25]_lut_out = GB93_sload_path[25] & (FD2_dffs[26] # PB1L41Q) # !GB93_sload_path[25] & FD2_dffs[26] & !PB1L41Q;
FD2_dffs[25] = DFFE(FD2_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

FD4_dffs[25]_lut_out = GB93_sload_path[25] & (FD4_dffs[26] # GD1L7Q) # !GB93_sload_path[25] & FD4_dffs[26] & !GD1L7Q;
FD4_dffs[25] = DFFE(FD4_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

FD2_dffs[26]_lut_out = GB93_sload_path[26] & (FD2_dffs[27] # PB1L41Q) # !GB93_sload_path[26] & FD2_dffs[27] & !PB1L41Q;
FD2_dffs[26] = DFFE(FD2_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

FD4_dffs[26]_lut_out = GB93_sload_path[26] & (FD4_dffs[27] # GD1L7Q) # !GB93_sload_path[26] & FD4_dffs[27] & !GD1L7Q;
FD4_dffs[26] = DFFE(FD4_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

FD2_dffs[27]_lut_out = GB93_sload_path[27] & (FD2_dffs[28] # PB1L41Q) # !GB93_sload_path[27] & FD2_dffs[28] & !PB1L41Q;
FD2_dffs[27] = DFFE(FD2_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

FD4_dffs[27]_lut_out = GB93_sload_path[27] & (FD4_dffs[28] # GD1L7Q) # !GB93_sload_path[27] & FD4_dffs[28] & !GD1L7Q;
FD4_dffs[27] = DFFE(FD4_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

FD2_dffs[28]_lut_out = GB93_sload_path[28] & (FD2_dffs[29] # PB1L41Q) # !GB93_sload_path[28] & FD2_dffs[29] & !PB1L41Q;
FD2_dffs[28] = DFFE(FD2_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

FD4_dffs[28]_lut_out = GB93_sload_path[28] & (FD4_dffs[29] # GD1L7Q) # !GB93_sload_path[28] & FD4_dffs[29] & !GD1L7Q;
FD4_dffs[28] = DFFE(FD4_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

FD2_dffs[29]_lut_out = GB93_sload_path[29] & (FD2_dffs[30] # PB1L41Q) # !GB93_sload_path[29] & FD2_dffs[30] & !PB1L41Q;
FD2_dffs[29] = DFFE(FD2_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

FD4_dffs[29]_lut_out = GB93_sload_path[29] & (FD4_dffs[30] # GD1L7Q) # !GB93_sload_path[29] & FD4_dffs[30] & !GD1L7Q;
FD4_dffs[29] = DFFE(FD4_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

FD2_dffs[30]_lut_out = GB93_sload_path[30] & (FD2_dffs[31] # PB1L41Q) # !GB93_sload_path[30] & FD2_dffs[31] & !PB1L41Q;
FD2_dffs[30] = DFFE(FD2_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

FD4_dffs[30]_lut_out = GB93_sload_path[30] & (FD4_dffs[31] # GD1L7Q) # !GB93_sload_path[30] & FD4_dffs[31] & !GD1L7Q;
FD4_dffs[30] = DFFE(FD4_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

FD2_dffs[31]_lut_out = GB93_sload_path[31] & (FD2_dffs[32] # PB1L41Q) # !GB93_sload_path[31] & FD2_dffs[32] & !PB1L41Q;
FD2_dffs[31] = DFFE(FD2_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

FD4_dffs[31]_lut_out = GB93_sload_path[31] & (FD4_dffs[32] # GD1L7Q) # !GB93_sload_path[31] & FD4_dffs[32] & !GD1L7Q;
FD4_dffs[31] = DFFE(FD4_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[32] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

FD2_dffs[32]_lut_out = GB93_sload_path[32] & (FD2_dffs[33] # PB1L41Q) # !GB93_sload_path[32] & FD2_dffs[33] & !PB1L41Q;
FD2_dffs[32] = DFFE(FD2_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[32] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

FD4_dffs[32]_lut_out = GB93_sload_path[32] & (FD4_dffs[33] # GD1L7Q) # !GB93_sload_path[32] & FD4_dffs[33] & !GD1L7Q;
FD4_dffs[32] = DFFE(FD4_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[33] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

FD2_dffs[33]_lut_out = GB93_sload_path[33] & (FD2_dffs[34] # PB1L41Q) # !GB93_sload_path[33] & FD2_dffs[34] & !PB1L41Q;
FD2_dffs[33] = DFFE(FD2_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[33] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

FD4_dffs[33]_lut_out = GB93_sload_path[33] & (FD4_dffs[34] # GD1L7Q) # !GB93_sload_path[33] & FD4_dffs[34] & !GD1L7Q;
FD4_dffs[33] = DFFE(FD4_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[34] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

FD2_dffs[34]_lut_out = GB93_sload_path[34] & (FD2_dffs[35] # PB1L41Q) # !GB93_sload_path[34] & FD2_dffs[35] & !PB1L41Q;
FD2_dffs[34] = DFFE(FD2_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[34] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

FD4_dffs[34]_lut_out = GB93_sload_path[34] & (FD4_dffs[35] # GD1L7Q) # !GB93_sload_path[34] & FD4_dffs[35] & !GD1L7Q;
FD4_dffs[34] = DFFE(FD4_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[35] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

FD2_dffs[35]_lut_out = GB93_sload_path[35] & (FD2_dffs[36] # PB1L41Q) # !GB93_sload_path[35] & FD2_dffs[36] & !PB1L41Q;
FD2_dffs[35] = DFFE(FD2_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[35] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

FD4_dffs[35]_lut_out = GB93_sload_path[35] & (FD4_dffs[36] # GD1L7Q) # !GB93_sload_path[35] & FD4_dffs[36] & !GD1L7Q;
FD4_dffs[35] = DFFE(FD4_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[36] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

FD2_dffs[36]_lut_out = GB93_sload_path[36] & (FD2_dffs[37] # PB1L41Q) # !GB93_sload_path[36] & FD2_dffs[37] & !PB1L41Q;
FD2_dffs[36] = DFFE(FD2_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[36] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

FD4_dffs[36]_lut_out = GB93_sload_path[36] & (FD4_dffs[37] # GD1L7Q) # !GB93_sload_path[36] & FD4_dffs[37] & !GD1L7Q;
FD4_dffs[36] = DFFE(FD4_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[37] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

FD2_dffs[37]_lut_out = GB93_sload_path[37] & (FD2_dffs[38] # PB1L41Q) # !GB93_sload_path[37] & FD2_dffs[38] & !PB1L41Q;
FD2_dffs[37] = DFFE(FD2_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[37] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

FD4_dffs[37]_lut_out = GB93_sload_path[37] & (FD4_dffs[38] # GD1L7Q) # !GB93_sload_path[37] & FD4_dffs[38] & !GD1L7Q;
FD4_dffs[37] = DFFE(FD4_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[38] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

FD2_dffs[38]_lut_out = GB93_sload_path[38] & (FD2_dffs[39] # PB1L41Q) # !GB93_sload_path[38] & FD2_dffs[39] & !PB1L41Q;
FD2_dffs[38] = DFFE(FD2_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[38] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

FD4_dffs[38]_lut_out = GB93_sload_path[38] & (FD4_dffs[39] # GD1L7Q) # !GB93_sload_path[38] & FD4_dffs[39] & !GD1L7Q;
FD4_dffs[38] = DFFE(FD4_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[39] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

FD2_dffs[39]_lut_out = GB93_sload_path[39] & (FD2_dffs[40] # PB1L41Q) # !GB93_sload_path[39] & FD2_dffs[40] & !PB1L41Q;
FD2_dffs[39] = DFFE(FD2_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[39] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

FD4_dffs[39]_lut_out = GB93_sload_path[39] & (FD4_dffs[40] # GD1L7Q) # !GB93_sload_path[39] & FD4_dffs[40] & !GD1L7Q;
FD4_dffs[39] = DFFE(FD4_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[40] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

FD2_dffs[40]_lut_out = GB93_sload_path[40] & (FD2_dffs[41] # PB1L41Q) # !GB93_sload_path[40] & FD2_dffs[41] & !PB1L41Q;
FD2_dffs[40] = DFFE(FD2_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[40] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

FD4_dffs[40]_lut_out = GB93_sload_path[40] & (FD4_dffs[41] # GD1L7Q) # !GB93_sload_path[40] & FD4_dffs[41] & !GD1L7Q;
FD4_dffs[40] = DFFE(FD4_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[41] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

FD2_dffs[41]_lut_out = GB93_sload_path[41] & (FD2_dffs[42] # PB1L41Q) # !GB93_sload_path[41] & FD2_dffs[42] & !PB1L41Q;
FD2_dffs[41] = DFFE(FD2_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[41] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

FD4_dffs[41]_lut_out = GB93_sload_path[41] & (FD4_dffs[42] # GD1L7Q) # !GB93_sload_path[41] & FD4_dffs[42] & !GD1L7Q;
FD4_dffs[41] = DFFE(FD4_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[42] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

FD2_dffs[42]_lut_out = GB93_sload_path[42] & (FD2_dffs[43] # PB1L41Q) # !GB93_sload_path[42] & FD2_dffs[43] & !PB1L41Q;
FD2_dffs[42] = DFFE(FD2_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[42] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

FD4_dffs[42]_lut_out = GB93_sload_path[42] & (FD4_dffs[43] # GD1L7Q) # !GB93_sload_path[42] & FD4_dffs[43] & !GD1L7Q;
FD4_dffs[42] = DFFE(FD4_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[43] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

FD2_dffs[43]_lut_out = GB93_sload_path[43] & (FD2_dffs[44] # PB1L41Q) # !GB93_sload_path[43] & FD2_dffs[44] & !PB1L41Q;
FD2_dffs[43] = DFFE(FD2_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[43] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

FD4_dffs[43]_lut_out = GB93_sload_path[43] & (FD4_dffs[44] # GD1L7Q) # !GB93_sload_path[43] & FD4_dffs[44] & !GD1L7Q;
FD4_dffs[43] = DFFE(FD4_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[44] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

FD2_dffs[44]_lut_out = GB93_sload_path[44] & (FD2_dffs[45] # PB1L41Q) # !GB93_sload_path[44] & FD2_dffs[45] & !PB1L41Q;
FD2_dffs[44] = DFFE(FD2_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[44] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

FD4_dffs[44]_lut_out = GB93_sload_path[44] & (FD4_dffs[45] # GD1L7Q) # !GB93_sload_path[44] & FD4_dffs[45] & !GD1L7Q;
FD4_dffs[44] = DFFE(FD4_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[45] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

FD2_dffs[45]_lut_out = GB93_sload_path[45] & (FD2_dffs[46] # PB1L41Q) # !GB93_sload_path[45] & FD2_dffs[46] & !PB1L41Q;
FD2_dffs[45] = DFFE(FD2_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[45] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

FD4_dffs[45]_lut_out = GB93_sload_path[45] & (FD4_dffs[46] # GD1L7Q) # !GB93_sload_path[45] & FD4_dffs[46] & !GD1L7Q;
FD4_dffs[45] = DFFE(FD4_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[46] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

FD2_dffs[46]_lut_out = GB93_sload_path[46] & (FD2_dffs[47] # PB1L41Q) # !GB93_sload_path[46] & FD2_dffs[47] & !PB1L41Q;
FD2_dffs[46] = DFFE(FD2_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[46] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

FD4_dffs[46]_lut_out = GB93_sload_path[46] & (FD4_dffs[47] # GD1L7Q) # !GB93_sload_path[46] & FD4_dffs[47] & !GD1L7Q;
FD4_dffs[46] = DFFE(FD4_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[47] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

FD2_dffs[47]_lut_out = GB93_sload_path[47] & PB1L41Q;
FD2_dffs[47] = DFFE(FD2_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[47] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

FD4_dffs[47]_lut_out = GD1L7Q & GB93_sload_path[47];
FD4_dffs[47] = DFFE(FD4_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--B1L3 is ahb_slave:ahb_slave_inst|i~1063
--operation mode is normal

B1L3 = PE1_MASTERHBURST[0] & !PE1_MASTERHBURST[1] & !PE1_MASTERHBURST[2] & PE1_MASTERHTRANS[1];


--KB1L32 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~60
--operation mode is normal

KB1L32 = KB1L96 & (EC2_b_non_empty # !KB1L78Q # !TB1L9);


--SC41_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC41_aeb_out = GB91_sload_path[4];


--SC8_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

SC8_aeb_out = GB31_sload_path[4];


--UC32L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|altr_temp~35
--operation mode is normal

UC32L2 = (WD1L54Q & !WD1L83Q) & CASCADE(UC22L1);


--UC85L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|altr_temp~42
--operation mode is normal

UC85L2 = (WD1L54Q & !WD1L83Q) & CASCADE(UC75L1);


--UC82L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|altr_temp~34
--operation mode is normal

UC82L2 = (WD1L54Q) & CASCADE(UC72L1);


--UC35L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|altr_temp~35
--operation mode is normal

UC35L2 = (WD1L54Q & !WD1L83Q) & CASCADE(UC25L1);


--UC84L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|altr_temp~35
--operation mode is normal

UC84L2 = (WD1L54Q & !WD1L83Q) & CASCADE(UC74L1);


--UC83L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|altr_temp~35
--operation mode is normal

UC83L2 = (WD1L54Q & !WD1L83Q) & CASCADE(UC73L1);


--ZC4L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

ZC4L21 = !ZC4_or_node[0][3];


--ZC3L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

ZC3L21 = !ZC3_or_node[0][3];


--ZC2L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

ZC2L21 = !ZC2_or_node[0][3];


--ZC1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

ZC1L21 = !ZC1_or_node[0][3];


--JB3L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0]~0
--operation mode is normal

JB3L4 = !DC1_rd_ptr_lsb;


--JB4L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_u5i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

JB4L21 = !ND1_rd_ptr_lsb;


--JB5L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_d8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0]~8
--operation mode is normal

JB5L4 = !DC2_rd_ptr_lsb;


--GB51L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB51L41 = !GB51_cout;


--GB01L81 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB01L81 = !GB01_cout;


--GB21L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB21L6 = !GB21_cout;


--GB31L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB31L31 = !GB31_cout;


--GB72L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB72L8 = GB72_cout;


--GB82L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB82L9 = !GB82_cout;


--GB52L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB52L81 = !GB52_cout;


--GB91L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB91L31 = !GB91_cout;


--GB02L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB02L11 = GB02_cout;


--GB82L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

GB82L3 = CARRY(GB72L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(JE1_outclock1));


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(ZD1L6);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(ZD1L4);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(ZD1L4);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(ZD1L4);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(ZD1L4);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(ZD1L4);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(ZD1L4);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(ZD1L2);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(ZD1L8);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(ZD1L01);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L171Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(BB1L531Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L161Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(BB1L271Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L371Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L721Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L631Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L731Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L171Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(BB2L531Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L161Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(BB2L271Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L371Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L721Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L631Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L731Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L07Q);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(!P1L19Q);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE_tri_out = TRI(M1L3Q, !M1L4Q);
FE_TEST_PULSE = OUTPUT(FE_TEST_PULSE_tri_out);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L02Q, !L1L12Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L91Q, !L1L12Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L81Q, !L1L12Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L71Q, !L1L12Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L61Q, !L1L12Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L51Q, !L1L12Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L41Q, !L1L12Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L31Q, !L1L12Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(U1L23Q);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(U1L13Q);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(U1L03Q);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(U1L92Q);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(U1L82Q);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(U1L72Q);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(U1L62Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L671Q, K1L971Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L771Q, K1L081Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(Y1_command_2_local[24]);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!Y1_command_2_local[24]);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1L221Q);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(GB83_sload_path[47]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(GB3_sload_path[1]);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(GB3_sload_path[0]);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(FD1_dffs[7]);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(FD3_dffs[0]);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(WD1L01Q);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(GC1L11Q);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(PB1L31Q);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(GD1L3Q);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(TB1L72);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--TE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

TE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(PE1L321, PE1L221);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--TE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

TE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(PE1L421, PE1L221);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--TE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

TE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(PE1L521, PE1L221);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--TE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

TE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(PE1L621, PE1L221);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--TE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

TE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(PE1L09, PE1L68);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--TE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

TE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(PE1L19, PE1L68);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--TE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

TE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(PE1L29, PE1L68);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--TE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

TE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(PE1L39, PE1L68);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--TE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

TE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(PE1L49, PE1L68);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--TE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

TE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(PE1L59, PE1L68);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--TE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

TE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(PE1L69, PE1L68);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--TE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

TE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(PE1L79, PE1L68);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--TE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

TE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(PE1L89, PE1L78);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--TE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

TE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(PE1L99, PE1L78);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--TE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

TE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(PE1L001, PE1L78);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--TE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

TE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(PE1L101, PE1L78);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--TE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

TE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(PE1L201, PE1L78);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--TE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

TE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(PE1L301, PE1L78);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--TE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

TE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(PE1L401, PE1L78);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--TE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

TE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(PE1L501, PE1L78);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--TE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

TE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(PE1L601, PE1L88);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--TE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

TE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(PE1L701, PE1L88);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--TE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

TE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(PE1L801, PE1L88);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--TE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

TE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(PE1L901, PE1L88);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--TE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

TE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(PE1L011, PE1L88);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--TE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

TE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(PE1L111, PE1L88);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--TE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

TE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(PE1L211, PE1L88);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--TE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

TE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(PE1L311, PE1L88);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--TE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

TE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(PE1L411, PE1L98);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--TE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

TE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(PE1L511, PE1L98);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--TE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

TE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(PE1L611, PE1L98);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--TE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

TE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(PE1L711, PE1L98);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--TE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

TE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(PE1L811, PE1L98);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--TE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

TE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(PE1L911, PE1L98);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--TE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

TE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(PE1L021, PE1L98);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--TE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

TE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(PE1L121, PE1L98);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--TE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

TE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(PE1L53, PE1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--TE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

TE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(PE1L63, PE1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--TE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

TE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(PE1L73, PE1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--TE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

TE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(PE1L83, PE1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--TE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

TE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(PE1L93, PE1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--TE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

TE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(PE1L04, PE1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--TE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

TE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(PE1L14, PE1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--TE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

TE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(PE1L24, PE1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--TE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

TE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(PE1L34, PE1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--TE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

TE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(PE1L44, PE1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--TE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

TE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(PE1L54, PE1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--TE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

TE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(PE1L64, PE1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--TE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

TE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(PE1L74, PE1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--TE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

TE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(PE1L84, PE1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--TE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

TE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(PE1L94, PE1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--TE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

TE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(PE1L05, PE1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--TE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

TE75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(PE1L351, PE1L151);
UARTRIN = BIDIR(UARTRIN_tri_out);


--TE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

TE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(PE1L051, PE1L151);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(PE1L251);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(PE1L451);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(PE1L551);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(PE1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(PE1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(PE1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(PE1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(PE1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(PE1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(PE1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(PE1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(PE1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(PE1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(PE1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(PE1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(PE1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(PE1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(PE1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(PE1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(PE1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(PE1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(PE1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(PE1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(PE1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(PE1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(PE1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(PE1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(PE1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(PE1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(PE1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(PE1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(PE1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(PE1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(PE1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(PE1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(PE1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(PE1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(PE1L16);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(PE1L26);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(PE1L36);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(PE1L46);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(PE1L56);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(PE1L66);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(PE1L76);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(PE1L86);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(PE1L96);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(PE1L07);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(PE1L17);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(PE1L27);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(PE1L37);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(PE1L47);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(PE1L57);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(PE1L08);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(PE1L18);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(PE1L28);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(PE1L38);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(PE1L48);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(PE1L58);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(PE1L721);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(PE1L67);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(PE1L821);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(PE1L87);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(PE1L97);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(PE1L77);


--UE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

UE1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(PE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


