#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe15ab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe15c40 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0xe0dc60 .functor NOT 1, L_0xe49760, C4<0>, C4<0>, C4<0>;
L_0xe0dfa0 .functor XOR 1, L_0xe493c0, L_0xe49480, C4<0>, C4<0>;
L_0xe0e2e0 .functor XOR 1, L_0xe0dfa0, L_0xe49640, C4<0>, C4<0>;
v0xe484d0_0 .net "Q_dut", 0 0, v0xe47ec0_0;  1 drivers
v0xe48590_0 .net "Q_ref", 0 0, v0xe0d6f0_0;  1 drivers
v0xe48630_0 .net *"_ivl_10", 0 0, L_0xe49640;  1 drivers
v0xe48700_0 .net *"_ivl_12", 0 0, L_0xe0e2e0;  1 drivers
v0xe487c0_0 .net *"_ivl_2", 0 0, L_0xe492f0;  1 drivers
v0xe488f0_0 .net *"_ivl_4", 0 0, L_0xe493c0;  1 drivers
v0xe489d0_0 .net *"_ivl_6", 0 0, L_0xe49480;  1 drivers
v0xe48ab0_0 .net *"_ivl_8", 0 0, L_0xe0dfa0;  1 drivers
v0xe48b90_0 .var "clk", 0 0;
v0xe48cc0_0 .net "j", 0 0, v0xe0ea70_0;  1 drivers
v0xe48d60_0 .net "k", 0 0, v0xe47910_0;  1 drivers
v0xe48e00_0 .var/2u "stats1", 159 0;
v0xe48ee0_0 .var/2u "strobe", 0 0;
v0xe48fa0_0 .net "tb_match", 0 0, L_0xe49760;  1 drivers
v0xe49060_0 .net "tb_mismatch", 0 0, L_0xe0dc60;  1 drivers
v0xe49120_0 .net "wavedrom_enable", 0 0, v0xe47a10_0;  1 drivers
v0xe491c0_0 .net "wavedrom_title", 511 0, v0xe47ab0_0;  1 drivers
L_0xe492f0 .concat [ 1 0 0 0], v0xe0d6f0_0;
L_0xe493c0 .concat [ 1 0 0 0], v0xe0d6f0_0;
L_0xe49480 .concat [ 1 0 0 0], v0xe47ec0_0;
L_0xe49640 .concat [ 1 0 0 0], v0xe0d6f0_0;
L_0xe49760 .cmp/eeq 1, L_0xe492f0, L_0xe0e2e0;
S_0xe1c2d0 .scope module, "good1" "reference_module" 3 100, 3 4 0, S_0xe15c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /OUTPUT 1 "Q";
v0xe0d6f0_0 .var "Q", 0 0;
v0xe0da30_0 .net "clk", 0 0, v0xe48b90_0;  1 drivers
v0xe0dd70_0 .net "j", 0 0, v0xe0ea70_0;  alias, 1 drivers
v0xe0e0b0_0 .net "k", 0 0, v0xe47910_0;  alias, 1 drivers
E_0xe1b3a0 .event posedge, v0xe0da30_0;
S_0xe471c0 .scope module, "stim1" "stimulus_gen" 3 95, 3 17 0, S_0xe15c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xe0e730_0 .net "clk", 0 0, v0xe48b90_0;  alias, 1 drivers
v0xe0ea70_0 .var "j", 0 0;
v0xe47910_0 .var "k", 0 0;
v0xe47a10_0 .var "wavedrom_enable", 0 0;
v0xe47ab0_0 .var "wavedrom_title", 511 0;
E_0xe1b610/0 .event negedge, v0xe0da30_0;
E_0xe1b610/1 .event posedge, v0xe0da30_0;
E_0xe1b610 .event/or E_0xe1b610/0, E_0xe1b610/1;
E_0xe1b860 .event negedge, v0xe0da30_0;
S_0xe474b0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0xe471c0;
 .timescale -12 -12;
v0xe0e3f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe47710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0xe471c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe47c20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xe15c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /OUTPUT 1 "Q";
v0xe47ec0_0 .var "Q", 0 0;
v0xe47f80_0 .net "clk", 0 0, v0xe48b90_0;  alias, 1 drivers
v0xe48090_0 .net "j", 0 0, v0xe0ea70_0;  alias, 1 drivers
v0xe48180_0 .net "k", 0 0, v0xe47910_0;  alias, 1 drivers
S_0xe482b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0xe15c40;
 .timescale -12 -12;
E_0xe069f0 .event anyedge, v0xe48ee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe48ee0_0;
    %nor/r;
    %assign/vec4 v0xe48ee0_0, 0;
    %wait E_0xe069f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe471c0;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b860;
    %wait E_0xe1b3a0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b3a0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %wait E_0xe1b860;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe47710;
    %join;
    %pushi/vec4 400, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe1b610;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xe47910_0, 0;
    %assign/vec4 v0xe0ea70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe1c2d0;
T_4 ;
    %wait E_0xe1b3a0;
    %load/vec4 v0xe0dd70_0;
    %load/vec4 v0xe0d6f0_0;
    %inv;
    %and;
    %load/vec4 v0xe0e0b0_0;
    %inv;
    %load/vec4 v0xe0d6f0_0;
    %and;
    %or;
    %assign/vec4 v0xe0d6f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe47c20;
T_5 ;
    %wait E_0xe1b3a0;
    %load/vec4 v0xe48090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0xe47ec0_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe47ec0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe48180_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0xe47ec0_0;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe47ec0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0xe47ec0_0;
    %nor/r;
    %assign/vec4 v0xe47ec0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe15c40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe48b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe48ee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe15c40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe48b90_0;
    %inv;
    %store/vec4 v0xe48b90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe15c40;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe0e730_0, v0xe49060_0, v0xe48b90_0, v0xe48cc0_0, v0xe48d60_0, v0xe48590_0, v0xe484d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe15c40;
T_9 ;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe15c40;
T_10 ;
    %wait E_0xe1b610;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe48e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe48e00_0, 4, 32;
    %load/vec4 v0xe48fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe48e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe48e00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe48e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe48590_0;
    %load/vec4 v0xe48590_0;
    %load/vec4 v0xe484d0_0;
    %xor;
    %load/vec4 v0xe48590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe48e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe48e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe48e00_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q7/ece241_2013_q7_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q7/iter0/response28/top_module.sv";
