cd /home/isa37/git/lab1/VHDL/sim/

#run modelsim environment
source /software/scripts/init_msim6.2g

vcom -93 -work ./work ../tb/clk_gen.vhd
vcom -93 -work ./work ../tb/tb_output_data_checker.vhd
vcom -93 -work ./work ../tb/tb_data_maker.vhd

#compile the verilog

vlog -work ./work ../innovus/full_FIR.v
vlog -work ./work ../tb/TB_FILTER.v

#link to Modelsim the compiled library of the cells
vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_fir

#link the delay file
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../innovus/full_FIR.sdf work.tb_fir

#open the VCD file:
vcd file ../vcd/design.vcd

#Then, we specify that we want to monitor all the signals inside our unit-under-test (the FIR filter):
vcd add /tb_fir/UUT/*

#run simulation
run 5 us


