verilog xil_defaultlib --include "../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl" --include "../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog" --include "../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl" \
"../../../bd/base_block_design/ip/base_block_design_processing_system7_0_0/sim/base_block_design_processing_system7_0_0.v" \
"../../../bd/base_block_design/ip/base_block_design_xbar_0/sim/base_block_design_xbar_0.v" \
"../../../bd/base_block_design/ip/base_block_design_auto_pc_0/sim/base_block_design_auto_pc_0.v" \
"../../../bd/base_block_design/sim/base_block_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
