Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 17:00:29 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_long_div6_timing_summary_routed.rpt -pb operator_long_div6_timing_summary_routed.pb -rpx operator_long_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_long_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.114        0.000                      0                  239        0.162        0.000                      0                  239        0.850        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.114        0.000                      0                  239        0.162        0.000                      0                  239        0.850        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 d_chunk_V_10_reg_380_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.481ns (20.461%)  route 1.870ns (79.539%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    ap_clk
    SLICE_X15Y62         FDRE                                         r  d_chunk_V_10_reg_380_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_10_reg_380_reg[1]/Q
                         net (fo=1, routed)           0.711     1.652    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/d_chunk_V_10_reg_380_reg[1][0]
    SLICE_X17Y62         LUT6 (Prop_lut6_I2_O)        0.053     1.705 r  grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_32/O
                         net (fo=1, routed)           0.339     2.044    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_32_n_0
    SLICE_X18Y62         LUT5 (Prop_lut5_I2_O)        0.053     2.097 r  grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.244     2.341    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_16_n_0
    SLICE_X17Y63         LUT6 (Prop_lut6_I5_O)        0.053     2.394 r  grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.576     2.970    grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/sel[1]
    SLICE_X17Y62         LUT6 (Prop_lut6_I1_O)        0.053     3.023 r  grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.023    grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X17Y62         FDRE                                         r  grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/ap_clk
    SLICE_X17Y62         FDRE                                         r  grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y62         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.467ns (19.743%)  route 1.898ns (80.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    ap_clk
    SLICE_X14Y62         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[5]/Q
                         net (fo=9, routed)           0.877     1.857    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[31][2]
    SLICE_X18Y61         LUT6 (Prop_lut6_I1_O)        0.053     1.910 r  grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.420     2.330    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_18_n_0
    SLICE_X16Y61         LUT6 (Prop_lut6_I2_O)        0.053     2.383 r  grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.601     2.984    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/d_chunk_V_5_reg_355_reg[3][0]
    SLICE_X14Y63         LUT5 (Prop_lut5_I1_O)        0.053     3.037 r  grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.037    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2_n_0
    SLICE_X14Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/ap_clk
    SLICE_X14Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div3_chunk_fu_104/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.467ns (20.063%)  route 1.861ns (79.937%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    ap_clk
    SLICE_X14Y62         FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[17]/Q
                         net (fo=10, routed)          0.557     1.537    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/ap_CS_fsm_reg[31][8]
    SLICE_X19Y61         LUT3 (Prop_lut3_I2_O)        0.053     1.590 f  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=4, routed)           0.716     2.306    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I1_O)        0.053     2.359 r  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=3, routed)           0.588     2.947    grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/sel[0]
    SLICE_X16Y63         LUT6 (Prop_lut6_I0_O)        0.053     3.000 r  grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.000    grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X16Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X16Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y63         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_104/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.467ns (20.089%)  route 1.858ns (79.911%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    ap_clk
    SLICE_X14Y62         FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[17]/Q
                         net (fo=10, routed)          0.557     1.537    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/ap_CS_fsm_reg[31][8]
    SLICE_X19Y61         LUT3 (Prop_lut3_I2_O)        0.053     1.590 f  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=4, routed)           0.716     2.306    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I1_O)        0.053     2.359 r  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=3, routed)           0.585     2.944    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/sel[0]
    SLICE_X16Y63         LUT6 (Prop_lut6_I0_O)        0.053     2.997 r  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.997    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_0
    SLICE_X16Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X16Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y63         FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.520ns (22.724%)  route 1.768ns (77.276%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    ap_clk
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[27]/Q
                         net (fo=10, routed)          0.475     1.455    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/ap_CS_fsm_reg[31][13]
    SLICE_X17Y60         LUT3 (Prop_lut3_I0_O)        0.053     1.508 f  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_28/O
                         net (fo=5, routed)           0.610     2.118    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[27]
    SLICE_X17Y63         LUT5 (Prop_lut5_I1_O)        0.053     2.171 r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_24/O
                         net (fo=1, routed)           0.232     2.403    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_24_n_0
    SLICE_X17Y63         LUT6 (Prop_lut6_I5_O)        0.053     2.456 r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.451     2.907    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_0[0]
    SLICE_X14Y63         LUT3 (Prop_lut3_I0_O)        0.053     2.960 r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.960    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0__4_n_0
    SLICE_X14Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/ap_clk
    SLICE_X14Y63         FDRE                                         r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.520ns (23.053%)  route 1.736ns (76.947%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    ap_clk
    SLICE_X14Y62         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[5]/Q
                         net (fo=9, routed)           0.607     1.587    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[31][1]
    SLICE_X13Y62         LUT4 (Prop_lut4_I0_O)        0.053     1.640 r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_37/O
                         net (fo=1, routed)           0.228     1.868    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_37_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I4_O)        0.053     1.921 r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_25/O
                         net (fo=2, routed)           0.324     2.246    grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_25_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.053     2.299 r  grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_6/O
                         net (fo=6, routed)           0.576     2.875    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/r_in_V[1]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.053     2.928 r  grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.928    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3_n_0
    SLICE_X14Y61         FDRE                                         r  grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/ap_clk
    SLICE_X14Y61         FDRE                                         r  grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_12_reg_470_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.361ns (20.478%)  route 1.402ns (79.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    grp_lut_div3_chunk_fu_104/ap_clk
    SLICE_X16Y58         FDSE                                         r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/Q
                         net (fo=52, routed)          0.884     1.864    grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg_n_0_[0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I0_O)        0.053     1.917 r  grp_lut_div3_chunk_fu_104/q_chunk_V_12_reg_470[3]_i_1/O
                         net (fo=4, routed)           0.518     2.435    ap_NS_fsm11_out
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    ap_clk
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y62         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_12_reg_470_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_12_reg_470_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.361ns (20.478%)  route 1.402ns (79.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    grp_lut_div3_chunk_fu_104/ap_clk
    SLICE_X16Y58         FDSE                                         r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/Q
                         net (fo=52, routed)          0.884     1.864    grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg_n_0_[0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I0_O)        0.053     1.917 r  grp_lut_div3_chunk_fu_104/q_chunk_V_12_reg_470[3]_i_1/O
                         net (fo=4, routed)           0.518     2.435    ap_NS_fsm11_out
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    ap_clk
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y62         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_12_reg_470_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_12_reg_470_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.361ns (20.478%)  route 1.402ns (79.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    grp_lut_div3_chunk_fu_104/ap_clk
    SLICE_X16Y58         FDSE                                         r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/Q
                         net (fo=52, routed)          0.884     1.864    grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg_n_0_[0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I0_O)        0.053     1.917 r  grp_lut_div3_chunk_fu_104/q_chunk_V_12_reg_470[3]_i_1/O
                         net (fo=4, routed)           0.518     2.435    ap_NS_fsm11_out
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    ap_clk
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y62         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_12_reg_470_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_12_reg_470_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.361ns (20.478%)  route 1.402ns (79.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.672     0.672    grp_lut_div3_chunk_fu_104/ap_clk
    SLICE_X16Y58         FDSE                                         r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg[0]/Q
                         net (fo=52, routed)          0.884     1.864    grp_lut_div3_chunk_fu_104/ap_CS_fsm_reg_n_0_[0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I0_O)        0.053     1.917 r  grp_lut_div3_chunk_fu_104/q_chunk_V_12_reg_470[3]_i_1/O
                         net (fo=4, routed)           0.518     2.435    ap_NS_fsm11_out
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=170, unset)          0.638     3.138    ap_clk
    SLICE_X19Y62         FDRE                                         r  q_chunk_V_12_reg_470_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y62         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_12_reg_470_reg[3]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.253%)  route 0.118ns (44.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[20]/Q
                         net (fo=2, routed)           0.118     0.519    grp_lut_div3_chunk_fu_104/Q[20]
    SLICE_X16Y61         LUT5 (Prop_lut5_I0_O)        0.028     0.547 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[21]_i_1/O
                         net (fo=1, routed)           0.000     0.547    ap_NS_fsm[21]
    SLICE_X16Y61         FDRE                                         r  ap_CS_fsm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X16Y61         FDRE                                         r  ap_CS_fsm_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y61         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tmp_reg_410_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_reg_410_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X15Y60         FDRE                                         r  tmp_reg_410_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_reg_410_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/ap_return[0]
    SLICE_X15Y60         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div3_chunk_fu_104/q0_U/lut_div3_chunk_q0_rom_U/tmp_reg_410[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div3_chunk_fu_104_n_2
    SLICE_X15Y60         FDRE                                         r  tmp_reg_410_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X15Y60         FDRE                                         r  tmp_reg_410_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y60         FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_reg_410_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tmp_reg_410_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_reg_410_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.177%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X20Y61         FDRE                                         r  tmp_reg_410_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  tmp_reg_410_reg[2]/Q
                         net (fo=1, routed)           0.139     0.541    grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/ap_return[0]
    SLICE_X20Y61         LUT6 (Prop_lut6_I5_O)        0.028     0.569 r  grp_lut_div3_chunk_fu_104/q2_U/lut_div3_chunk_q2_rom_U/tmp_reg_410[2]_i_1/O
                         net (fo=1, routed)           0.000     0.569    grp_lut_div3_chunk_fu_104_n_0
    SLICE_X20Y61         FDRE                                         r  tmp_reg_410_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X20Y61         FDRE                                         r  tmp_reg_410_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y61         FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_reg_410_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.277%)  route 0.150ns (50.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[18]/Q
                         net (fo=2, routed)           0.150     0.552    grp_lut_div3_chunk_fu_104/Q[18]
    SLICE_X18Y60         LUT5 (Prop_lut5_I0_O)        0.028     0.580 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[19]_i_1/O
                         net (fo=1, routed)           0.000     0.580    ap_NS_fsm[19]
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y60         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 reg_131_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_131_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.492%)  route 0.142ns (52.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X15Y59         FDRE                                         r  reg_131_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_131_reg[1]/Q
                         net (fo=2, routed)           0.142     0.525    grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/reg_131[0]
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.028     0.553 r  grp_lut_div3_chunk_fu_104/r1_U/lut_div3_chunk_r1_rom_U/reg_131[1]_i_1/O
                         net (fo=1, routed)           0.000     0.553    grp_lut_div3_chunk_fu_104_n_3
    SLICE_X15Y59         FDRE                                         r  reg_131_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X15Y59         FDRE                                         r  reg_131_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y59         FDRE (Hold_fdre_C_D)         0.060     0.358    reg_131_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X16Y62         FDRE                                         r  ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[6]/Q
                         net (fo=2, routed)           0.151     0.552    grp_lut_div3_chunk_fu_104/Q[6]
    SLICE_X16Y62         LUT5 (Prop_lut5_I0_O)        0.028     0.580 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[7]_i_1/O
                         net (fo=1, routed)           0.000     0.580    ap_NS_fsm[7]
    SLICE_X16Y62         FDRE                                         r  ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X16Y62         FDRE                                         r  ap_CS_fsm_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y62         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.670%)  route 0.152ns (54.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X17Y59         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDSE (Prop_fdse_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.152     0.536    grp_lut_div3_chunk_fu_104/Q[0]
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.028     0.564 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.564    ap_NS_fsm[0]
    SLICE_X17Y59         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X17Y59         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y59         FDSE (Hold_fdse_C_D)         0.060     0.358    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.513%)  route 0.161ns (52.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X18Y59         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[1]/Q
                         net (fo=6, routed)           0.161     0.563    grp_lut_div3_chunk_fu_104/Q[1]
    SLICE_X18Y59         LUT6 (Prop_lut6_I5_O)        0.028     0.591 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.591    ap_NS_fsm[1]
    SLICE_X18Y59         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X18Y59         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y59         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.437%)  route 0.162ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X18Y61         FDRE                                         r  ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[13]/Q
                         net (fo=11, routed)          0.162     0.563    grp_lut_div3_chunk_fu_104/Q[13]
    SLICE_X18Y61         LUT5 (Prop_lut5_I4_O)        0.028     0.591 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[13]_i_1/O
                         net (fo=1, routed)           0.000     0.591    ap_NS_fsm[13]
    SLICE_X18Y61         FDRE                                         r  ap_CS_fsm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X18Y61         FDRE                                         r  ap_CS_fsm_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y61         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.494%)  route 0.168ns (53.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.283     0.283    ap_clk
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.168     0.569    grp_lut_div3_chunk_fu_104/Q[19]
    SLICE_X16Y59         LUT4 (Prop_lut4_I0_O)        0.028     0.597 r  grp_lut_div3_chunk_fu_104/ap_CS_fsm[20]_i_1/O
                         net (fo=1, routed)           0.000     0.597    ap_NS_fsm[20]
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=170, unset)          0.298     0.298    ap_clk
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y63  d_chunk_V_12_reg_390_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y60  d_chunk_V_14_reg_400_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y60  d_chunk_V_15_reg_405_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X17Y60  d_chunk_V_15_reg_405_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y62  d_chunk_V_15_reg_405_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y63  d_chunk_V_1_reg_335_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y60  d_chunk_V_4_reg_350_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y60  d_chunk_V_5_reg_355_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y61  d_chunk_V_6_reg_360_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y61  d_chunk_V_8_reg_370_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y63  d_chunk_V_12_reg_390_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y60  d_chunk_V_14_reg_400_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y60  d_chunk_V_15_reg_405_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X17Y60  d_chunk_V_15_reg_405_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y62  d_chunk_V_15_reg_405_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y63  d_chunk_V_1_reg_335_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y60  d_chunk_V_4_reg_350_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y60  d_chunk_V_5_reg_355_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y61  d_chunk_V_6_reg_360_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y61  d_chunk_V_8_reg_370_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X17Y59  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y60  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y62  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y59  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y61  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y60  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y61  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y60  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y62  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y60  ap_CS_fsm_reg[18]/C



