/* ============================================================================ *
 * AI-MODIFIED CODE
 *
 * This file was originally written by a human developer. It has been
 * substantially modified by an AI assistant (GLM/Z.ai) for bug fixes,
 * performance improvements, and feature additions.
 *
 * Original human-written structure is preserved; AI changes are marked
 * with bug fix IDs (B1-B28) or perf notes (Perf 1-10) in comments.
 *
 * If reviewing, please verify AI changes against the original logic.
 * ============================================================================ */

#ifndef VORTEX_LOWER_REGALLOC_H
#define VORTEX_LOWER_REGALLOC_H

#include <stdint.h>
#include <stdbool.h>
#include <stddef.h>
#include "vortex_config.h"
#include "lower/isel.h"
#include "runtime/arena.h"

/* Forward declaration to avoid circular include with target.h.
 * target.h includes regalloc.h for vtx_reg_class_t, so we can't
 * include it here. The full definition is available in target.c. */
struct vtx_target_description;
typedef struct vtx_target_description vtx_target_description_t;

/**
 * VORTEX Linear Scan Register Allocator
 *
 * Assigns physical registers to virtual registers using a linear scan
 * algorithm. Computes live intervals for each virtual register, sorts
 * by start point, and iteratively assigns physical registers.
 *
 * Register allocation policy:
 *   - Caller-saved first: RAX, RCX, RDX, RSI, RDI, R8-R11
 *   - Callee-saved next: RBX, R12-R15 (with save/restore)
 *   - RBP/RSP reserved (never assigned)
 *   - Spill slots at fixed offsets from RBP
 *
 * When no free register is available, the interval with the furthest
 * end point is evicted (spilled).
 */

/* ========================================================================== */
/* Register class                                                              */
/* ========================================================================== */

typedef enum {
    VTX_REG_CLASS_GPR = 0,  /* General-purpose registers */
    VTX_REG_CLASS_XMM = 1,  /* SSE/XMM registers for floats */
    VTX_REG_CLASS_COUNT
} vtx_reg_class_t;

/* ========================================================================== */
/* Physical register sets — GPR                                                */
/* ========================================================================== */

/* Number of allocatable physical GPR registers (excludes RSP, RBP) */
#define VTX_PHYS_REG_COUNT 14

/* Caller-saved registers (first choice for allocation) */
#define VTX_CALLER_SAVED_COUNT 9
static const uint8_t vtx_caller_saved_regs[VTX_CALLER_SAVED_COUNT] = {
    0,  /* RAX */
    1,  /* RCX */
    2,  /* RDX */
    6,  /* RSI */
    7,  /* RDI */
    8,  /* R8  */
    9,  /* R9  */
    10, /* R10 */
    11, /* R11 */
};

/* Callee-saved registers (require save/restore) */
#define VTX_CALLEE_SAVED_COUNT 5
static const uint8_t vtx_callee_saved_regs[VTX_CALLEE_SAVED_COUNT] = {
    3,  /* RBX */
    12, /* R12 */
    13, /* R13 */
    14, /* R14 */
    15, /* R15 */
};

/* Bitmask for reserved registers.
 *
 * BUGFIX: R12 and R13 must be reserved because the emitter uses them as
 * scratch registers for spill reloads (VTX_SPILL_TMP_REG = R12) and
 * spilled memory operand reloads (R13). If the regalloc assigns R12 or
 * R13 to a vreg, spill reloads clobber that vreg's value.
 *
 * This was the root cause of all 9 timeouts: the If isel's CMP compared
 * cond_vreg (in R12) against smi_zero_vreg (spilled, reloaded into R12),
 * producing CMP(R12, R12) which always sets ZF=1, making if_false
 * always jump and skipping the loop body → infinite loop. */
#define VTX_REG_RESERVED_MASK ((1u << 4) | (1u << 5) | (1u << 10) | (1u << 11) | (1u << 12) | (1u << 13))  /* RSP=4, RBP=5, R10=10, R11=11, R12=12 (spill tmp), R13=13 (mem spill tmp) */

/* Bitmask for caller-saved registers */
#define VTX_CALLER_SAVED_MASK \
    ((1u << 0) | (1u << 1) | (1u << 2) | (1u << 6) | (1u << 7) | \
     (1u << 8) | (1u << 9) | (1u << 10) | (1u << 11))

/* Bitmask for callee-saved registers */
#define VTX_CALLEE_SAVED_MASK \
    ((1u << 3) | (1u << 12) | (1u << 13) | (1u << 14) | (1u << 15))

/* ========================================================================== */
/* Physical register sets — XMM (SSE)                                         */
/* ========================================================================== */

#define VTX_XMM_COUNT 16  /* XMM0-XMM15 */

#define VTX_XMM0   0
#define VTX_XMM1   1
#define VTX_XMM2   2
#define VTX_XMM3   3
#define VTX_XMM4   4
#define VTX_XMM5   5
#define VTX_XMM6   6
#define VTX_XMM7   7
#define VTX_XMM8   8
#define VTX_XMM9   9
#define VTX_XMM10  10
#define VTX_XMM11  11
#define VTX_XMM12  12
#define VTX_XMM13  13
#define VTX_XMM14  14
#define VTX_XMM15  15

/* XMM registers use the same encoding as GPR for ModR/M (0-15).
 * XMM8-XMM15 require REX.R/B in the REX prefix.
 *
 * P0 FIX: XMM14 and XMM15 are reserved as spill/fill temporaries
 * in the emitter (see VTX_SPILL_XMM_TMP and the both-spilled path).
 * They must NOT be allocated to variables, or the emitter will
 * clobber live values when inserting spill/fill code.
 *
 * XMM_ALLOCATABLE_MASK excludes XMM14 and XMM15 from allocation. */
#define VTX_XMM_RESERVED_MASK ((1u << 14) | (1u << 15))  /* XMM14, XMM15 */
#define VTX_XMM_ALL_MASK 0xFFFFu
#define VTX_XMM_ALLOCATABLE_MASK (VTX_XMM_ALL_MASK & ~VTX_XMM_RESERVED_MASK)

/* No spill slot sentinel */
#define VTX_NO_SPILL ((uint32_t)0xFFFFFFFF)

/* ========================================================================== */
/* Live range (sub-range of a live interval)                                   */
/* ========================================================================== */

typedef struct vtx_live_range {
    uint32_t start;           /* first instruction position (inclusive) */
    uint32_t end;             /* last instruction position (inclusive) */
    uint8_t  phys_reg;        /* assigned register for this range (0xFF = spilled) */
    uint32_t spill_slot;      /* spill slot for this range (VTX_NO_SPILL = none) */
    struct vtx_live_range *next; /* linked list of ranges */
} vtx_live_range_t;

/* ========================================================================== */
/* Live interval                                                               */
/* ========================================================================== */

typedef struct vtx_live_interval {
    uint32_t vreg;         /* virtual register */
    vtx_live_range_t *first_range;  /* head of range list */
    vtx_live_range_t *last_range;   /* tail for fast append */
    uint32_t start;        /* earliest start (from first range) */
    uint32_t end;          /* latest end (from last range) */
    uint8_t  phys_reg;     /* assigned physical register (0xFF = unassigned) */
    uint32_t spill_slot;   /* assigned spill slot (VTX_NO_SPILL = none) */
    bool     is_fixed;     /* true if vreg is fixed to a physical register */
    uint8_t  fixed_reg;    /* the fixed physical register (if is_fixed) */
    bool     is_spilled;   /* true if this interval was spilled */
    bool     is_remat;     /* true if vreg is a constant (rematerializable) */
    uint32_t use_count;    /* number of uses of this vreg (for spill cost) */
    uint32_t loop_depth;   /* estimated loop nesting depth (for spill cost) */
    uint32_t coalesce_src; /* vreg this was coalesced from (VTX_VREG_INVALID = none) */
    vtx_reg_class_t reg_class; /* register class: GPR or XMM */
    /* Split children for interval splitting (P5) */
    struct vtx_live_interval *split_parent; /* parent interval (NULL = root) */
    struct vtx_live_interval *split_child;  /* child interval (NULL = leaf) */
} vtx_live_interval_t;

/* ========================================================================== */
/* Register allocation result                                                  */
/* ========================================================================== */

typedef struct {
    /* Mapping: vreg → physical register (0xFF = not assigned / spilled) */
    uint8_t  *vreg_to_phys;        /* array indexed by vreg */
    uint32_t  vreg_to_phys_count;

    /* Mapping: vreg → spill slot index (VTX_NO_SPILL = not spilled) */
    uint32_t *vreg_to_spill;       /* array indexed by vreg */
    uint32_t  vreg_to_spill_count;

    /* Rematerialization: vreg → immediate value (for constant vregs).
     * If vreg_is_remat[v] is true, the vreg's defining instruction is a
     * MOV vreg, imm. When the emitter needs to load this vreg from a spill
     * slot, it can instead re-emit the MOV imm (rematerialize), avoiding
     * the stack access entirely.
     *
     * This is set during regalloc by scanning the defining instruction of
     * each spilled vreg. Only MOV imm instructions qualify. */
    bool     *vreg_is_remat;       /* array indexed by vreg */
    int64_t  *vreg_remat_imm;      /* the immediate value to re-emit */
    uint32_t  vreg_remat_count;

    /* Total number of spill slots used */
    uint32_t  spill_count;

    /* Bitmask of callee-saved registers that need save/restore */
    uint32_t  callee_saved_mask;

    /* Total frame size in bytes (locals + spills + alignment) */
    uint32_t  frame_size;

    /* Number of live intervals */
    uint32_t  interval_count;
    vtx_live_interval_t *intervals; /* array of live intervals (arena) */

    /* True if the function contains no CALL instructions (leaf function).
     * Leaf functions can use a lighter prologue/epilogue: skip the JIT
     * header pushes (RDI/RSI/RDX for method/deopt/profile) since they're
     * only needed for deopt, which can't happen in a leaf without calls. */
    bool      is_leaf;
} vtx_regalloc_result_t;

/* ========================================================================== */
/* Register allocator entry point                                              */
/* ========================================================================== */

/**
 * Run the linear scan register allocator on the instruction stream.
 *
 * Computes live intervals, assigns physical registers, and inserts
 * spill/fill code as needed.
 *
 * @param stream  The instruction stream (with virtual registers)
 * @param arena   Arena for allocations
 * @return        Register allocation result, or NULL on failure
 */
vtx_regalloc_result_t *vtx_regalloc_run(vtx_inst_stream_t *stream, vtx_arena_t *arena);

/**
 * Run the register allocator with a specific target description.
 *
 * Same as vtx_regalloc_run but queries the target for register masks,
 * calling conventions, and clobber sets instead of using hardcoded x86-64
 * constants. This enables cross-compilation: pass vtx_target_arm64() to
 * allocate for ARM64, etc.
 *
 * @param stream  The instruction stream (with virtual registers)
 * @param arena   Arena for allocations
 * @param target  The target description (x86_64, arm64, riscv64)
 * @return        Register allocation result, or NULL on failure
 */
vtx_regalloc_result_t *vtx_regalloc_run_target(vtx_inst_stream_t *stream,
                                                  vtx_arena_t *arena,
                                                  const vtx_target_description_t *target);

/**
 * Apply the register allocation result to the instruction stream.
 * Replaces virtual register references with physical register references.
 * Inserts spill/fill instructions where needed.
 *
 * @param stream  The instruction stream to modify
 * @param result  The register allocation result
 * @param arena   Arena for new instructions
 * @return        0 on success, -1 on failure
 */
int vtx_regalloc_apply(vtx_inst_stream_t *stream,
                        const vtx_regalloc_result_t *result,
                        vtx_arena_t *arena);

/**
 * Get the physical register assigned to a virtual register.
 * Returns 0xFF (VTX_REG_NONE) if not assigned.
 */
uint8_t vtx_regalloc_phys_reg(const vtx_regalloc_result_t *result, uint32_t vreg);

/**
 * Get the spill slot assigned to a virtual register.
 * Returns VTX_NO_SPILL if not spilled.
 */
uint32_t vtx_regalloc_spill_slot(const vtx_regalloc_result_t *result, uint32_t vreg);

/**
 * Split a live interval at the given position.
 *
 * The interval is divided into two parts:
 *   - First half: [start, position) — keeps the current register assignment
 *   - Second half: [position, end) — becomes a new interval needing a register
 *
 * If the second half can get a free register, it does; otherwise it's spilled.
 * At the split point, spill/reload code is inserted as needed.
 *
 * @param interval  The interval to split (modified in place to become first half)
 * @param position  The split position (must be within the interval's range)
 * @param arena     Arena for allocations
 * @return          The new second-half interval, or NULL on failure
 */
vtx_live_interval_t *vtx_regalloc_split_interval(vtx_live_interval_t *interval,
                                                   uint32_t position,
                                                   vtx_arena_t *arena);

/**
 * Find the NodeID that is currently in a given physical register at a
 * given instruction position.
 *
 * Uses the register allocator's live interval data to determine which
 * vreg (and thus which SoN node) occupies the physical register at
 * the specified instruction position.
 *
 * @param result   Register allocation result
 * @param stream   Instruction stream (for vreg → NodeID reverse mapping)
 * @param position Instruction position (sequential instruction index)
 * @param phys_reg Physical register number to look up
 * @return         NodeID occupying the register, or VTX_NODEID_INVALID
 */
vtx_nodeid_t vtx_regalloc_node_at_position(
    const vtx_regalloc_result_t *result,
    const vtx_inst_stream_t *stream,
    uint32_t position,
    uint8_t phys_reg);

/**
 * Get the set of physical registers that are live at a given instruction
 * position, along with their defining NodeIDs.
 *
 * @param result       Register allocation result
 * @param position     Instruction position (sequential instruction index)
 * @param out_regs     Output array of physical register numbers (caller-allocated)
 * @param out_nodeids  Output array of NodeIDs (caller-allocated, parallel to out_regs)
 * @param max_entries  Maximum number of entries the output arrays can hold
 * @return             Number of live register entries written
 */
uint32_t vtx_regalloc_live_regs_at_position(
    const vtx_regalloc_result_t *result,
    uint32_t position,
    uint8_t *out_regs,
    vtx_nodeid_t *out_nodeids,
    uint32_t max_entries);

/* ========================================================================== */
/* Loop-boundary splitting (audit #5)                                          */
/* ========================================================================== */

/**
 * Split live intervals at loop boundaries.
 *
 * Audit priority #5: "Split live ranges at loop boundaries."
 *
 * When a live interval spans a loop boundary (enters or exits a loop),
 * splitting it at the boundary allows the loop body to use a different
 * register than the loop preheader/postheader. This reduces register
 * pressure inside the loop, which is where it matters most.
 *
 * This function scans all live intervals and splits any that cross a
 * loop boundary. The loop boundaries are determined from the schedule's
 * loop header information.
 *
 * @param result   Register allocation result (intervals will be modified)
 * @param stream   Instruction stream (for loop boundary positions)
 * @param arena    Arena for new interval allocations
 * @return         Number of intervals split
 */
uint32_t vtx_regalloc_split_at_loop_boundaries(
    vtx_regalloc_result_t *result,
    const vtx_inst_stream_t *stream,
    vtx_arena_t *arena);

/* ========================================================================== */
/* Rematerialization (audit #5)                                                */
/* ========================================================================== */

/**
 * Check if a vreg is a candidate for rematerialization.
 *
 * Audit priority #5: "Rematerialization of constants instead of spilling."
 *
 * Instead of spilling a value to memory and reloading it, we can
 * sometimes just recompute it. This is cheaper for:
 *   - Constants: `mov reg, imm` is 1 instruction, vs. spill+reload = 2+
 *   - Simple arithmetic: `lea reg, [base+disp]` is 1 instruction
 *
 * This function checks if the vreg's defining instruction is a simple
 * constant load or LEA that can be rematerialized.
 *
 * @param stream   Instruction stream
 * @param vreg     Virtual register to check
 * @return         true if the vreg can be rematerialized
 */
bool vtx_regalloc_can_rematerialize(
    const vtx_inst_stream_t *stream,
    uint32_t vreg);

/**
 * Get the rematerialization cost for a vreg.
 *
 * Returns the number of instructions needed to rematerialize the value.
 * Lower is better. Returns UINT32_MAX if rematerialization is not possible.
 *
 * @param stream   Instruction stream
 * @param vreg     Virtual register to check
 * @return         Instruction count, or UINT32_MAX
 */
uint32_t vtx_regalloc_rematerialize_cost(
    const vtx_inst_stream_t *stream,
    uint32_t vreg);

#endif /* VORTEX_LOWER_REGALLOC_H */
