#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Aug 30 23:09:20 2024
# Process ID: 8072
# Current directory: C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14080 C:\Users\dzemi\Desktop\VivadoProjects\AES_VERILOG\AES_VERILOG.xpr
# Log file: C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/vivado.log
# Journal file: C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG\vivado.jou
# Running On        :DESKTOP-95HTTJA
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor         
# CPU Frequency     :3693 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :68626 MB
# Swap memory       :10200 MB
# Total Virtual     :78827 MB
# Available Virtual :72625 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1657.312 ; gain = 454.090
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.runs/synth_1/AddRoundKey.dcp
launch_runs synth_1 -jobs 16
[Fri Aug 30 23:11:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AddRoundKey'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AddRoundKey' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim/r_con.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim/s_box.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim/inv_s_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AddRoundKey_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.srcs/sources_1/new/AddRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AddRoundKey_behav xil_defaultlib.AddRoundKey xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AddRoundKey_behav xil_defaultlib.AddRoundKey xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddRoundKey_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG/AES_VERILOG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddRoundKey_behav -key {Behavioral:sim_1:Functional:AddRoundKey} -tclbatch {AddRoundKey.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AddRoundKey.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddRoundKey_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.602 ; gain = 21.438
add_force {/AddRoundKey/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/AddRoundKey/rst} -radix bin {0 0ns}
add_force {/AddRoundKey/round_key} -radix hex {6f6c6ccf0d0f0fac6f6c6ccf0d0f0fac 0ns}
add_force {/AddRoundKey/state} -radix hex {525d5f54525d5f54525d5f54525d5f54 0ns}
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Top [current_fileset]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 23:19:55 2024...
