{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553475782412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553475782414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 21:03:02 2019 " "Processing started: Sun Mar 24 21:03:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553475782414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475782414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475782414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553475783123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553475783123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimptelO9.v 1 1 " "Found 1 design units, including 1 entities, in source file SimptelO9.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimptelO9 " "Found entity 1: SimptelO9" {  } { { "SimptelO9.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram65536x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram65536x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram65536x32 " "Found entity 1: ram65536x32" {  } { { "ram65536x32.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ram65536x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryDataRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryDataRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MemoryDataRegister.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/MemoryDataRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 7 7 " "Found 7 design units, including 7 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_ " "Found entity 2: And_" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""} { "Info" "ISGN_ENTITY_NAME" "3 Or_ " "Found entity 3: Or_" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_to_one_mux " "Found entity 4: two_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""} { "Info" "ISGN_ENTITY_NAME" "5 three_to_one_mux " "Found entity 5: three_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""} { "Info" "ISGN_ENTITY_NAME" "6 two_to_one_mux_5_bit " "Found entity 6: two_to_one_mux_5_bit" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_to_one_mux " "Found entity 7: four_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_registers.v(31) " "Verilog HDL information at datapath_registers.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_registers.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553475794632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_registers.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "datapath_registers.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794633 ""} { "Info" "ISGN_ENTITY_NAME" "2 Registers " "Found entity 2: Registers" {  } { { "datapath_registers.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ShiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475794642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475794642 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimptelO9.v(12) " "Verilog HDL Instantiation warning at SimptelO9.v(12): instance has no name" {  } { { "SimptelO9.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553475794645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimptelO9 " "Elaborating entity \"SimptelO9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553475795266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:comb_3 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:comb_3\"" {  } { { "SimptelO9.v" "comb_3" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795272 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current_state control_unit.v(61) " "Verilog HDL warning at control_unit.v(61): object current_state used but never assigned" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state control_unit.v(61) " "Verilog HDL or VHDL warning at control_unit.v(61): object \"next_state\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(65) " "Verilog HDL Case Statement information at control_unit.v(65): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 control_unit.v(84) " "Verilog HDL assignment warning at control_unit.v(84): truncated value with size 4 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(112) " "Verilog HDL assignment warning at control_unit.v(112): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(118) " "Verilog HDL assignment warning at control_unit.v(118): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(124) " "Verilog HDL assignment warning at control_unit.v(124): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(130) " "Verilog HDL assignment warning at control_unit.v(130): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(102) " "Verilog HDL Case Statement warning at control_unit.v(102): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(170) " "Verilog HDL assignment warning at control_unit.v(170): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(177) " "Verilog HDL assignment warning at control_unit.v(177): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(184) " "Verilog HDL assignment warning at control_unit.v(184): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(191) " "Verilog HDL assignment warning at control_unit.v(191): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(159) " "Verilog HDL Case Statement warning at control_unit.v(159): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 159 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSource control_unit.v(82) " "Verilog HDL Always Construct warning at control_unit.v(82): inferring latch(es) for variable \"PCSource\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.FETCH 0 control_unit.v(61) " "Net \"current_state.FETCH\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.DECODE 0 control_unit.v(61) " "Net \"current_state.DECODE\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.EXECUTE 0 control_unit.v(61) " "Net \"current_state.EXECUTE\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.INCREMENT_PC 0 control_unit.v(61) " "Net \"current_state.INCREMENT_PC\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553475795275 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.INCREMENT_PC_EXECUTE 0 control_unit.v(61) " "Net \"current_state.INCREMENT_PC_EXECUTE\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553475795276 "|SimptelO9|control_unit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource\[0\] control_unit.v(82) " "Inferred latch for \"PCSource\[0\]\" at control_unit.v(82)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475795276 "|SimptelO9|control_unit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource\[1\] control_unit.v(82) " "Inferred latch for \"PCSource\[1\]\" at control_unit.v(82)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475795276 "|SimptelO9|control_unit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dpath " "Elaborating entity \"datapath\" for hierarchy \"datapath:dpath\"" {  } { { "SimptelO9.v" "dpath" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:dpath\|three_to_one_mux:mux_F " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:dpath\|three_to_one_mux:mux_F\"" {  } { { "datapath.v" "mux_F" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter datapath:dpath\|ProgramCounter:program_counter " "Elaborating entity \"ProgramCounter\" for hierarchy \"datapath:dpath\|ProgramCounter:program_counter\"" {  } { { "datapath.v" "program_counter" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:dpath\|two_to_one_mux:mux_A " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:dpath\|two_to_one_mux:mux_A\"" {  } { { "datapath.v" "mux_A" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram65536x32 datapath:dpath\|ram65536x32:Memory " "Elaborating entity \"ram65536x32\" for hierarchy \"datapath:dpath\|ram65536x32:Memory\"" {  } { { "datapath.v" "Memory" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\"" {  } { { "ram65536x32.v" "altsyncram_component" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ram65536x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\"" {  } { { "ram65536x32.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ram65536x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553475795766 ""}  } { { "ram65536x32.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ram65536x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553475795766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhm1 " "Found entity 1: altsyncram_vhm1" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/altsyncram_vhm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475795914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475795914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhm1 datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated " "Elaborating entity \"altsyncram_vhm1\" for hierarchy \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475795959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475795959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_vhm1.tdf" "decode3" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/altsyncram_vhm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475795960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475796001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475796001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_vhm1.tdf" "rden_decode" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/altsyncram_vhm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553475796055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475796055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"datapath:dpath\|ram65536x32:Memory\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_vhm1.tdf" "mux2" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/db/altsyncram_vhm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Register datapath:dpath\|Instruction_Register:IR " "Elaborating entity \"Instruction_Register\" for hierarchy \"datapath:dpath\|Instruction_Register:IR\"" {  } { { "datapath.v" "IR" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux_5_bit datapath:dpath\|two_to_one_mux_5_bit:mux_B " "Elaborating entity \"two_to_one_mux_5_bit\" for hierarchy \"datapath:dpath\|two_to_one_mux_5_bit:mux_B\"" {  } { { "datapath.v" "mux_B" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers datapath:dpath\|Registers:register " "Elaborating entity \"Registers\" for hierarchy \"datapath:dpath\|Registers:register\"" {  } { { "datapath.v" "register" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend datapath:dpath\|SignExtend:sign_extend_A " "Elaborating entity \"SignExtend\" for hierarchy \"datapath:dpath\|SignExtend:sign_extend_A\"" {  } { { "datapath.v" "sign_extend_A" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft datapath:dpath\|ShiftLeft:shift_left_2_B " "Elaborating entity \"ShiftLeft\" for hierarchy \"datapath:dpath\|ShiftLeft:shift_left_2_B\"" {  } { { "datapath.v" "shift_left_2_B" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_mux datapath:dpath\|four_to_one_mux:mux_E " "Elaborating entity \"four_to_one_mux\" for hierarchy \"datapath:dpath\|four_to_one_mux:mux_E\"" {  } { { "datapath.v" "mux_E" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder datapath:dpath\|ALU_Decoder:alu_decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"datapath:dpath\|ALU_Decoder:alu_decoder\"" {  } { { "datapath.v" "alu_decoder" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796265 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(13) " "Verilog HDL Case Statement warning at ALU_Decoder.v(13): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796267 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(14) " "Verilog HDL Case Statement warning at ALU_Decoder.v(14): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(15) " "Verilog HDL Case Statement warning at ALU_Decoder.v(15): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(16) " "Verilog HDL Case Statement warning at ALU_Decoder.v(16): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(17) " "Verilog HDL Case Statement warning at ALU_Decoder.v(17): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(18) " "Verilog HDL Case Statement warning at ALU_Decoder.v(18): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(19) " "Verilog HDL Case Statement warning at ALU_Decoder.v(19): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(20) " "Verilog HDL Case Statement warning at ALU_Decoder.v(20): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_Decoder.v(22) " "Verilog HDL Case Statement warning at ALU_Decoder.v(22): case item expression never matches the case expression" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_Decoder.v(12) " "Verilog HDL Case Statement warning at ALU_Decoder.v(12): incomplete case statement has no default case item" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_control ALU_Decoder.v(8) " "Verilog HDL Always Construct warning at ALU_Decoder.v(8): inferring latch(es) for variable \"ALU_control\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[0\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[0\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[1\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[1\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[2\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[2\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[3\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[3\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475796268 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dpath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:dpath\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_ datapath:dpath\|And_:my_and " "Elaborating entity \"And_\" for hierarchy \"datapath:dpath\|And_:my_and\"" {  } { { "datapath.v" "my_and" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_ datapath:dpath\|Or_:my_or " "Elaborating entity \"Or_\" for hierarchy \"datapath:dpath\|Or_:my_or\"" {  } { { "datapath.v" "my_or" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475796362 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "opcode dpath " "Port \"opcode\" does not exist in macrofunction \"dpath\"" {  } { { "SimptelO9.v" "dpath" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553475799101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553475799200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/output_files/SimptelO9.map.smsg " "Generated suppressed messages file /h/u11/c7/00/huangk46/Desktop/Simptel-O9/output_files/SimptelO9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475799300 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553475799862 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 24 21:03:19 2019 " "Processing ended: Sun Mar 24 21:03:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553475799862 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553475799862 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553475799862 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475799862 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553475803208 ""}
