# üëã Hi, I'm Maganti Shanmukha Sri Datta

<p align="center">
  <img src="C:\Users\pc\Downloads\Profile_Photo.png" alt="Profile Photo" width="150">
</p>

**Location:** Hyderabad, Telangana, India  
**Email:** [magantishanmukhasridatta@gmail.com](mailto:magantishanmukhasridatta@gmail.com)  
**LinkedIn:** [maganti-shanmukha-sri-datta](https://www.linkedin.com/in/maganti-shanmukha-sri-datta-72a408240/)  
**GitHub:** [Shanmukha190602](https://github.com/Shanmukha190602)

---

## üìö Education

- **M.Tech in VLSI Design**, Amrita Vishwa Vidyapeetham Coimbatore (2024 ‚Äì 2026)  
  CGPA: 7.26

- **B.Tech in Electronics and Communication Engineering**, Geethanjali College of Engineering and Technology Hyderabad (2020 ‚Äì 2024)  
  CGPA: 8.52

- **Intermediate / +2**, St. Patrick‚Äôs Jr. College Hyderabad (2018 ‚Äì 2020)  
  Score: 91.3%

- **High School**, St. Joseph‚Äôs Public School (ICSE), Hyderabad (2017 ‚Äì 2018)  
  Score: 76%

---

## üõ†Ô∏è Technical Skills

- **HDL & Design:** Verilog, SystemVerilog, Digital Logic Design, FPGA Implementation  
- **Programming:** Python, C, C++, TCL  
- **EDA Tools:** Synopsys (DC Compiler, PrimeTime), Cadence Virtuoso, Vivado, ModelSim, Vivado HLS, LTSpice  
- **Core Areas:** VLSI Design Flow, Static Timing Analysis, FPGA Development, Functional Verification

---

## üöÄ Projects

### Real Time Weather Classification System 
- Custom Verilog modules for real-time weather analysis on Basys3 FPGA
- Offline-trained decision tree logic for environmental condition analysis
- Sensor integration (DHT11) with UART & LCD for processor-free monitoring  
  _Tools:_ Python, scikit-learn, Verilog, Vivado, DHT11, UART, LCD, PuTTY

### Implementation of Image Processing Algorithm
- Canny edge detection in Python (OpenCV), optimized for FPGA deployment
- Targeted Zynq UltraScale+ MPSoC (ZCU104) for hardware acceleration  
  _Tools:_ Python, OpenCV, Jupyter Notebook, ZCU104 Board

### FPGA-Based Incremental PID-PWM Controller
- Closed-loop motor control with Incremental PID logic in C++ (Vivado HLS)
- PWM Generator & FSM Control (Verilog RTL) on Basys 3 FPGA  
  _Tools:_ Vivado HLS, Verilog, Basys 3 FPGA, Vivado Design Suite

### Scan Chain Insertion in 8-bit ALU for Hardware Security
- 8-bit ALU in Verilog with scan chain logic for testability
- Power, area, delay trade-offs via synthesis  
  _Tools:_ Verilog, Synopsys DC, Vivado

### Leakage Power Optimization in CMOS Inverter
- Simulation of CMOS inverters for leakage reduction
- Power-delay product tradeoff analysis for VLSI efficiency  
  _Tools:_ LTSpice

### Implementation of Stack Processor
- 16-element LIFO stack processor with arithmetic and logic operations
- FSM control and stack memory management  
  _Tools:_ Verilog, Vivado

### Smart Parking System using VEGA Processor (IIT Guwahati Internship)
- Prototype parking system using VEGA RISC-V processor (CDAC)
- Real-time mobile notifications and IoT integration (Adafruit IO, IFTTT)  
  _Tools:_ Embedded C, VEGA SDK, Adafruit IO, IFTTT

### Two-Stage Operational Amplifier (CADENCE)
- Designed & simulated high-gain CMOS op-amp for 180nm tech
- Layout extraction for fabrication  
  _Tools:_ Cadence Virtuoso, ADE-L, Layout Editor

### Fingerprint Voting Machine
- Biometric voting system with fingerprint scanner and GSM alerts
- Secure voting with spot registration (LCD & keypad interface)  
  _Tools:_ Arduino UNO, Embedded C, GSM Module, Fingerprint Sensor, LCD

---

## üèÖ Certifications

- VLSI Design Flow: RTL to GDS ‚Äì NPTEL (In Progress)
- Verilog Programming and Digital Design ‚Äì NPTEL
- VLSI Design with CADENCE EDA Tools ‚Äì Entuple Technologies
- Advanced Python Programming ‚Äì Udemy

---

## ü•á Achievements

- **INTEL AI Hackathon 2024 (IIT Kharagpur):** Top 10 Finalist for AI-powered predictive maintenance using hardware-accelerated ML models
- **Publication:** ‚ÄúLanguage and Technology‚Äù in AIP Publications (Oct 2023), promoting digital learning in engineering
- **First Prize:** Navarith Pradarshan 2022 (GCET) for innovative embedded system implementation
- **Second Prize:** PBL Expo for analog circuit design using CADENCE EDA tools

---

## üåê Connect with Me

- üìß [Email](mailto:magantishanmukhasridatta@gmail.com)
- üíº [LinkedIn](https://www.linkedin.com/in/maganti-shanmukha-sri-datta-72a408240/)
- üíª [GitHub](https://github.com/Shanmukha190602)

---

<!--
![Profile stats](https://github-readme-stats.vercel.app/api?username=Shanmukha190602&show_icons=true&theme=radical)
-->

<!-- Optionally add badges or fun facts below! -->

---

> ‚ÄúDriven by curiosity, building tomorrow‚Äôs digital hardware solutions today.‚Äù
