*************************************************************

  Device    [devAPM32]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
gate
device devAPM32 : device APM
{
    parameter
    (
        config bit CTRL_IRBYP_0_OP0 = 1'b0,
        config bit CTRL_IRBYP_1_OP7 = 1'b0,
        config bit CTRL_IRBYP_2_OPA = 1'b0,
        config bit CTRL_IRBYP_3_OPB = 1'b0,
        config bit CTRL_IRBYP_4_OP8 = 1'b0,
        config bit SYNC_CTIR[3:0]   = 4'b0000,
        config bit CE_CTIR[7:0]     = 8'h00,
        config bit CLK_CTIR[7:0]    = 8'h00,
        config bit RST_CTIR[7:0]    = 8'h00,
        config bit CTRL_PRBYP_0_OP0 = 1'b0,
        config bit CTRL_PRBYP_1_OP7 = 1'b0,
        config bit CTRL_PRBYP_2_OP8 = 1'b0,
        config bit SYNC_CTPR[1:0]   = 2'b00,
        config bit CE_CTPR[3:0]     = 4'h0,
        config bit CLK_CTPR[3:0]    = 4'h0,
        config bit RST_CTPR[3:0]    = 4'h0,
        config bit IR_BYP_0_XA  = 1'b0,
        config bit IR_BYP_1_XA  = 1'b0,
        config bit IR_BYP_2_YA  = 1'b0,
        config bit IR_BYP_3_YA  = 1'b0,
        config bit IR_BYP_4_ZA  = 1'b0,
        config bit IR_BYP_5_ZA  = 1'b0,
        config bit IR_BYP_6_ZA  = 1'b0,
        config bit IR_BYP_7_XB  = 1'b0,
        config bit IR_BYP_8_XB  = 1'b0,
        config bit IR_BYP_9_YB  = 1'b0,
        config bit IR_BYP_10_YB = 1'b0,
        config bit IR_BYP_11_ZB = 1'b0,
        config bit IR_BYP_12_ZB = 1'b0,
        config bit SYNC_IR_0_XA  = 1'b0,
        config bit SYNC_IR_1_XA  = 1'b0,
        config bit SYNC_IR_2_YA  = 1'b0,
        config bit SYNC_IR_3_YA  = 1'b0,
        config bit SYNC_IR_4_ZA  = 1'b0,
        config bit SYNC_IR_5_ZA  = 1'b0,
        config bit SYNC_IR_6_ZA  = 1'b0,
        config bit SYNC_IR_7_XB  = 1'b0,
        config bit SYNC_IR_8_XB  = 1'b0,
        config bit SYNC_IR_9_YB  = 1'b0,
        config bit SYNC_IR_10_YB = 1'b0,
        config bit SYNC_IR_11_ZB = 1'b0,
        config bit SYNC_IR_12_ZB = 1'b0,
        config bit CLK_IR_0_XA [1:0] = 2'b00,
        config bit CLK_IR_1_XA [1:0] = 2'b00,
        config bit CLK_IR_2_YA [1:0] = 2'b00,
        config bit CLK_IR_3_YA [1:0] = 2'b00,
        config bit CLK_IR_4_ZA [1:0] = 2'b00,
        config bit CLK_IR_5_ZA [1:0] = 2'b00,
        config bit CLK_IR_6_ZA [1:0] = 2'b00,
        config bit CLK_IR_7_XB [1:0] = 2'b00,
        config bit CLK_IR_8_XB [1:0] = 2'b00,
        config bit CLK_IR_9_YB [1:0] = 2'b00,
        config bit CLK_IR_10_YB[1:0] = 2'b00,
        config bit CLK_IR_11_ZB[1:0] = 2'b00,
        config bit CLK_IR_12_ZB[1:0] = 2'b00,
        config bit CE_IR_0_XA  [1:0] = 2'b00,
        config bit CE_IR_1_XA  [1:0] = 2'b00,
        config bit CE_IR_2_YA  [1:0] = 2'b00,
        config bit CE_IR_3_YA  [1:0] = 2'b00,
        config bit CE_IR_4_ZA  [1:0] = 2'b00,
        config bit CE_IR_5_ZA  [1:0] = 2'b00,
        config bit CE_IR_6_ZA  [1:0] = 2'b00,
        config bit CE_IR_7_XB  [1:0] = 2'b00,
        config bit CE_IR_8_XB  [1:0] = 2'b00,
        config bit CE_IR_9_YB  [1:0] = 2'b00,
        config bit CE_IR_10_YB [1:0] = 2'b00,
        config bit CE_IR_11_ZB [1:0] = 2'b00,
        config bit CE_IR_12_ZB [1:0] = 2'b00,
        config bit RST_IR_0_XA [1:0] = 2'b00,
        config bit RST_IR_1_XA [1:0] = 2'b00,
        config bit RST_IR_2_YA [1:0] = 2'b00,
        config bit RST_IR_3_YA [1:0] = 2'b00,
        config bit RST_IR_4_ZA [1:0] = 2'b00,
        config bit RST_IR_5_ZA [1:0] = 2'b00,
        config bit RST_IR_6_ZA [1:0] = 2'b00,
        config bit RST_IR_7_XB [1:0] = 2'b00,
        config bit RST_IR_8_XB [1:0] = 2'b00,
        config bit RST_IR_9_YB [1:0] = 2'b00,
        config bit RST_IR_10_YB[1:0] = 2'b00,
        config bit RST_IR_11_ZB[1:0] = 2'b00,
        config bit RST_IR_12_ZB[1:0] = 2'b00,
        config bit PRADOR_BYP_0_XA = 1'b0,
        config bit PRADOR_BYP_1_XA = 1'b0,
        config bit PRADOR_BYP_2_YA = 1'b0,
        config bit PRADOR_BYP_3_YA = 1'b0,
        config bit PRADOR_BYP_4_XB = 1'b0,
        config bit PRADOR_BYP_5_XB = 1'b0,
        config bit PRADOR_BYP_6_YB = 1'b0,
        config bit PRADOR_BYP_7_YB = 1'b0,
        config bit SYNC_PRAD_0_XA  = 1'b0,
        config bit SYNC_PRAD_1_XA  = 1'b0,
        config bit SYNC_PRAD_2_YA  = 1'b0,
        config bit SYNC_PRAD_3_YA  = 1'b0,
        config bit SYNC_PRAD_4_XB  = 1'b0,
        config bit SYNC_PRAD_5_XB  = 1'b0,
        config bit SYNC_PRAD_6_YB  = 1'b0,
        config bit SYNC_PRAD_7_YB  = 1'b0,
        config bit CLK_PRAD_0_XA[1:0] = 2'b00,
        config bit CLK_PRAD_1_XA[1:0] = 2'b00,
        config bit CLK_PRAD_2_YA[1:0] = 2'b00,
        config bit CLK_PRAD_3_YA[1:0] = 2'b00,
        config bit CLK_PRAD_4_XB[1:0] = 2'b00,
        config bit CLK_PRAD_5_XB[1:0] = 2'b00,
        config bit CLK_PRAD_6_YB[1:0] = 2'b00,
        config bit CLK_PRAD_7_YB[1:0] = 2'b00,
        config bit CE_PRAD_0_XA [1:0] = 2'b00,
        config bit CE_PRAD_1_XA [1:0] = 2'b00,
        config bit CE_PRAD_2_YA [1:0] = 2'b00,
        config bit CE_PRAD_3_YA [1:0] = 2'b00,
        config bit CE_PRAD_4_XB [1:0] = 2'b00,
        config bit CE_PRAD_5_XB [1:0] = 2'b00,
        config bit CE_PRAD_6_YB [1:0] = 2'b00,
        config bit CE_PRAD_7_YB [1:0] = 2'b00,
        config bit RST_PRAD_0_XA[1:0] = 2'b00,
        config bit RST_PRAD_1_XA[1:0] = 2'b00,
        config bit RST_PRAD_2_YA[1:0] = 2'b00,
        config bit RST_PRAD_3_YA[1:0] = 2'b00,
        config bit RST_PRAD_4_XB[1:0] = 2'b00,
        config bit RST_PRAD_5_XB[1:0] = 2'b00,
        config bit RST_PRAD_6_YB[1:0] = 2'b00,
        config bit RST_PRAD_7_YB[1:0] = 2'b00,
        config bit PR_BYP_0_MA  = 1'b0,
        config bit PR_BYP_2_MB  = 1'b0,
        config bit PR_BYP_4_XA  = 1'b0,
        config bit PR_BYP_5_XB  = 1'b0,
        config bit PR_BYP_6_YA  = 1'b0,
        config bit PR_BYP_7_YB  = 1'b0,
        config bit PR_BYP_8_ZA  = 1'b0,
        config bit PR_BYP_9_ZB  = 1'b0,
        config bit SYNC_PR_0_MA = 1'b0,
        config bit SYNC_PR_2_MB = 1'b0,
        config bit SYNC_PR_4_XA = 1'b0,
        config bit SYNC_PR_5_XB = 1'b0,
        config bit SYNC_PR_6_YA = 1'b0,
        config bit SYNC_PR_7_YB = 1'b0,
        config bit SYNC_PR_8_ZA = 1'b0,
        config bit SYNC_PR_9_ZB = 1'b0,
        config bit CLK_PR_0_MA[1:0] = 2'b00,
        config bit CLK_PR_2_MB[1:0] = 2'b00,
        config bit CLK_PR_4_XA[1:0] = 2'b00,
        config bit CLK_PR_5_XB[1:0] = 2'b00,
        config bit CLK_PR_6_YA[1:0] = 2'b00,
        config bit CLK_PR_7_YB[1:0] = 2'b00,
        config bit CLK_PR_8_ZA[1:0] = 2'b00,
        config bit CLK_PR_9_ZB[1:0] = 2'b00,
        config bit CE_PR_0_MA [1:0] = 2'b00,
        config bit CE_PR_2_MB [1:0] = 2'b00,
        config bit CE_PR_4_XA [1:0] = 2'b00,
        config bit CE_PR_5_XB [1:0] = 2'b00,
        config bit CE_PR_6_YA [1:0] = 2'b00,
        config bit CE_PR_7_YB [1:0] = 2'b00,
        config bit CE_PR_8_ZA [1:0] = 2'b00,
        config bit CE_PR_9_ZB [1:0] = 2'b00,
        config bit RST_PR_0_MA[1:0] = 2'b00,
        config bit RST_PR_2_MB[1:0] = 2'b00,
        config bit RST_PR_4_XA[1:0] = 2'b00,
        config bit RST_PR_5_XB[1:0] = 2'b00,
        config bit RST_PR_6_YA[1:0] = 2'b00,
        config bit RST_PR_7_YB[1:0] = 2'b00,
        config bit RST_PR_8_ZA[1:0] = 2'b00,
        config bit RST_PR_9_ZB[1:0] = 2'b00,
        config bit OR_BYP_0_A  = 1'b0,
        config bit OR_BYP_1_A  = 1'b0,
        config bit OR_BYP_3_B  = 1'b0,
        config bit SYNC_OR_0_A = 1'b0,
        config bit SYNC_OR_1_A = 1'b0,
        config bit SYNC_OR_3_B = 1'b0,
        config bit CLK_OR_0_A[1:0] = 2'b00,
        config bit CLK_OR_1_A[1:0] = 2'b00,
        config bit CLK_OR_3_B[1:0] = 2'b00,
        config bit CE_OR_0_A [1:0] = 2'b00,
        config bit CE_OR_1_A [1:0] = 2'b00,
        config bit CE_OR_3_B [1:0] = 2'b00,
        config bit RST_OR_0_A[1:0] = 2'b00,
        config bit RST_OR_1_A[1:0] = 2'b00,
        config bit RST_OR_3_B[1:0] = 2'b00,
        config bit DXIA_SIGNED_POL = 1'b0,
        config bit DYIA_SIGNED_POL = 1'b0,
        config bit DZIA_SIGNED_POL = 1'b0,
        config bit DXIB_SIGNED_POL = 1'b0,
        config bit DYIB_SIGNED_POL = 1'b0,
        config bit DZIB_SIGNED_POL = 1'b0,
        config bit SOURCEB[1:0] = 2'b00,
        config bit SOURCEC[1:0] = 2'b00,
        config bit IRB_SHFEN[1:0] = 2'b00,
        config bit IRC_SHFEN[1:0] = 2'b00,
        config bit OP_PRAD_A_POL = 1'b0,
        config bit OP_PRAD_B_POL = 1'b0,
        config int OP_PRAD_A = 0,
        config int OP_PRAD_B = 0,
        config int OP_MULT_A = 18,
        config int OP_MULT_B = 18,
        config bit OPCD_BYP[8:0]      = 9'b0_0000_0000,
        config bit OPCD[10:0]         = 11'b000_0000_0000,
        config bit OPCD_DYN_SEL[10:0] = 11'b000_0000_0000,
        config bit OPCD_DYN_POL[10:0] = 11'b000_0000_0000,
        config string ALU_MODE = "DISABLE",
        config bit TERNARY = 1'b0,
        config bit ALU_FLAGEN = 1'b0,
        config bit ALU_MCPATSEL = 1'b0,
        config bit ALU_MASKPATSEL = 1'b0,
        config bit RTI    [63:0] = 64'h0000_0000_0000_0000,
        config bit MCPAT  [63:0] = 64'h0000_0000_0000_0000,
        config bit MASKPAT[63:0] = 64'h0000_0000_0000_0000,
        config bit MASK01 [64:0] = 65'h0_0000_0000_0000_0000,
        config bit OR2CASCADE_EN = 1'b0,
        config bit OR2CIM_EN_0_A = 1'b0,
        config bit OR2CIM_EN_1_A = 1'b0,
        config bit OR2CIM_EN_3_B = 1'b0,
        config bit GRS_DIS = 1'b0
    );

    port
    (
        input CLK[0:0],
        input CE [0:0],
        input RST[0:0],
        input APM_OP_IR[8:0],
        input APM_OP_PRAD[1:0],
        input APM_OP_POST[10:0],
        input DXIA[8:0],
        input DYIA[8:0],
        input DZIA[31:0],
        input DXIA_SIGNED,
        input DYIA_SIGNED,
        input DZIA_SIGNED,
        input DXIB[8:0],
        input DYIB[8:0],
        input DZIB[7:0],
        input DXIB_SIGNED,
        input DYIB_SIGNED,
        input DZIB_SIGNED,
        output DPO[73:0],
        input CPI[64:0] = 65'h0_0000_0000_0000_0000,
        input CPI_SIGNED,
        output CPO[64:0],
        output CPO_SIGNED
    );
};

/***************************************************************************

  Device    [devAPM32]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
structure netlist of devAPM32
{
   device DUM_INST APM9A ;
   device DUM_INST APM9B ;
};

