m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vaFifo
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1601236195
!i10b 1
!s100 fSPoYT:zNBEmoH;H<lmf81
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I[<GJSD8fZ<<I_cRD>TaNX1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/repos/RFSoC_Controller_V2/modelsim_project
Z5 w1601236191
Z6 8D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
Z7 FD:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
!i122 21
L0 14 98
Z8 OV;L;2020.1_3;71
r1
!s85 0
31
Z9 !s108 1601236195.000000
Z10 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
na@fifo
vaxis_async_fifo
R0
Z14 DXx4 work 12 rfsoc_config 0 22 3AO[H4S_1<R;j_4T;JI961
Z15 DXx4 work 21 fifo_wrappers_sv_unit 0 22 b[cncePP@A8KYVF5W91FF0
Z16 !s110 1601237320
R3
r1
!s85 0
!i10b 1
!s100 D2z:=6:>b?HF>43?9P3cK0
IBoSJc^2cL=b^NdLnl@mjR2
Z17 !s105 fifo_wrappers_sv_unit
S1
R4
Z18 w1601237281
Z19 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
Z20 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
!i122 27
L0 41 39
R8
31
Z21 !s108 1601237320.000000
Z22 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
Z23 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
!i113 1
R12
R13
vaxis_mux
R0
R14
DXx4 work 16 axis_mux_sv_unit 0 22 _C?i13i3>FVeLAM]@nhAM1
Z24 !s110 1601158456
R3
r1
!s85 0
!i10b 1
!s100 A^:Bfm@9ILEP<GcV4g<c71
I0EOzj1mS>cc>WoNE0;0oJ0
!s105 axis_mux_sv_unit
S1
R4
Z25 w1600969616
Z26 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
Z27 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
!i122 5
L0 24 48
R8
31
Z28 !s108 1601158456.000000
Z29 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
Z30 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
!i113 1
R12
R13
Xaxis_mux_sv_unit
R0
R14
R24
V_C?i13i3>FVeLAM]@nhAM1
r1
!s85 0
!i10b 1
!s100 18?JCB5Ag0JNHEgio^5`z0
I_C?i13i3>FVeLAM]@nhAM1
!i103 1
S1
R4
R25
R26
R27
!i122 5
L0 22 0
R8
31
R28
R29
R30
!i113 1
R12
R13
vaxis_ps_to_pl
R0
!s110 1601158574
!i10b 1
!s100 ;TA:1Z5ETZL;4c4ohmO902
R2
I>A_ZTX[WV3WY<JC2jb5l`3
R3
S1
R4
w1601158570
8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
!i122 9
L0 4 102
R8
r1
!s85 0
31
!s108 1601158574.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
!i113 1
R12
R13
vaxis_selector
R0
!s110 1601158825
!i10b 1
!s100 dRnXZkI8lgAJZc[7;aeco0
R2
Ik:heR@Pn3GjfMnJHKL=cQ0
R3
S1
R4
w1601158821
8D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
!i122 11
L0 6 35
R8
r1
!s85 0
31
!s108 1601158825.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!i113 1
R12
R13
vaxis_sync_fifo
R0
R14
R15
R16
R3
r1
!s85 0
!i10b 1
!s100 jh]KP@h>S0QGKzSm@Z]Pl2
I:EKG5_cZ1dS]HEziz`4B`2
R17
S1
R4
R18
R19
R20
!i122 27
L0 3 36
R8
31
R21
R22
R23
!i113 1
R12
R13
vchannel_selector
R0
R14
DXx4 work 24 channel_selector_sv_unit 0 22 <BoYe>i_dRXKjg8KTW4T12
R24
R3
r1
!s85 0
!i10b 1
!s100 FzgB]Fo>Y1UaNzX:1El6X0
IWMRFJb_joE3Sc6hAXme961
!s105 channel_selector_sv_unit
S1
R4
Z31 w1601058085
Z32 8D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
Z33 FD:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
!i122 6
L0 8 29
R8
31
R28
Z34 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
!i113 1
R12
R13
Xchannel_selector_sv_unit
R0
R14
R24
V<BoYe>i_dRXKjg8KTW4T12
r1
!s85 0
!i10b 1
!s100 Vc:8W0>YliW3SJ8d]FLn<0
I<BoYe>i_dRXKjg8KTW4T12
!i103 1
S1
R4
R31
R32
R33
!i122 6
Z36 L0 1 0
R8
31
R28
R34
R35
!i113 1
R12
R13
vdac_ctrl
R0
R14
DXx4 work 16 dac_ctrl_sv_unit 0 22 [c_IiSVfTi4CHEd:QfRD_2
Z37 !s110 1601236832
R3
r1
!s85 0
!i10b 1
!s100 UO1[bZWgOMDU=8069>2^V3
IkTlXQ9j<RWQ`ZEEdbVj832
!s105 dac_ctrl_sv_unit
S1
R4
Z38 w1601236787
Z39 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
Z40 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
!i122 25
L0 11 157
R8
31
Z41 !s108 1601236832.000000
Z42 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
Z43 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
!i113 1
R12
R13
Xdac_ctrl_sv_unit
R0
R14
R37
V[c_IiSVfTi4CHEd:QfRD_2
r1
!s85 0
!i10b 1
!s100 39F^NI6XD<0dP[WHIL<KK0
I[c_IiSVfTi4CHEd:QfRD_2
!i103 1
S1
R4
R38
R39
R40
!i122 25
L0 9 0
R8
31
R41
R42
R43
!i113 1
R12
R13
vdac_driver
R0
R14
DXx4 work 18 dac_driver_sv_unit 0 22 Q;O@j=nhCSfZUh?@XPM6Y0
Z44 !s110 1601238058
R3
r1
!s85 0
!i10b 1
!s100 9EaZk?=CzM?lPffJBJIBM1
ImUhX8g:]Mc]OfGIag0Y8z0
!s105 dac_driver_sv_unit
S1
R4
Z45 w1601238055
Z46 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
Z47 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
!i122 29
L0 4 104
R8
31
Z48 !s108 1601238058.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
Z49 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
!i113 1
R12
R13
Xdac_driver_sv_unit
R0
R14
R44
VQ;O@j=nhCSfZUh?@XPM6Y0
r1
!s85 0
!i10b 1
!s100 0dW8^jfOg@ONmM1YWj<H>3
IQ;O@j=nhCSfZUh?@XPM6Y0
!i103 1
S1
R4
R45
R46
R47
!i122 29
Z50 L0 2 0
R8
31
R48
Z51 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
R49
!i113 1
R12
R13
vdac_driver_tb
R0
R14
DXx4 work 21 dac_driver_tb_sv_unit 0 22 ;nF1Am1A`zziG9I?d`;X>0
Z52 !s110 1601236833
R3
r1
!s85 0
!i10b 1
!s100 m<]f]BlahLXR262AV?8Q^1
IS=[@_>6]@W_@@mj6d5bnm0
!s105 dac_driver_tb_sv_unit
S1
R4
Z53 w1601236827
Z54 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
Z55 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
!i122 26
L0 7 194
R8
31
Z56 !s108 1601236833.000000
Z57 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
Z58 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
!i113 1
R12
R13
Xdac_driver_tb_sv_unit
R0
R14
R52
V;nF1Am1A`zziG9I?d`;X>0
r1
!s85 0
!i10b 1
!s100 61WJE2iNlGhX^]7=UQVz?1
I;nF1Am1A`zziG9I?d`;X>0
!i103 1
S1
R4
R53
R54
R55
!i122 26
L0 4 0
R8
31
R56
R57
R58
!i113 1
R12
R13
vFIFO_memory
R0
!s110 1601237568
!i10b 1
!s100 e?]h8LR1Ah3NlXg7h?^P^1
R2
I]=1;4R;;J>e@7fDHfQONI2
R3
S1
R4
w1601237564
8D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
!i122 28
L0 3 166
R8
r1
!s85 0
31
!s108 1601237568.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!i113 1
R12
R13
n@f@i@f@o_memory
Xfifo_wrappers_sv_unit
R0
R14
R16
Vb[cncePP@A8KYVF5W91FF0
r1
!s85 0
!i10b 1
!s100 k[8G25BBn]GGc[3YP9Zk[1
Ib[cncePP@A8KYVF5W91FF0
!i103 1
S1
R4
R18
R19
R20
!i122 27
R36
R8
31
R21
R22
R23
!i113 1
R12
R13
vgpio_fifo
R0
R14
R15
R16
R3
r1
!s85 0
!i10b 1
!s100 <I]MC6dAjU8E?^`QjK?NR2
I02lz;Z6W>z@;@XAzcQNcC0
R17
S1
R4
R18
R19
R20
!i122 27
L0 83 31
R8
31
R21
R22
R23
!i113 1
R12
R13
vGrayCounter
R0
R1
!i10b 1
!s100 KVJ5c8<CPKNYV`^9[J92j3
R2
IX96NdX14`3bZFRhZ]CL3L1
R3
S1
R4
R5
R6
R7
!i122 21
L0 120 27
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
n@gray@counter
Xrfsoc_config
R0
!s110 1601158453
!i10b 1
!s100 XnIjXOYEC0Q=M;>e1oASE3
R2
I3AO[H4S_1<R;j_4T;JI961
V3AO[H4S_1<R;j_4T;JI961
S1
R4
w1601158444
8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
!i122 4
L0 5 0
R8
r1
!s85 0
31
!s108 1601158453.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!i113 1
R12
R13
vrfsoc_pl_ctrl
R0
R14
DXx4 work 21 rfsoc_pl_ctrl_sv_unit 0 22 C=MF<lZ;`de=d24c5bb9;3
Z59 !s110 1601159125
R3
r1
!s85 0
!i10b 1
!s100 @Ag66OIVAh:C>[G1jmEZ23
IH>2Q9Z@Uk5Z39VRe:hkJn1
!s105 rfsoc_pl_ctrl_sv_unit
S1
R4
Z60 w1601159119
Z61 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
Z62 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
!i122 16
L0 4 282
R8
31
Z63 !s108 1601159125.000000
Z64 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
Z65 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_sv_unit
R0
R14
R59
VC=MF<lZ;`de=d24c5bb9;3
r1
!s85 0
!i10b 1
!s100 VFdT?lCKLe10e1HR>6JTV0
IC=MF<lZ;`de=d24c5bb9;3
!i103 1
S1
R4
R60
R61
R62
!i122 16
R50
R8
31
R63
R64
R65
!i113 1
R12
R13
vshift_register
R0
!s110 1601158411
!i10b 1
!s100 =Q:>bgIH45A<HNSEHX5LF0
R2
IMIMEnf^Y[4]mHfQWd1W]m0
R3
S1
R4
w1600836099
8D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
!i122 2
L0 3 66
R8
r1
!s85 0
31
!s108 1601158411.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!i113 1
R12
R13
