<div>
<table border="0">
  <tr>
    <td>
      <h1>Ao Zhou</h1>
      <p><b>Doctor</b></p>
      <p><b>computer science, Beihang University</b></p>
      <p><b>E-mail：425109310@qq.com</b></p>
      <p><b>Address：Beihang University, Beijing</b></p>
      <a href="/index.md">中文版</a>
    </td>
    <td width="25%">
      <img src="/za.png" width="100%">
    </td>
  </tr>
</table>
</div>


--- 

### Research interest
- GNN Acceleration
- Heterogeneous computing
- FPGA accelerator design
- NAS

### Publications

[1] <b>Zhou, Ao</b>, et al. "Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms." 2023 60th Design Automation Conference (DAC).

[2] <b>Zhou, Ao</b>, et al. "Brief Industry Paper: optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms." 2021 IEEE 27th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 2021.

[3] Dingcheng Yang, Wenjian Yu, Xiangyun Ding, <b>Ao Zhou</b>, Xiaoyi Wang. DP-Nets: Dynamic programming assisted quantization schemes for DNN compression and acceleration. *Integration*, 2021

[4] Dingcheng Yang, Wenjian Yu, <b>Ao Zhou</b>, Haoyuan Mu, Gary Yao, Xiaoyi Wang. DP-Net: Dynamic Programming Guided Deep Neural Network Compression. arXiv preprint arXiv:2003.09615, 2020

### Patents
[1] A CPU-FPGA-based random-walk heterogeneous computing system on large-scale graphs. 
[2] Graph neural network architecture search method and apparatus. 


### Others
[1] Contributor of the PyG framework 
