// Seed: 452990932
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wand id_13,
    input tri0 id_14,
    output tri1 id_15,
    input wire id_16,
    input tri1 id_17,
    input tri0 id_18,
    input wire id_19,
    output uwire id_20,
    output uwire id_21,
    input wand id_22,
    input supply1 id_23,
    input supply1 id_24,
    input tri id_25,
    output uwire id_26,
    input tri0 id_27,
    input wire id_28,
    input tri1 id_29
    , id_33,
    input uwire id_30,
    output tri1 id_31
);
endmodule
module module_1 #(
    parameter id_4  = 32'd8,
    parameter id_40 = 32'd97
) (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    output wor _id_4,
    output wor id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    inout wand id_10,
    input tri1 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    input tri1 id_15,
    input tri0 id_16,
    input tri0 id_17,
    output wand id_18,
    input wand id_19,
    input wire id_20,
    output wor id_21,
    output uwire id_22,
    output tri id_23,
    output supply1 id_24,
    input tri1 id_25,
    input supply1 id_26,
    output wand id_27,
    input wor id_28,
    input tri id_29,
    output tri id_30,
    output supply0 id_31,
    input wand id_32
    , id_75,
    output supply0 id_33,
    output wire id_34,
    input tri1 id_35,
    output supply0 id_36,
    output wor id_37,
    input supply1 id_38,
    input supply1 id_39,
    input tri1 _id_40,
    input supply0 id_41,
    input wor id_42,
    input wor id_43,
    output tri id_44,
    input tri0 id_45,
    output tri0 id_46,
    output uwire id_47,
    input wand id_48,
    output wand id_49,
    output tri id_50,
    input tri1 id_51,
    input supply0 id_52,
    input tri1 id_53,
    input wor id_54,
    input wire id_55,
    output uwire id_56
    , id_76,
    input wand id_57,
    input wand id_58,
    input uwire id_59,
    input wand id_60,
    input supply1 id_61,
    output uwire id_62,
    output uwire id_63,
    output tri0 id_64,
    output wand id_65,
    output wire id_66,
    input tri id_67,
    input supply1 id_68,
    input tri id_69,
    inout tri id_70,
    input uwire id_71,
    input supply1 id_72,
    output supply1 id_73
);
  wire [id_4 : 1] id_77;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_46,
      id_53,
      id_8,
      id_10,
      id_32,
      id_16,
      id_69,
      id_60,
      id_70,
      id_52,
      id_8,
      id_51,
      id_41,
      id_44,
      id_52,
      id_70,
      id_61,
      id_3,
      id_57,
      id_69,
      id_47,
      id_66,
      id_29,
      id_1,
      id_39,
      id_67,
      id_34,
      id_17,
      id_54,
      id_2,
      id_48,
      id_33
  );
  assign modCall_1.id_17 = 0;
  logic [id_40 : 1 'h0] id_78;
endmodule
