// Seed: 236011492
module module_0 (
    output wor id_0,
    input uwire id_1,
    output supply0 id_2,
    output wor id_3,
    input wand id_4,
    output wor id_5,
    input supply0 id_6
    , id_12,
    input wand id_7,
    output tri id_8,
    input wand id_9,
    input tri1 id_10
);
  always id_5 = {id_12{id_1}};
  wire id_13;
  assign id_12 = id_12 != 1;
  tri1 id_14;
  assign id_14 = 1;
  wire id_15;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12,
    output uwire id_13,
    output wire id_14,
    output uwire id_15
);
  assign id_14 = 1'd0;
  assign id_12 = 1;
  module_0(
      id_15, id_10, id_14, id_3, id_1, id_3, id_11, id_4, id_14, id_11, id_2
  );
endmodule
