digraph ProcessingElementControl {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_ProcessingElementControl {
  label="ProcessingElementControl"
  URL=""
  bgcolor="#FFF8DC"
  cluster_ProcessingElementControl_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_ProcessingElementControl_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_pSumEnqOrProduct_ready [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_ctrlPad_fromTopIO_pSumEnqOrProduct_ready" rank="0"]
     
cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_calFinish [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_ctrlPad_fromTopIO_calFinish" rank="0"]
     
cluster_ProcessingElementControl_io_ctrlTop_pSumEnqOrProduct_bits [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_ctrlTop_pSumEnqOrProduct_bits" rank="0"]
     
cluster_ProcessingElementControl_io_ctrlTop_doLoadEn [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_ctrlTop_doLoadEn" rank="0"]
     
cluster_ProcessingElementControl_io_ctrlTop_writeFinish [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_ctrlTop_writeFinish" rank="0"]
     
cluster_ProcessingElementControl_io_ctrlPad_doMACEn [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_ctrlPad_doMACEn" rank="1000"]
     
cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_pSumEnqOrProduct_bits [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_ctrlPad_fromTopIO_pSumEnqOrProduct_bits" rank="1000"]
     
cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_doLoadEn [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_ctrlPad_fromTopIO_doLoadEn" rank="1000"]
     
cluster_ProcessingElementControl_io_ctrlTop_pSumEnqOrProduct_ready [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_ctrlTop_pSumEnqOrProduct_ready" rank="1000"]
     
cluster_ProcessingElementControl_io_ctrlTop_calFinish [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_ctrlTop_calFinish" rank="1000"]
     
cluster_ProcessingElementControl_io_debugIO_peState [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_debugIO_peState" rank="1000"]
     
cluster_ProcessingElementControl_io_debugIO_doMACEnDebug [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_debugIO_doMACEnDebug" rank="1000"]
     
struct_cluster_ProcessingElementControl_stateMac [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>stateMac</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
cluster_ProcessingElementControl__T [label = "_T" shape="rectangle"]; 

op_eq_866 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_eq_867 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_and_868 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1189889694 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_543729198 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_869 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_6408699 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">1</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_500114070 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_870 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">1</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1223635851 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">2</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_400384198 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_871 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">2</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_741992039 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

  op_eq_869:out -> mux_543729198:select
  mux_6408699:out -> mux_543729198:in1
  cluster_ProcessingElementControl__T -> op_and_868:in1
  op_eq_870:out -> mux_500114070:select
  cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_calFinish -> cluster_ProcessingElementControl_io_ctrlTop_calFinish
  op_eq_867:out -> cluster_ProcessingElementControl_io_ctrlPad_doMACEn
  struct_cluster_ProcessingElementControl_stateMac:out -> op_eq_866:in1
  mux_400384198:out -> mux_500114070:in2
  op_eq_866:out -> cluster_ProcessingElementControl__T
  cluster_ProcessingElementControl_io_ctrlTop_writeFinish -> mux_1223635851:select
  struct_cluster_ProcessingElementControl_stateMac:out -> op_eq_867:in1
  struct_cluster_ProcessingElementControl_stateMac:out -> op_eq_870:in2
  cluster_ProcessingElementControl_io_ctrlTop_doLoadEn -> cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_doLoadEn
  mux_1223635851:out -> mux_500114070:in1
  cluster_ProcessingElementControl_io_ctrlTop_doLoadEn -> mux_6408699:select
  struct_cluster_ProcessingElementControl_stateMac:out -> mux_741992039:in2
  struct_cluster_ProcessingElementControl_stateMac:out -> op_eq_869:in2
  struct_cluster_ProcessingElementControl_stateMac:out -> op_eq_871:in2
  mux_543729198:out -> mux_1189889694:in2
  op_eq_871:out -> mux_400384198:select
  struct_cluster_ProcessingElementControl_stateMac:out -> mux_400384198:in2
  struct_cluster_ProcessingElementControl_stateMac:out -> mux_1223635851:in2
  mux_1189889694:out -> struct_cluster_ProcessingElementControl_stateMac:in
  cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_pSumEnqOrProduct_ready -> op_and_868:in2
  mux_500114070:out -> mux_543729198:in2
  cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_calFinish -> mux_741992039:select
  cluster_ProcessingElementControl_io_ctrlPad_doMACEn -> cluster_ProcessingElementControl_io_debugIO_doMACEnDebug
  cluster_ProcessingElementControl_io_ctrlTop_pSumEnqOrProduct_bits -> cluster_ProcessingElementControl_io_ctrlPad_fromTopIO_pSumEnqOrProduct_bits
  struct_cluster_ProcessingElementControl_stateMac:out -> mux_6408699:in2
  cluster_ProcessingElementControl_reset -> mux_1189889694:select
  struct_cluster_ProcessingElementControl_stateMac:out -> cluster_ProcessingElementControl_io_debugIO_peState
  op_and_868:out -> cluster_ProcessingElementControl_io_ctrlTop_pSumEnqOrProduct_ready
  mux_741992039:out -> mux_400384198:in1
  
  
}
     
}
