//------------------------------------------------------------
// DONOT MODIFY THIS FILE
// generated by JISHENGJU automatically
//------------------------------------------------------------

#ifndef PADCTRL_AONSYS_REG_OFFSET_DEFINE_H
#define PADCTRL_AONSYS_REG_OFFSET_DEFINE_H

#define PADCTRL_AONSYS_REG_BASE		0xFFF4A000

#define REG_AONSYS_PAD_CFG_001 (PADCTRL_AONSYS_REG_BASE + 0x0  )
#define REG_AONSYS_PAD_CFG_002 (PADCTRL_AONSYS_REG_BASE + 0x4  )
#define REG_AONSYS_PAD_CFG_005 (PADCTRL_AONSYS_REG_BASE + 0x10 )
#define REG_AONSYS_PAD_CFG_006 (PADCTRL_AONSYS_REG_BASE + 0x14 )
#define REG_AONSYS_PAD_CFG_007 (PADCTRL_AONSYS_REG_BASE + 0x18 )
#define REG_AONSYS_PAD_CFG_008 (PADCTRL_AONSYS_REG_BASE + 0x1c )
#define REG_AONSYS_PAD_CFG_009 (PADCTRL_AONSYS_REG_BASE + 0x20 )
#define REG_AONSYS_PAD_CFG_010 (PADCTRL_AONSYS_REG_BASE + 0x24 )
#define REG_AONSYS_PAD_CFG_011 (PADCTRL_AONSYS_REG_BASE + 0x28 )
#define REG_AONSYS_PAD_CFG_012 (PADCTRL_AONSYS_REG_BASE + 0x2c )
#define REG_AONSYS_PAD_CFG_013 (PADCTRL_AONSYS_REG_BASE + 0x30 )
#define REG_AONSYS_PAD_CFG_014 (PADCTRL_AONSYS_REG_BASE + 0x34 )
#define REG_AONSYS_PAD_CFG_015 (PADCTRL_AONSYS_REG_BASE + 0x38 )
#define REG_AONSYS_PAD_CFG_016 (PADCTRL_AONSYS_REG_BASE + 0x3c )
#define REG_AONSYS_PAD_CFG_017 (PADCTRL_AONSYS_REG_BASE + 0x40 )
#define REG_AONSYS_PAD_CFG_018 (PADCTRL_AONSYS_REG_BASE + 0x44 )
#define REG_AONSYS_PAD_CFG_019 (PADCTRL_AONSYS_REG_BASE + 0x48 )
#define REG_AONSYS_PAD_CFG_020 (PADCTRL_AONSYS_REG_BASE + 0x4c )
#define REG_AONSYS_PAD_CFG_021 (PADCTRL_AONSYS_REG_BASE + 0x50 )
#define REG_AONSYS_PAD_CFG_022 (PADCTRL_AONSYS_REG_BASE + 0x54 )
#define REG_AONSYS_PAD_CFG_023 (PADCTRL_AONSYS_REG_BASE + 0x58 )
#define REG_AONSYS_PAD_CFG_024 (PADCTRL_AONSYS_REG_BASE + 0x5c )
#define REG_AONSYS_MUX_CFG_001 (PADCTRL_AONSYS_REG_BASE + 0x400)
#define REG_AONSYS_MUX_CFG_002 (PADCTRL_AONSYS_REG_BASE + 0x404)
#define REG_AONSYS_MUX_CFG_003 (PADCTRL_AONSYS_REG_BASE + 0x408)
#define REG_AONSYS_MUX_CFG_004 (PADCTRL_AONSYS_REG_BASE + 0x40c)
#define REG_AONSYS_MUX_CFG_005 (PADCTRL_AONSYS_REG_BASE + 0x410)
#define REG_AONSYS_MUX_CFG_006 (PADCTRL_AONSYS_REG_BASE + 0x414)

#define PAD_CFG_001_DFLT_VAL  0x125
#define PAD_CFG_002_DFLT_VAL  0x1a0000
#define PAD_CFG_005_DFLT_VAL  0x2380000
#define PAD_CFG_006_DFLT_VAL  0x2080238
#define PAD_CFG_007_DFLT_VAL  0x2080238
#define PAD_CFG_008_DFLT_VAL  0x2380208
#define PAD_CFG_009_DFLT_VAL  0x2080218
#define PAD_CFG_010_DFLT_VAL  0x2180208
#define PAD_CFG_011_DFLT_VAL  0x2080208
#define PAD_CFG_012_DFLT_VAL  0x2080208
#define PAD_CFG_013_DFLT_VAL  0x2080208
#define PAD_CFG_014_DFLT_VAL  0x2080208
#define PAD_CFG_015_DFLT_VAL  0x2080208
#define PAD_CFG_016_DFLT_VAL  0x2080208
#define PAD_CFG_017_DFLT_VAL  0x2080208
#define PAD_CFG_018_DFLT_VAL  0x2080208
#define PAD_CFG_019_DFLT_VAL  0x2080208
#define PAD_CFG_020_DFLT_VAL  0x2080208
#define PAD_CFG_021_DFLT_VAL  0x2080208
#define PAD_CFG_022_DFLT_VAL  0x2080208
#define PAD_CFG_023_DFLT_VAL  0x2080208
#define PAD_CFG_024_DFLT_VAL  0x208
#define MUX_CFG_001_DFLT_VAL  0x0
#define MUX_CFG_002_DFLT_VAL  0x0
#define MUX_CFG_003_DFLT_VAL  0x0
#define MUX_CFG_004_DFLT_VAL  0x0
#define MUX_CFG_005_DFLT_VAL  0x0
#define MUX_CFG_006_DFLT_VAL  0x0


#endif