{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635035377869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635035377871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 18:29:37 2021 " "Processing started: Sat Oct 23 18:29:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635035377871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035377871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache -c cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache -c cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035377871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635035378024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635035378024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635035382207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035382207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(24) " "Verilog HDL information at cache.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1635035382213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635035382213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035382213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache " "Elaborating entity \"cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635035382249 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[31\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[31\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[30\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[30\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[29\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[29\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[28\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[28\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[27\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[27\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[26\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[26\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[25\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[25\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[24\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[24\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[23\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[23\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[22\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[22\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[21\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[21\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[20\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[20\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[19\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[19\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[18\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[18\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[17\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[17\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[16\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[16\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[15\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[15\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[14\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[14\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[13\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[13\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[12\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[12\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[11\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[11\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[10\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[10\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[9\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[9\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[8\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[8\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[7\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[7\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[6\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[6\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[5\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[5\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[4\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[4\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[3\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[3\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[2\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[2\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[1\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[1\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "byteena_a\[0\] cache.v(19) " "Verilog HDL warning at cache.v(19): assignments to byteena_a\[0\] create a combinational loop" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635035382250 "|cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:r " "Elaborating entity \"ram\" for hierarchy \"ram:r\"" {  } { { "cache.v" "r" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635035382274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:r\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:r\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635035382299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:r\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:r\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635035382301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:r\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:r\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 32 " "Parameter \"width_byteena_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635035382302 ""}  } { { "ram.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635035382302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8q1 " "Found entity 1: altsyncram_o8q1" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/db/altsyncram_o8q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635035382361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035382361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8q1 ram:r\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated " "Elaborating entity \"altsyncram_o8q1\" for hierarchy \"ram:r\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635035382361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[31\] " "Net \"byteena_a\[31\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[31\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[30\] " "Net \"byteena_a\[30\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[30\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[29\] " "Net \"byteena_a\[29\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[29\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[28\] " "Net \"byteena_a\[28\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[28\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[27\] " "Net \"byteena_a\[27\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[27\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[26\] " "Net \"byteena_a\[26\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[26\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[25\] " "Net \"byteena_a\[25\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[25\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[24\] " "Net \"byteena_a\[24\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[24\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[23\] " "Net \"byteena_a\[23\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[23\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[22\] " "Net \"byteena_a\[22\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[22\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[21\] " "Net \"byteena_a\[21\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[21\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[20\] " "Net \"byteena_a\[20\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[20\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[19\] " "Net \"byteena_a\[19\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[19\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[18\] " "Net \"byteena_a\[18\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[18\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[17\] " "Net \"byteena_a\[17\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[17\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[16\] " "Net \"byteena_a\[16\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[16\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[15\] " "Net \"byteena_a\[15\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[15\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[14\] " "Net \"byteena_a\[14\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[14\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[13\] " "Net \"byteena_a\[13\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[13\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[12\] " "Net \"byteena_a\[12\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[12\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[11\] " "Net \"byteena_a\[11\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[11\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[10\] " "Net \"byteena_a\[10\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[10\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[9\] " "Net \"byteena_a\[9\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[9\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[8\] " "Net \"byteena_a\[8\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[8\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[7\] " "Net \"byteena_a\[7\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[7\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[6\] " "Net \"byteena_a\[6\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[6\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "byteena_a\[5\] " "Net \"byteena_a\[5\]\" is missing source, defaulting to GND" {  } { { "cache.v" "byteena_a\[5\]" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635035382427 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1635035382427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635035382754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/caa746/engr-ece/CME433/Lab3/cache/output_files/cache.map.smsg " "Generated suppressed messages file /home/caa746/engr-ece/CME433/Lab3/cache/output_files/cache.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035382973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635035383124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635035383124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wroffset\[0\] " "No output dependent on input pin \"wroffset\[0\]\"" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635035383237 "|cache|wroffset[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wroffset\[1\] " "No output dependent on input pin \"wroffset\[1\]\"" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635035383237 "|cache|wroffset[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wroffset\[2\] " "No output dependent on input pin \"wroffset\[2\]\"" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635035383237 "|cache|wroffset[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wroffset\[3\] " "No output dependent on input pin \"wroffset\[3\]\"" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635035383237 "|cache|wroffset[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wroffset\[4\] " "No output dependent on input pin \"wroffset\[4\]\"" {  } { { "cache.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/cache/cache.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635035383237 "|cache|wroffset[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635035383237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "709 " "Implemented 709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635035383237 ""} { "Info" "ICUT_CUT_TM_OPINS" "264 " "Implemented 264 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635035383237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635035383237 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635035383237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635035383237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635035383268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 18:29:43 2021 " "Processing ended: Sat Oct 23 18:29:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635035383268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635035383268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635035383268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635035383268 ""}
