$date
  Mon Jun 24 02:06:45 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module signext_tb $end
$var reg 16 ! input[15:0] $end
$var reg 32 " output[31:0] $end
$scope module uut $end
$var reg 16 # input[15:0] $end
$var reg 32 $ output[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1111111111111111 !
b11111111111111111111111111111111 "
b1111111111111111 #
b11111111111111111111111111111111 $
#10000000
b1010101010101010 !
b11111111111111111010101010101010 "
b1010101010101010 #
b11111111111111111010101010101010 $
#20000000
b0101010101010101 !
b00000000000000000101010101010101 "
b0101010101010101 #
b00000000000000000101010101010101 $
#30000000
b0000000000000000 !
b00000000000000000000000000000000 "
b0000000000000000 #
b00000000000000000000000000000000 $
#40000000
