// Seed: 712630869
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3
);
  wor id_5;
  assign id_5 = 1;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd41
) (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    input supply1 _id_8,
    input wor id_9
);
  assign id_6 = 1 < id_8;
  logic [7:0][1 'b0 : id_8] id_11;
  assign id_3 = id_5 ? id_11 : id_9;
  assign id_0 = -1;
  wire id_12;
  assign id_11[-1] = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_9
  );
  assign modCall_1.id_3 = 0;
  wor id_13 = id_11 == id_9;
endmodule
