Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Feb  7 17:21:28 2018

drc -z six_bit_top_module.ncd six_bit_top_module.pcf

WARNING:PhysDesignRules:367 - The signal <PB5_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
