

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:42:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 6 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp_out_data_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tmp_out_keep_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp_out_strb_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'tmp_out_user_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'tmp_out_id_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp_out_dest_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_out_data_V_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp_out_data_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp_out_keep_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp_out_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_out_user_V_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp_out_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_out_id_V_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp_out_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp_out_dest_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.52ns)   --->   "%empty = add i64 %coefs_read, i64 4"   --->   Operation 19 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln0 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63"   --->   Operation 20 'partselect' 'trunc_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:59]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (7.30ns)   --->   "%targetBlock = call i2 @equalizer_Pipeline_Running_Loop, i32 %gmem, i62 %trunc_ln, i62 %trunc_ln0, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i1 %tmp_out_dest_V_loc, i1 %tmp_out_id_V_loc, i1 %tmp_out_user_V_loc, i4 %tmp_out_strb_V_loc, i4 %tmp_out_keep_V_loc, i32 %tmp_out_data_V_loc, i1 %tmp_out_dest_V_1_loc, i1 %tmp_out_id_V_1_loc, i1 %tmp_out_user_V_1_loc, i4 %tmp_out_strb_V_1_loc, i4 %tmp_out_keep_V_1_loc, i32 %tmp_out_data_V_1_loc, i32 %signal_shift_reg_31, i32 %signal_shift_reg_30, i32 %signal_shift_reg_29, i32 %signal_shift_reg_28, i32 %signal_shift_reg_27, i32 %signal_shift_reg_26, i32 %signal_shift_reg_25, i32 %signal_shift_reg_24, i32 %signal_shift_reg_23, i32 %signal_shift_reg_22, i32 %signal_shift_reg_21, i32 %signal_shift_reg_20, i32 %signal_shift_reg_19, i32 %signal_shift_reg_18, i32 %signal_shift_reg_17, i32 %signal_shift_reg_16, i32 %signal_shift_reg_15, i32 %signal_shift_reg_14, i32 %signal_shift_reg_13, i32 %signal_shift_reg_12, i32 %signal_shift_reg_11, i32 %signal_shift_reg_10, i32 %signal_shift_reg_9, i32 %signal_shift_reg_8, i32 %signal_shift_reg_7, i32 %signal_shift_reg_6, i32 %signal_shift_reg_5, i32 %signal_shift_reg_4, i32 %signal_shift_reg_3, i32 %signal_shift_reg_2, i32 %signal_shift_reg_1, i32 %signal_shift_reg_0" [equalizer.cpp:59]   --->   Operation 23 'call' 'targetBlock' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 24 [1/2] (4.37ns)   --->   "%targetBlock = call i2 @equalizer_Pipeline_Running_Loop, i32 %gmem, i62 %trunc_ln, i62 %trunc_ln0, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i1 %tmp_out_dest_V_loc, i1 %tmp_out_id_V_loc, i1 %tmp_out_user_V_loc, i4 %tmp_out_strb_V_loc, i4 %tmp_out_keep_V_loc, i32 %tmp_out_data_V_loc, i1 %tmp_out_dest_V_1_loc, i1 %tmp_out_id_V_1_loc, i1 %tmp_out_user_V_1_loc, i4 %tmp_out_strb_V_1_loc, i4 %tmp_out_keep_V_1_loc, i32 %tmp_out_data_V_1_loc, i32 %signal_shift_reg_31, i32 %signal_shift_reg_30, i32 %signal_shift_reg_29, i32 %signal_shift_reg_28, i32 %signal_shift_reg_27, i32 %signal_shift_reg_26, i32 %signal_shift_reg_25, i32 %signal_shift_reg_24, i32 %signal_shift_reg_23, i32 %signal_shift_reg_22, i32 %signal_shift_reg_21, i32 %signal_shift_reg_20, i32 %signal_shift_reg_19, i32 %signal_shift_reg_18, i32 %signal_shift_reg_17, i32 %signal_shift_reg_16, i32 %signal_shift_reg_15, i32 %signal_shift_reg_14, i32 %signal_shift_reg_13, i32 %signal_shift_reg_12, i32 %signal_shift_reg_11, i32 %signal_shift_reg_10, i32 %signal_shift_reg_9, i32 %signal_shift_reg_8, i32 %signal_shift_reg_7, i32 %signal_shift_reg_6, i32 %signal_shift_reg_5, i32 %signal_shift_reg_4, i32 %signal_shift_reg_3, i32 %signal_shift_reg_2, i32 %signal_shift_reg_1, i32 %signal_shift_reg_0" [equalizer.cpp:59]   --->   Operation 24 'call' 'targetBlock' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %targetBlock, i32 1" [equalizer.cpp:59]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_loc_load = load i1 %tmp_out_dest_V_loc"   --->   Operation 26 'load' 'tmp_out_dest_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_out_id_V_loc_load = load i1 %tmp_out_id_V_loc"   --->   Operation 27 'load' 'tmp_out_id_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_out_user_V_loc_load = load i1 %tmp_out_user_V_loc"   --->   Operation 28 'load' 'tmp_out_user_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_loc_load = load i4 %tmp_out_strb_V_loc"   --->   Operation 29 'load' 'tmp_out_strb_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_loc_load = load i4 %tmp_out_keep_V_loc"   --->   Operation 30 'load' 'tmp_out_keep_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_data_V_loc_load = load i32 %tmp_out_data_V_loc"   --->   Operation 31 'load' 'tmp_out_data_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1_loc_load = load i1 %tmp_out_dest_V_1_loc"   --->   Operation 32 'load' 'tmp_out_dest_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1_loc_load = load i1 %tmp_out_id_V_1_loc"   --->   Operation 33 'load' 'tmp_out_id_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1_loc_load = load i1 %tmp_out_user_V_1_loc"   --->   Operation 34 'load' 'tmp_out_user_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1_loc_load = load i4 %tmp_out_strb_V_1_loc"   --->   Operation 35 'load' 'tmp_out_strb_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1_loc_load = load i4 %tmp_out_keep_V_1_loc"   --->   Operation 36 'load' 'tmp_out_keep_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1_loc_load = load i32 %tmp_out_data_V_1_loc"   --->   Operation 37 'load' 'tmp_out_data_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.99ns)   --->   "%tmp_dest_V = select i1 %tmp, i1 %tmp_out_dest_V_1_loc_load, i1 %tmp_out_dest_V_loc_load" [equalizer.cpp:59]   --->   Operation 39 'select' 'tmp_dest_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.99ns)   --->   "%tmp_id_V = select i1 %tmp, i1 %tmp_out_id_V_1_loc_load, i1 %tmp_out_id_V_loc_load" [equalizer.cpp:59]   --->   Operation 40 'select' 'tmp_id_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.99ns)   --->   "%tmp_user_V = select i1 %tmp, i1 %tmp_out_user_V_1_loc_load, i1 %tmp_out_user_V_loc_load" [equalizer.cpp:59]   --->   Operation 41 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.02ns)   --->   "%tmp_strb_V = select i1 %tmp, i4 %tmp_out_strb_V_1_loc_load, i4 %tmp_out_strb_V_loc_load" [equalizer.cpp:59]   --->   Operation 42 'select' 'tmp_strb_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.02ns)   --->   "%tmp_keep_V = select i1 %tmp, i4 %tmp_out_keep_V_1_loc_load, i4 %tmp_out_keep_V_loc_load" [equalizer.cpp:59]   --->   Operation 43 'select' 'tmp_keep_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.69ns)   --->   "%tmp_data_V = select i1 %tmp, i32 %tmp_out_data_V_1_loc_load, i32 %tmp_out_data_V_loc_load" [equalizer.cpp:59]   --->   Operation 44 'select' 'tmp_data_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 1, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 45 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [equalizer.cpp:3]   --->   Operation 46 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 47 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 99, void @empty_9, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 1, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 68 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [equalizer.cpp:90]   --->   Operation 69 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	s_axi read operation ('coefs_read') on port 'coefs' [49]  (1 ns)
	'add' operation ('empty') [84]  (3.52 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('targetBlock', equalizer.cpp:59) to 'equalizer_Pipeline_Running_Loop' [88]  (7.3 ns)

 <State 3>: 4.37ns
The critical path consists of the following:
	'call' operation ('targetBlock', equalizer.cpp:59) to 'equalizer_Pipeline_Running_Loop' [88]  (4.37 ns)

 <State 4>: 1.02ns
The critical path consists of the following:
	'load' operation ('tmp_out_strb_V_loc_load') on local variable 'tmp_out_strb_V_loc' [92]  (0 ns)
	'select' operation ('tmp.strb.V', equalizer.cpp:59) [106]  (1.02 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
