Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 19:44:50 2022
| Host         : LAPTOP-9GJB53N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParCoGli_timing_summary_routed.rpt -pb ParCoGli_timing_summary_routed.pb -rpx ParCoGli_timing_summary_routed.rpx -warn_on_violation
| Design       : ParCoGli
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
LUTAR-1    Warning   LUT drives async reset alert      1           
TIMING-18  Warning   Missing input or output delay     13          
TIMING-20  Warning   Non-clocked latch                 27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (864)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (864)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[11]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[12]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[13]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[15]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[16]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[17]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[18]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[19]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[20]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[21]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[22]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[31]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.134        0.000                      0                  914        0.054        0.000                      0                  914        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.134        0.000                      0                  914        0.054        0.000                      0                  914        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.596ns (24.512%)  route 4.915ns (75.488%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.371    11.649    InyectorGlucosa/estado_anterior0
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_anterior_reg[0]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.596ns (24.512%)  route 4.915ns (75.488%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.371    11.649    InyectorGlucosa/estado_anterior0
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_anterior_reg[1]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.596ns (24.512%)  route 4.915ns (75.488%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.371    11.649    InyectorGlucosa/estado_anterior0
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[2]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_anterior_reg[2]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_anterior_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.596ns (24.512%)  route 4.915ns (75.488%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.371    11.649    InyectorGlucosa/estado_anterior0
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X1Y25          FDRE                                         r  InyectorGlucosa/estado_anterior_reg[3]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_anterior_reg[3]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.596ns (25.246%)  route 4.726ns (74.754%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.181    11.460    InyectorGlucosa/estado_anterior0
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[0]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.596ns (25.246%)  route 4.726ns (74.754%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.181    11.460    InyectorGlucosa/estado_anterior0
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.596ns (25.246%)  route 4.726ns (74.754%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.181    11.460    InyectorGlucosa/estado_anterior0
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[2]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.596ns (25.246%)  route 4.726ns (74.754%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.617     5.138    InyectorGlucosa/CLK
    SLICE_X0Y82          FDRE                                         r  InyectorGlucosa/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  InyectorGlucosa/divisor_reg[3]/Q
                         net (fo=3, routed)           0.827     6.421    InyectorGlucosa/divisor_reg[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  InyectorGlucosa/estado_anterior1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.545    InyectorGlucosa/estado_anterior1_carry_i_6__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  InyectorGlucosa/estado_anterior1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    InyectorGlucosa/estado_anterior1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.718     8.154    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          3.181    11.460    InyectorGlucosa/estado_anterior0
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.502    14.843    InyectorGlucosa/CLK
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.783    InyectorGlucosa/estado_reg[3]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 divisor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.544ns (25.602%)  route 4.487ns (74.398%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.742     5.263    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 r  divisor_reg[11]/Q
                         net (fo=3, routed)           0.808     6.590    divisor_reg[11]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.714 r  divisor[0]_i_22/O
                         net (fo=1, routed)           0.000     6.714    divisor[0]_i_22_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.264 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.264    divisor_reg[0]_i_12_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.378    divisor_reg[0]_i_3_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  divisor_reg[0]_i_1__1/CO[3]
                         net (fo=106, routed)         2.579    10.071    leoGlucosaOInsulina0
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.124    10.195 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.100    11.294    tiempoinyectoInsGlargina
    SLICE_X5Y93          FDSE                                         r  tiempoinyectoInsGlargina_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y93          FDSE                                         r  tiempoinyectoInsGlargina_reg[0]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X5Y93          FDSE (Setup_fdse_C_CE)      -0.205    14.794    tiempoinyectoInsGlargina_reg[0]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 divisor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.544ns (25.602%)  route 4.487ns (74.398%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.742     5.263    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 r  divisor_reg[11]/Q
                         net (fo=3, routed)           0.808     6.590    divisor_reg[11]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.714 r  divisor[0]_i_22/O
                         net (fo=1, routed)           0.000     6.714    divisor[0]_i_22_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.264 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.264    divisor_reg[0]_i_12_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.378    divisor_reg[0]_i_3_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  divisor_reg[0]_i_1__1/CO[3]
                         net (fo=106, routed)         2.579    10.071    leoGlucosaOInsulina0
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.124    10.195 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.100    11.294    tiempoinyectoInsGlargina
    SLICE_X5Y93          FDRE                                         r  tiempoinyectoInsGlargina_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tiempoinyectoInsGlargina_reg[1]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.794    tiempoinyectoInsGlargina_reg[1]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  divisor_reg[2]/Q
                         net (fo=3, routed)           0.127     1.739    divisor_reg[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  divisor_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    divisor_reg[0]_i_2__0_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  divisor_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    divisor_reg[4]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.988 r  divisor_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.988    divisor_reg[8]_i_1__2_n_7
    SLICE_X10Y100        FDRE                                         r  divisor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.922     2.050    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  divisor_reg[8]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.935    divisor_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 leoGlucosaOInsulina_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leoGlucosaOInsulina_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.904%)  route 0.138ns (25.096%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  leoGlucosaOInsulina_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  leoGlucosaOInsulina_reg[10]/Q
                         net (fo=3, routed)           0.138     1.777    leoGlucosaOInsulina_reg[10]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  leoGlucosaOInsulina_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    leoGlucosaOInsulina_reg[8]_i_1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  leoGlucosaOInsulina_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    leoGlucosaOInsulina_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  leoGlucosaOInsulina_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    leoGlucosaOInsulina_reg[16]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  leoGlucosaOInsulina_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.949     2.077    clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  leoGlucosaOInsulina_reg[16]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.962    leoGlucosaOInsulina_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  divisor_reg[2]/Q
                         net (fo=3, routed)           0.127     1.739    divisor_reg[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  divisor_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    divisor_reg[0]_i_2__0_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  divisor_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    divisor_reg[4]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.001 r  divisor_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.001    divisor_reg[8]_i_1__2_n_5
    SLICE_X10Y100        FDRE                                         r  divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.922     2.050    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  divisor_reg[10]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.935    divisor_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tiempoinyectoGlucosa_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tiempoinyectoGlucosa_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  tiempoinyectoGlucosa_reg[19]/Q
                         net (fo=2, routed)           0.172     1.790    tiempoinyectoGlucosa_reg[19]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  tiempoinyectoGlucosa[16]_i_6/O
                         net (fo=1, routed)           0.000     1.835    tiempoinyectoGlucosa[16]_i_6_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  tiempoinyectoGlucosa_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    tiempoinyectoGlucosa_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.005 r  tiempoinyectoGlucosa_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    tiempoinyectoGlucosa_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  tiempoinyectoGlucosa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tiempoinyectoGlucosa_reg[20]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    tiempoinyectoGlucosa_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 leoGlucosaOInsulina_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leoGlucosaOInsulina_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.426ns (75.482%)  route 0.138ns (24.518%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  leoGlucosaOInsulina_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  leoGlucosaOInsulina_reg[10]/Q
                         net (fo=3, routed)           0.138     1.777    leoGlucosaOInsulina_reg[10]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  leoGlucosaOInsulina_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    leoGlucosaOInsulina_reg[8]_i_1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  leoGlucosaOInsulina_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    leoGlucosaOInsulina_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  leoGlucosaOInsulina_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    leoGlucosaOInsulina_reg[16]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  leoGlucosaOInsulina_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.949     2.077    clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  leoGlucosaOInsulina_reg[18]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.962    leoGlucosaOInsulina_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tiempoinyectoGlucosa_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  tiempoinyectoGlucosa_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  tiempoinyectoGlucosa_reg[19]/Q
                         net (fo=2, routed)           0.172     1.790    tiempoinyectoGlucosa_reg[19]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  tiempoinyectoGlucosa[16]_i_6/O
                         net (fo=1, routed)           0.000     1.835    tiempoinyectoGlucosa[16]_i_6_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  tiempoinyectoGlucosa_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    tiempoinyectoGlucosa_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.016 r  tiempoinyectoGlucosa_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    tiempoinyectoGlucosa_reg[20]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  tiempoinyectoGlucosa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tiempoinyectoGlucosa_reg[22]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    tiempoinyectoGlucosa_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  divisor_reg[2]/Q
                         net (fo=3, routed)           0.127     1.739    divisor_reg[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  divisor_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    divisor_reg[0]_i_2__0_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  divisor_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    divisor_reg[4]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.024 r  divisor_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.024    divisor_reg[8]_i_1__2_n_6
    SLICE_X10Y100        FDRE                                         r  divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.922     2.050    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  divisor_reg[9]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.935    divisor_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  divisor_reg[2]/Q
                         net (fo=3, routed)           0.127     1.739    divisor_reg[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  divisor_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    divisor_reg[0]_i_2__0_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  divisor_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    divisor_reg[4]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.026 r  divisor_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.026    divisor_reg[8]_i_1__2_n_4
    SLICE_X10Y100        FDRE                                         r  divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.922     2.050    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  divisor_reg[11]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.935    divisor_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  divisor_reg[2]/Q
                         net (fo=3, routed)           0.127     1.739    divisor_reg[2]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  divisor_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    divisor_reg[0]_i_2__0_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  divisor_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    divisor_reg[4]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  divisor_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    divisor_reg[8]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  divisor_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.028    divisor_reg[12]_i_1__2_n_7
    SLICE_X10Y101        FDRE                                         r  divisor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.922     2.050    clk_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  divisor_reg[12]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     1.935    divisor_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 leoGlucosaOInsulina_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leoGlucosaOInsulina_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.449ns (76.442%)  route 0.138ns (23.558%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  leoGlucosaOInsulina_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  leoGlucosaOInsulina_reg[10]/Q
                         net (fo=3, routed)           0.138     1.777    leoGlucosaOInsulina_reg[10]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  leoGlucosaOInsulina_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    leoGlucosaOInsulina_reg[8]_i_1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  leoGlucosaOInsulina_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    leoGlucosaOInsulina_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  leoGlucosaOInsulina_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    leoGlucosaOInsulina_reg[16]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  leoGlucosaOInsulina_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.949     2.077    clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  leoGlucosaOInsulina_reg[17]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.962    leoGlucosaOInsulina_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      uut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y98   divisor_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y100  divisor_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y100  divisor_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y101  divisor_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y101  divisor_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y101  divisor_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y101  divisor_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y102  divisor_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y98   divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y98   divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y98   divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y98   divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y100  divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y101  divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 5.322ns (61.431%)  route 3.341ns (38.569%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.432     2.884    sNGlucosa_IBUF
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.036 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.909     4.945    ledRGB_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.718     8.663 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.663    ledRGB[1]
    L2                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 5.067ns (63.472%)  route 2.916ns (36.528%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 f  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.244     2.679    sNGlargina_IBUF
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.803 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.475    ledRGB_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508     7.983 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.983    ledRGB[2]
    J2                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 5.081ns (63.939%)  route 2.866ns (36.061%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.201     2.653    sNGlucosa_IBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.777 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.442    ledRGB_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     7.947 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.947    ledRGB[0]
    J1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.895ns (28.670%)  route 2.227ns (71.330%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  nivelGlucosa_reg[12]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  nivelGlucosa_reg[12]/Q
                         net (fo=1, routed)           0.661     1.286    nivelGlucosa[12]
    SLICE_X8Y95          LUT5 (Prop_lut5_I1_O)        0.124     1.410 f  nivelGlucemico_reg[1]_i_4/O
                         net (fo=2, routed)           1.011     2.421    nivelGlucemico_reg[1]_i_4_n_0
    SLICE_X8Y96          LUT3 (Prop_lut3_I2_O)        0.146     2.567 r  nivelGlucemico_reg[0]_i_1/O
                         net (fo=1, routed)           0.555     3.122    L
    SLICE_X7Y96          LDCE                                         r  nivelGlucemico_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.118ns  (logic 0.873ns (27.997%)  route 2.245ns (72.003%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          LDCE                         0.000     0.000 r  nivelGlucosa_reg[5]/G
    SLICE_X8Y94          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  nivelGlucosa_reg[5]/Q
                         net (fo=2, routed)           1.012     1.637    nivelGlucosa[5]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     1.761 r  nivelGlucemico_reg[1]_i_3/O
                         net (fo=1, routed)           0.680     2.441    nivelGlucemico_reg[1]_i_3_n_0
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.124     2.565 r  nivelGlucemico_reg[1]_i_1/O
                         net (fo=1, routed)           0.553     3.118    nivelGlucemico__0[1]
    SLICE_X7Y96          LDCE                                         r  nivelGlucemico_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucosa_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.221ns (32.151%)  route 0.466ns (67.849%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          LDCE                         0.000     0.000 r  nivelGlucosa_reg[10]/G
    SLICE_X8Y94          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  nivelGlucosa_reg[10]/Q
                         net (fo=2, routed)           0.223     0.401    nivelGlucosa[10]
    SLICE_X8Y96          LUT3 (Prop_lut3_I0_O)        0.043     0.444 r  nivelGlucemico_reg[0]_i_1/O
                         net (fo=1, routed)           0.243     0.687    L
    SLICE_X7Y96          LDCE                                         r  nivelGlucemico_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.223ns (32.395%)  route 0.465ns (67.605%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          LDCE                         0.000     0.000 r  nivelGlucosa_reg[10]/G
    SLICE_X8Y94          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  nivelGlucosa_reg[10]/Q
                         net (fo=2, routed)           0.223     0.401    nivelGlucosa[10]
    SLICE_X8Y96          LUT3 (Prop_lut3_I0_O)        0.045     0.446 r  nivelGlucemico_reg[1]_i_1/O
                         net (fo=1, routed)           0.242     0.688    nivelGlucemico__0[1]
    SLICE_X7Y96          LDCE                                         r  nivelGlucemico_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.472ns (69.398%)  route 0.649ns (30.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.322     0.540    sNLispro_IBUF
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045     0.585 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.912    ledRGB_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     2.121 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.121    ledRGB[2]
    J2                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.471ns (64.815%)  route 0.799ns (35.185%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           0.467     0.687    sNGlucosa_IBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.732 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.064    ledRGB_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.270 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.270    ledRGB[0]
    J1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.545ns (67.490%)  route 0.744ns (32.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.322     0.540    sNLispro_IBUF
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.048     0.588 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.010    ledRGB_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.279     2.289 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.289    ledRGB[1]
    L2                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buzzy/buzz_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.025ns (53.195%)  route 3.542ns (46.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.623     5.144    Buzzy/CLK
    SLICE_X6Y93          FDRE                                         r  Buzzy/buzz_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Buzzy/buzz_int_reg/Q
                         net (fo=2, routed)           3.542     9.203    buzzer_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507    12.710 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.710    buzzer
    G3                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 4.083ns (67.500%)  route 1.966ns (32.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsLispro/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  InyectorbombaInsLispro/estado_reg[3]/Q
                         net (fo=2, routed)           1.966     7.698    bombaInsLispro_OBUF[3]
    C16                  OBUF (Prop_obuf_I_O)         3.664    11.362 r  bombaInsLispro_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.362    bombaInsLispro[3]
    C16                                                               r  bombaInsLispro[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.976ns (65.713%)  route 2.075ns (34.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsGlargina/estado_reg[0]/Q
                         net (fo=2, routed)           2.075     7.841    bombaInsGlargina_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.361 r  bombaInsGlargina_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.361    bombaInsGlargina[0]
    A14                                                               r  bombaInsGlargina[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.094ns (68.712%)  route 1.864ns (31.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsGlargina/estado_reg[3]/Q
                         net (fo=2, routed)           1.864     7.594    bombaInsGlargina_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.675    11.269 r  bombaInsGlargina_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.269    bombaInsGlargina[3]
    B16                                                               r  bombaInsGlargina[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.102ns (69.163%)  route 1.829ns (30.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsLispro/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsLispro/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  InyectorbombaInsLispro/estado_reg[1]/Q
                         net (fo=2, routed)           1.829     7.561    bombaInsLispro_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.244 r  bombaInsLispro_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.244    bombaInsLispro[1]
    A17                                                               r  bombaInsLispro[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.071ns  (logic 4.105ns (67.617%)  route 1.966ns (32.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.618     5.139    InyectorGlucosa/CLK
    SLICE_X0Y25          FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  InyectorGlucosa/estado_reg[3]/Q
                         net (fo=2, routed)           1.966     7.524    bombaGlucosa_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.686    11.210 r  bombaGlucosa_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.210    bombaGlucosa[3]
    P18                                                               r  bombaGlucosa[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 3.959ns (67.335%)  route 1.921ns (32.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsLispro/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsLispro/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  InyectorbombaInsLispro/estado_reg[0]/Q
                         net (fo=2, routed)           1.921     7.690    bombaInsLispro_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.193 r  bombaInsLispro_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.193    bombaInsLispro[0]
    A15                                                               r  bombaInsLispro[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.981ns (68.149%)  route 1.861ns (31.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsGlargina/estado_reg[2]/Q
                         net (fo=2, routed)           1.861     7.627    bombaInsGlargina_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.152 r  bombaInsGlargina_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.152    bombaInsGlargina[2]
    B15                                                               r  bombaInsGlargina[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 4.106ns (70.527%)  route 1.716ns (29.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsGlargina/estado_reg[1]/Q
                         net (fo=2, routed)           1.716     7.445    bombaInsGlargina_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.132 r  bombaInsGlargina_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.132    bombaInsGlargina[1]
    A16                                                               r  bombaInsGlargina[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.961ns (68.230%)  route 1.844ns (31.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.792     5.313    InyectorbombaInsLispro/CLK
    SLICE_X0Y127         FDRE                                         r  InyectorbombaInsLispro/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  InyectorbombaInsLispro/estado_reg[2]/Q
                         net (fo=2, routed)           1.844     7.614    bombaInsLispro_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.118 r  bombaInsLispro_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.118    bombaInsLispro[2]
    C15                                                               r  bombaInsLispro[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.256ns (33.111%)  route 0.517ns (66.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.687 r  uut/U0/DO[10]
                         net (fo=2, routed)           0.517     2.204    do_out[10]
    SLICE_X9Y94          LDCE                                         r  nivelInsulina_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.256ns (32.812%)  route 0.524ns (67.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.687 r  uut/U0/DO[7]
                         net (fo=2, routed)           0.524     2.211    do_out[7]
    SLICE_X8Y94          LDCE                                         r  nivelGlucosa_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.256ns (32.765%)  route 0.525ns (67.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.687 r  uut/U0/DO[9]
                         net (fo=2, routed)           0.525     2.213    do_out[9]
    SLICE_X8Y94          LDCE                                         r  nivelGlucosa_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edaddr_in_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.209ns (28.073%)  route 0.535ns (71.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  leoGlucosaOInsulina_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  leoGlucosaOInsulina_reg[0]/Q
                         net (fo=7, routed)           0.271     1.909    leoGlucosaOInsulina_reg[0]
    SLICE_X9Y96          LUT4 (Prop_lut4_I3_O)        0.045     1.954 f  nivelInsulina_reg[15]_i_1/O
                         net (fo=13, routed)          0.264     2.219    nivelInsulina_reg[15]_i_1_n_0
    SLICE_X10Y93         LDCE                                         f  edaddr_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.256ns (32.391%)  route 0.534ns (67.609%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.687 r  uut/U0/DO[13]
                         net (fo=2, routed)           0.534     2.222    do_out[13]
    SLICE_X9Y95          LDCE                                         r  nivelInsulina_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.256ns (32.210%)  route 0.539ns (67.790%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.687 r  uut/U0/DO[8]
                         net (fo=2, routed)           0.539     2.226    do_out[8]
    SLICE_X9Y94          LDCE                                         r  nivelInsulina_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.256ns (30.933%)  route 0.572ns (69.067%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256     1.687 r  uut/U0/DO[6]
                         net (fo=2, routed)           0.572     2.259    do_out[6]
    SLICE_X10Y95         LDCE                                         r  nivelGlucosa_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.256ns (30.754%)  route 0.576ns (69.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.687 r  uut/U0/DO[15]
                         net (fo=2, routed)           0.576     2.264    do_out[15]
    SLICE_X10Y95         LDCE                                         r  nivelGlucosa_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.256ns (30.730%)  route 0.577ns (69.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.687 r  uut/U0/DO[7]
                         net (fo=2, routed)           0.577     2.264    do_out[7]
    SLICE_X9Y93          LDCE                                         r  nivelInsulina_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.256ns (30.716%)  route 0.577ns (69.284%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.687 r  uut/U0/DO[10]
                         net (fo=2, routed)           0.577     2.265    do_out[10]
    SLICE_X8Y94          LDCE                                         r  nivelGlucosa_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.055ns (18.818%)  route 4.551ns (81.182%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.099     5.606    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[25]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.055ns (18.818%)  route 4.551ns (81.182%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.099     5.606    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[26]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.055ns (18.818%)  route 4.551ns (81.182%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.099     5.606    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[27]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.055ns (18.818%)  route 4.551ns (81.182%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.099     5.606    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  tiempoinyectoInsLispro_reg[28]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 1.055ns (19.317%)  route 4.407ns (80.683%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.955     5.462    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  tiempoinyectoInsLispro_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  tiempoinyectoInsLispro_reg[1]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 1.055ns (19.317%)  route 4.407ns (80.683%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.955     5.462    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  tiempoinyectoInsLispro_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  tiempoinyectoInsLispro_reg[3]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 1.055ns (19.317%)  route 4.407ns (80.683%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.955     5.462    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  tiempoinyectoInsLispro_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  tiempoinyectoInsLispro_reg[4]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.055ns (19.793%)  route 4.275ns (80.207%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.823     5.330    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  tiempoinyectoInsLispro_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  tiempoinyectoInsLispro_reg[5]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.055ns (19.793%)  route 4.275ns (80.207%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.823     5.330    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  tiempoinyectoInsLispro_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  tiempoinyectoInsLispro_reg[6]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.055ns (19.793%)  route 4.275ns (80.207%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LDCE                         0.000     0.000 r  nivelInsulina_reg[13]/G
    SLICE_X9Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[13]/Q
                         net (fo=1, routed)           0.656     1.215    nivelInsulina[13]
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.124     1.339 f  inyectoInsGlargina_i_3/O
                         net (fo=1, routed)           1.072     2.411    inyectoInsGlargina_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.535 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           1.055     3.591    L3
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.668     4.383    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.823     5.330    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  tiempoinyectoInsLispro_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  tiempoinyectoInsLispro_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.158ns (42.588%)  route 0.213ns (57.412%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.213     0.371    Buzzy/Q[1]
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[28]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.158ns (42.588%)  route 0.213ns (57.412%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.213     0.371    Buzzy/Q[1]
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[29]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.158ns (42.588%)  route 0.213ns (57.412%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.213     0.371    Buzzy/Q[1]
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[30]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.158ns (42.588%)  route 0.213ns (57.412%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.213     0.371    Buzzy/Q[1]
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y94          FDRE                                         r  Buzzy/divisor_reg[31]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.496%)  route 0.287ns (64.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.287     0.445    Buzzy/Q[1]
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[24]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.496%)  route 0.287ns (64.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.287     0.445    Buzzy/Q[1]
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[25]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.496%)  route 0.287ns (64.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.287     0.445    Buzzy/Q[1]
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[26]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.496%)  route 0.287ns (64.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.287     0.445    Buzzy/Q[1]
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X4Y93          FDRE                                         r  Buzzy/divisor_reg[27]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/buzz_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.203ns (44.861%)  route 0.250ns (55.139%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.250     0.408    Buzzy/Q[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.453 r  Buzzy/buzz_int_i_1/O
                         net (fo=1, routed)           0.000     0.453    Buzzy/buzz_int_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  Buzzy/buzz_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    Buzzy/CLK
    SLICE_X6Y93          FDRE                                         r  Buzzy/buzz_int_reg/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.203ns (44.677%)  route 0.251ns (55.323%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          LDCE                         0.000     0.000 r  nivelGlucemico_reg[0]/G
    SLICE_X7Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[0]/Q
                         net (fo=10, routed)          0.251     0.409    nivelGlucemico[0]
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.454 r  nivelGlucemicoPrevio[0]_i_1/O
                         net (fo=1, routed)           0.000     0.454    nivelGlucemicoPrevio[0]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  nivelGlucemicoPrevio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  nivelGlucemicoPrevio_reg[0]/C





