// Seed: 4012130616
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input supply1 id_3
);
endmodule
module module_1 #(
    parameter id_6 = 32'd70,
    parameter id_8 = 32'd94
) (
    output tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  tri1  _id_6,
    inout  tri   id_7,
    output uwire _id_8
);
  generate
    if (1)
      struct packed {
        logic [id_8 : -1] id_10;
        logic ["" : id_6  ==  -1] id_11;
      } id_12;
  endgenerate
  logic id_13;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_0,
      id_7
  );
  assign modCall_1.id_2 = 0;
  assign id_12.id_11 = 1;
  wire id_14;
  wire id_15;
endmodule
