{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690685183043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690685183043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_Golden_Top 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"DE10_LITE_Golden_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690685183050 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1690685183086 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1690685183086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690685183442 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1690685183464 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690685183522 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "185 185 " "No exact pin location assignment(s) for 185 pins of 185 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1690685183712 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1690685190479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690685190979 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690685190981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690685190981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690685190983 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690685190983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690685190983 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690685190983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690685190984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690685190984 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690685190984 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690685191046 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.sdc " "Reading SDC File: 'DE10_LITE_Golden_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1690685196356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1690685196358 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1690685196360 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1690685196360 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690685196360 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690685196360 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690685196360 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690685196360 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690685196360 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1690685196360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690685196364 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1690685196456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690685198436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690685199983 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690685200818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690685200818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690685202621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690685206532 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690685206532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690685206750 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1690685206750 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690685206750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690685206755 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690685208106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690685208144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690685208752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690685208753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690685209947 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690685213710 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690685213987 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1690685213987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/DE10_LITE_Golden_Top.fit.smsg " "Generated suppressed messages file C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/DE10_LITE_Golden_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690685214044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7117 " "Peak virtual memory: 7117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690685214709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 21:46:54 2023 " "Processing ended: Sat Jul 29 21:46:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690685214709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690685214709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690685214709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690685214709 ""}
