// Seed: 833377631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout uwire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_2;
  input wire id_1;
endmodule
module module_2 ();
  bit id_1;
  reg id_2;
  always @(posedge id_1) begin : LABEL_0
    if (1'b0) begin : LABEL_1
      if (1) begin : LABEL_2
        id_1 = -1'b0 * id_2 != id_1;
        if (-1)
          if (-1) begin : LABEL_3
            id_2 = -1;
            id_2 <= -1;
            $signed(13);
            ;
          end else assign id_2 = -1'b0;
      end
    end
    id_1 = id_1;
  end
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  module_0 modCall_1 (
      id_8,
      id_26,
      id_17,
      id_10,
      id_6,
      id_22
  );
  assign modCall_1.id_3 = 0;
endmodule
