Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 10:30:19 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file slack.rpt
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 fire2_expand_1_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ofm_3_reg[55][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 1.035ns (33.702%)  route 2.036ns (66.298%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 2.983 - 2.500 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2215, unset)         0.508     0.508    clk
    SLICE_X53Y124        FDRE                                         r  fire2_expand_1_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  fire2_expand_1_en_reg/Q
                         net (fo=1016, estimated)     1.321     2.045    genblk1[55].mac_i/DI[0]
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.043     2.088 r  genblk1[55].mac_i/ofm_2[55][2]_i_23/O
                         net (fo=1, routed)           0.000     2.088    genblk1[55].mac_i/ofm_2[55][2]_i_23_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.345 r  genblk1[55].mac_i/ofm_2_reg[55][2]_i_12/CO[3]
                         net (fo=1, estimated)        0.000     2.345    genblk1[55].mac_i/ofm_2_reg[55][2]_i_12_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.394 r  genblk1[55].mac_i/ofm_2_reg[55][2]_i_7/CO[3]
                         net (fo=1, estimated)        0.000     2.394    genblk1[55].mac_i/ofm_2_reg[55][2]_i_7_n_0
    SLICE_X43Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.443 r  genblk1[55].mac_i/ofm_2_reg[55][2]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.443    genblk1[55].mac_i/ofm_2_reg[55][2]_i_2_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.492 r  genblk1[55].mac_i/ofm_2_reg[55][2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.492    genblk1[55].mac_i/ofm_2_reg[55][2]_i_1_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.541 r  genblk1[55].mac_i/ofm_2_reg[55][6]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.541    genblk1[55].mac_i/ofm_2_reg[55][6]_i_1_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.590 r  genblk1[55].mac_i/ofm_2_reg[55][10]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.590    genblk1[55].mac_i/ofm_2_reg[55][10]_i_1_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.639 r  genblk1[55].mac_i/ofm_2_reg[55][14]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.639    genblk1[55].mac_i/ofm_2_reg[55][14]_i_1_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.746 r  genblk1[55].mac_i/ofm_2_reg[55][15]_i_3/O[2]
                         net (fo=6, estimated)        0.398     3.144    p_144_out[15]
    SLICE_X41Y116        LUT3 (Prop_lut3_I1_O)        0.118     3.262 r  ofm_3[55][15]_i_1/O
                         net (fo=16, estimated)       0.317     3.579    ofm_3[55][15]_i_1_n_0
    SLICE_X41Y118        FDRE                                         r  ofm_3_reg[55][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=2215, unset)         0.483     2.983    clk
    SLICE_X41Y118        FDRE                                         r  ofm_3_reg[55][11]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty           -0.035     2.947    
    SLICE_X41Y118        FDRE (Setup_fdre_C_R)       -0.295     2.652    ofm_3_reg[55][11]
  -------------------------------------------------------------------
                         required time                          2.652    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 -0.927    




