
*** Running vivado
    with args -log xilinx_dma_pcie_ep.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_dma_pcie_ep.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xilinx_dma_pcie_ep.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.3/data/boards/board_files/k410tFM2/1.0/board.xml:
 Pin Map file does not provide LOC constraints for PHY_TXD0COMP : xilinx.com:k410tfm2:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.3/data/boards/board_files/k410tFM2/1.0/board.xml
Command: link_design -top xilinx_dma_pcie_ep -part xc7k410tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.runs/impl_3/.Xil/Vivado-5516-vr-2/xdma_0/xdma_0.dcp' for cell 'xdma_0_i'
INFO: [Project 1-454] Reading design checkpoint 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.runs/impl_3/.Xil/Vivado-5516-vr-2/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'xdma_app_i/blk_mem_axiLM_inst'
INFO: [Project 1-454] Reading design checkpoint 'D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.runs/impl_3/.Xil/Vivado-5516-vr-2/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'xdma_app_i/blk_mem_gen_bypass_inst'
INFO: [Netlist 29-17] Analyzing 1130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [d:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/imports/imports/xilinx_xdma_pcie_x0y0.xdc]
Finished Parsing XDC File [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/imports/imports/xilinx_xdma_pcie_x0y0.xdc]
Parsing XDC File [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'bd_sys_clk_p'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bd_sys_clk_n'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bd_sys_clk_p'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bd_sys_clk_n'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxD'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_RTS'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_CTS'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RxD'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_RTS'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_CTS'. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1557.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 495 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 454 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

10 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1557.801 ; gain = 1168.746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1557.801 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1273f4c9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1557.801 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arburst[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arburst[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awburst[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[6]_i_5
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awburst[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[6]_i_5
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awburst[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.incr_en_r_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awburst[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.incr_en_r_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_5
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_5
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_5
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.num_of_bytes_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[2]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[2]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_axi_awsize[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[2]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[3] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[5]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[5]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[5]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[2] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[5]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[4] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[5] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[6] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[0] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[6] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[7]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[7]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[7]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[4] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[7]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[2]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[2]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[2]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[2]_i_6
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.S_AXI_RLAST_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.S_AXI_RLAST_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.S_AXI_RLAST_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[7] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.S_AXI_RLAST_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.ar_ready_r_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.ar_ready_r_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.ar_ready_r_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.ar_ready_r_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[6] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.ar_ready_r_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[2]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[3]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[4]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[4] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[5]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[5]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[6]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr[7]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arburst[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arburst[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[7] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[2] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arlen[7] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.next_address_r[1]_i_3
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arid[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.S_AXI_RID[0]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arid[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.S_AXI_RID[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arid[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.S_AXI_RID[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arid[3] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.S_AXI_RID[3]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[4] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[5] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.arlen_cntr[6]_i_2
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[1]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[2]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[3]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arlen[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[3]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[2] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[3]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[0] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[3]_i_1
WARNING: [Opt 31-155] Driverless net xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_axi_arsize[1] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r[3]_i_1
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 6 inverter(s) to 34 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[3]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ecad66cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1611.000 ; gain = 1.992
INFO: [Opt 31-389] Phase Retarget created 89 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/grid.ar_id_r_reg[3]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1144cdd6b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1611.000 ; gain = 1.992
INFO: [Opt 31-389] Phase Constant propagation created 261 cells and removed 490 cells
INFO: [Opt 31-1021] In phase Constant propagation, 17 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 181a666c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.000 ; gain = 1.992
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2202 cells
INFO: [Opt 31-1021] In phase Sweep, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz_BUFG_inst to drive 0 load(s) on clock net xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz_BUFG
INFO: [Opt 31-194] Inserted BUFG xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz_BUFG_inst to drive 0 load(s) on clock net xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz_BUFG
INFO: [Opt 31-194] Inserted BUFG xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_BUFG_inst to drive 0 load(s) on clock net xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 192e8996e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.000 ; gain = 1.992
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fc5f515a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.000 ; gain = 1.992
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6b835ccb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.000 ; gain = 1.992
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              89  |             285  |                                             30  |
|  Constant propagation         |             261  |             490  |                                             17  |
|  Sweep                        |               0  |            2202  |                                             81  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             24  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1611.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 113 Warnings, 21 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_i_1.
Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 22:00:54 2019...
