// Seed: 202612156
module module_0 ();
  assign module_1.id_0 = 0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3
);
  assign id_1 = id_3;
  module_0 modCall_1 ();
  assign id_0 = 1;
  id_5 :
  assert property (@(this or posedge 1) id_3)
  else id_0 <= 1;
  assign id_5 = id_5;
  assign id_1 = 1;
  wire id_6;
endmodule
module module_2 (
    output tri   id_0,
    output tri0  id_1,
    input  wor   id_2
    , id_11,
    input  tri0  id_3,
    output tri0  id_4,
    output uwire id_5,
    output tri   id_6,
    input  wire  id_7,
    output wand  id_8,
    output tri0  id_9
);
  assign id_4 = id_3;
  module_0 modCall_1 ();
endmodule
