

================================================================
== Vitis HLS Report for 'windex_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Jun 18 17:03:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.337 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|     165|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     165|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_2_fu_76_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln21_fu_92_p2    |         +|   0|  0|  71|          64|           1|
    |icmp_ln21_fu_86_p2   |      icmp|   0|  0|  10|           6|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  97|          78|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |len_fu_30                    |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  59|         13|   69|        139|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |len_1_reg_114                |  64|   0|   64|          0|
    |len_fu_30                    |  64|   0|   64|          0|
    |trunc_ln21_reg_119           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 165|   0|  165|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  windex_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  windex_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  windex_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  windex_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  windex_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  windex_Pipeline_VITIS_LOOP_21_1|  return value|
|add_ln21_1      |   in|    7|     ap_none|                       add_ln21_1|        scalar|
|len_out         |  out|   32|      ap_vld|                          len_out|       pointer|
|len_out_ap_vld  |  out|    1|      ap_vld|                          len_out|       pointer|
|cname_address0  |  out|    7|   ap_memory|                            cname|         array|
|cname_ce0       |  out|    1|   ap_memory|                            cname|         array|
|cname_q0        |   in|    6|   ap_memory|                            cname|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

