<HTML>
<!--This file created by Claris Home Page version 3.0-->
<HEAD>
   <TITLE>Asilomar 99</TITLE>
   <META NAME=GENERATOR CONTENT="Claris Home Page 3.0">
   <X-CLARIS-WINDOW TOP=43 BOTTOM=758 LEFT=2 RIGHT=532>
   <X-CLARIS-TAGVIEW MODE=minimal>
</HEAD>
<BODY BGCOLOR="#F3F3F3">
<BLOCKQUOTE><CENTER>Copyright 1999 IEEE. Published in the Proceedings
   of the <B>Thirty-Third Asilomar Conference on Signals, Systems,
   and Computers</B>, pp. 137-141, October 24-27 1999, Pacific Grove,
   CA, USA.</CENTER></BLOCKQUOTE>

<CENTER>

<HR>

<B>&nbsp;</B></CENTER>

<BLOCKQUOTE><H2><CENTER><FONT SIZE="+1"><B>Real-Time High-Throughput
   Sonar Beamforming Kernels Using Native Signal Processing and
   Memory Latency Hiding Techniques</B></FONT></CENTER></H2>
   
   <ADDRESS><CENTER>Gregory E. Allen</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>Applied Research Laboratories: The University of
   Texas at Austin</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>P.O. Box 8029, Austin, TX
   78713-8029</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>gallen@arlut.utexas.edu</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>&nbsp;</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>Brian L. Evans, Lizy K. John</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>Dept. of Electrical and Computer
   Engineering</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>The University of Texas at Austin, Austin, TX
   78712-1084</CENTER></ADDRESS>
   
   <ADDRESS><CENTER>{bevans, ljohn}@ece.utexas.edu</CENTER></ADDRESS></BLOCKQUOTE>

<CENTER>For more information contact: <A HREF="http://www.ece.utexas.edu/~allen/">Greg
Allen</A> <A HREF="mailto:gallen@arlut.utexas.edu">&lt;gallen@arlut.utexas.edu&gt;</A></CENTER>

<H3><CENTER>Abstract</CENTER></H3>

<BLOCKQUOTE>We evaluate the use of native signal processing with loop
   unrolling and software prefetching to achieve high-performance
   digital signal processing on general-purpose processors. We apply
   these techniques to minimize the number of processors necessary
   for real-time implementation of a 3-D sonar beamformer. Because
   our beamforming kernels operate on high-throughput (~100 MB/s)
   input/output streams, memory latency hiding techniques are key for
   maximum performance. On the Sun UltraSPARC-II processor, we find
   speedups of 2.4 for hand loop unrolling, 1.46 for the Visual
   Instruction Set over floating-point arithmetic in C, and 1.33 for
   software prefetching.</BLOCKQUOTE>

<CENTER>

<HR>

<P>The <A HREF="Asilomar99.pdf">paper</A> and <A HREF="Slides.pdf">presentation
slides</A>.</P>

<P>The <A HREF="submission.txt">electronic submission</A>, with
extended summary.</P></CENTER>

<P>

<HR>

</P>

<BLOCKQUOTE><CENTER>For more information contact: <A HREF="http://www.ece.utexas.edu/~allen/">Greg
   Allen</A> <A HREF="mailto:gallen@arlut.utexas.edu">&lt;gallen@arlut.utexas.edu&gt;</A>
   
   <P></P></CENTER></BLOCKQUOTE>
</BODY>
</HTML>
