{
  "design": {
    "design_info": {
      "boundary_crc": "0x63424A539E2C2C28",
      "device": "xcvp1202-vsva2785-3HP-e-S",
      "gen_directory": "../../../../versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part",
      "name": "cpm_qdma_ep_part",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram1": "",
      "axi_bram_ctrl_0_bram": "",
      "axi_bram_ctrl_1": "",
      "axi_noc_0": "",
      "smartconnect_0": "",
      "smartconnect_1": "",
      "proc_sys_reset_0": "",
      "versal_cips_0": "",
      "pcie_qdma_mailbox_0": ""
    },
    "interface_ports": {
      "CH0_LPDDR4_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "CH0_LPDDR4_0_0_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "CH0_LPDDR4_0_0_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "CH0_LPDDR4_0_0_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "CH0_LPDDR4_0_0_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "CH0_LPDDR4_0_0_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "CH0_LPDDR4_0_0_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "CH0_LPDDR4_0_0_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "CH0_LPDDR4_0_0_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "CH0_LPDDR4_0_0_cs_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_B": {
            "physical_name": "CH0_LPDDR4_0_0_cs_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T_A": {
            "physical_name": "CH0_LPDDR4_0_0_ck_t_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T_B": {
            "physical_name": "CH0_LPDDR4_0_0_ck_t_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C_A": {
            "physical_name": "CH0_LPDDR4_0_0_ck_c_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C_B": {
            "physical_name": "CH0_LPDDR4_0_0_ck_c_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE_A": {
            "physical_name": "CH0_LPDDR4_0_0_cke_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE_B": {
            "physical_name": "CH0_LPDDR4_0_0_cke_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DMI_A": {
            "physical_name": "CH0_LPDDR4_0_0_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "CH0_LPDDR4_0_0_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "CH0_LPDDR4_0_0_reset_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "CH1_LPDDR4_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "CH1_LPDDR4_0_0_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "CH1_LPDDR4_0_0_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "CH1_LPDDR4_0_0_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "CH1_LPDDR4_0_0_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "CH1_LPDDR4_0_0_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "CH1_LPDDR4_0_0_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "CH1_LPDDR4_0_0_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "CH1_LPDDR4_0_0_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "CH1_LPDDR4_0_0_cs_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_B": {
            "physical_name": "CH1_LPDDR4_0_0_cs_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T_A": {
            "physical_name": "CH1_LPDDR4_0_0_ck_t_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T_B": {
            "physical_name": "CH1_LPDDR4_0_0_ck_t_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C_A": {
            "physical_name": "CH1_LPDDR4_0_0_ck_c_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C_B": {
            "physical_name": "CH1_LPDDR4_0_0_ck_c_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE_A": {
            "physical_name": "CH1_LPDDR4_0_0_cke_a",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE_B": {
            "physical_name": "CH1_LPDDR4_0_0_cke_b",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DMI_A": {
            "physical_name": "CH1_LPDDR4_0_0_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "CH1_LPDDR4_0_0_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "CH1_LPDDR4_0_0_reset_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M_AXIL": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "42"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_a532_pspmc_0_0_pl0_ref_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "429162384",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M_AXIL",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXIL_awaddr",
            "direction": "O",
            "left": "41",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M_AXIL_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXIL_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M_AXIL_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXIL_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "M_AXIL_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M_AXIL_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXIL_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "M_AXIL_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXIL_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M_AXIL_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M_AXIL_araddr",
            "direction": "O",
            "left": "41",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M_AXIL_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXIL_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M_AXIL_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M_AXIL_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M_AXIL_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M_AXIL_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXIL_rready",
            "direction": "O"
          }
        }
      },
      "PCIE1_GT_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "PCIE1_GT_0_grx_n",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "PCIE1_GT_0_gtx_n",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "PCIE1_GT_0_grx_p",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "PCIE1_GT_0_gtx_p",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "S_AXIL": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "bd_a532_pspmc_0_0_pl0_ref_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "429162384",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXIL",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXIL_araddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S_AXIL_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXIL_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXIL_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXIL_awaddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S_AXIL_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXIL_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXIL_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXIL_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXIL_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXIL_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXIL_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXIL_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXIL_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXIL_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXIL_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXIL_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXIL_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXIL_wvalid",
            "direction": "I"
          }
        }
      },
      "dma1_axis_c2h_dmawr_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_eqdma:axis_c2h_dmawr:1.0",
        "vlnv": "xilinx.com:display_eqdma:axis_c2h_dmawr_rtl:1.0",
        "port_maps": {
          "cmp": {
            "physical_name": "dma1_axis_c2h_dmawr_0_cmp",
            "direction": "O"
          },
          "target_vch": {
            "physical_name": "dma1_axis_c2h_dmawr_0_target_vch",
            "direction": "O"
          },
          "port_id": {
            "physical_name": "dma1_axis_c2h_dmawr_0_port_id",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_axis_c2h_status_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_c2h_status:1.0",
        "vlnv": "xilinx.com:interface:qdma_c2h_status_rtl:1.0",
        "port_maps": {
          "last": {
            "physical_name": "dma1_axis_c2h_status_0_last",
            "direction": "O"
          },
          "drop": {
            "physical_name": "dma1_axis_c2h_status_0_drop",
            "direction": "O"
          },
          "error": {
            "physical_name": "dma1_axis_c2h_status_0_error",
            "direction": "O"
          },
          "valid": {
            "physical_name": "dma1_axis_c2h_status_0_valid",
            "direction": "O"
          },
          "status_cmp": {
            "physical_name": "dma1_axis_c2h_status_0_status_cmp",
            "direction": "O"
          },
          "qid": {
            "physical_name": "dma1_axis_c2h_status_0_qid",
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "dma1_c2h_byp_in_mm_0_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "ready": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_ready",
            "direction": "O"
          },
          "sdi": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_sdi",
            "direction": "I"
          },
          "valid": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_valid",
            "direction": "I"
          },
          "error": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_error",
            "direction": "I"
          },
          "no_dma": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_no_dma",
            "direction": "I"
          },
          "mrkr_req": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_mrkr_req",
            "direction": "I"
          },
          "len": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_len",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_func",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_cidx",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "radr": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_radr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "wadr": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_wadr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_c2h_byp_in_mm_0_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_c2h_byp_in_mm_1_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "ready": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_ready",
            "direction": "O"
          },
          "sdi": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_sdi",
            "direction": "I"
          },
          "valid": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_valid",
            "direction": "I"
          },
          "error": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_error",
            "direction": "I"
          },
          "no_dma": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_no_dma",
            "direction": "I"
          },
          "mrkr_req": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_mrkr_req",
            "direction": "I"
          },
          "len": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_len",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_func",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_cidx",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "radr": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_radr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "wadr": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_wadr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_c2h_byp_in_mm_1_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_c2h_byp_in_st_csh_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "ready": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_ready",
            "direction": "O"
          },
          "valid": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_valid",
            "direction": "I"
          },
          "error": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_error",
            "direction": "I"
          },
          "qid": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_func",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "addr": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_addr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "pfch_tag": {
            "physical_name": "dma1_c2h_byp_in_st_csh_0_pfch_tag",
            "direction": "I",
            "left": "6",
            "right": "0"
          }
        }
      },
      "dma1_c2h_byp_out_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "valid": {
            "physical_name": "dma1_c2h_byp_out_0_valid",
            "direction": "O"
          },
          "error": {
            "physical_name": "dma1_c2h_byp_out_0_error",
            "direction": "O"
          },
          "st_mm": {
            "physical_name": "dma1_c2h_byp_out_0_st_mm",
            "direction": "O"
          },
          "mm_chn": {
            "physical_name": "dma1_c2h_byp_out_0_mm_chn",
            "direction": "O"
          },
          "ready": {
            "physical_name": "dma1_c2h_byp_out_0_ready",
            "direction": "I"
          },
          "fmt": {
            "physical_name": "dma1_c2h_byp_out_0_fmt",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_c2h_byp_out_0_qid",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "dsc": {
            "physical_name": "dma1_c2h_byp_out_0_dsc",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_c2h_byp_out_0_func",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_c2h_byp_out_0_cidx",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dsc_sz": {
            "physical_name": "dma1_c2h_byp_out_0_dsc_sz",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_c2h_byp_out_0_port_id",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "pfch_tag": {
            "physical_name": "dma1_c2h_byp_out_0_pfch_tag",
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "dma1_dsc_crdt_in_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_crdt_in:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_crdt_in_rtl:1.0",
        "port_maps": {
          "rdy": {
            "physical_name": "dma1_dsc_crdt_in_0_rdy",
            "direction": "O"
          },
          "dir": {
            "physical_name": "dma1_dsc_crdt_in_0_dir",
            "direction": "I"
          },
          "valid": {
            "physical_name": "dma1_dsc_crdt_in_0_valid",
            "direction": "I"
          },
          "fence": {
            "physical_name": "dma1_dsc_crdt_in_0_fence",
            "direction": "I"
          },
          "qid": {
            "physical_name": "dma1_dsc_crdt_in_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "crdt": {
            "physical_name": "dma1_dsc_crdt_in_0_crdt",
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "dma1_h2c_byp_in_mm_0_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "ready": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_ready",
            "direction": "O"
          },
          "sdi": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_sdi",
            "direction": "I"
          },
          "valid": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_valid",
            "direction": "I"
          },
          "error": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_error",
            "direction": "I"
          },
          "no_dma": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_no_dma",
            "direction": "I"
          },
          "mrkr_req": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_mrkr_req",
            "direction": "I"
          },
          "len": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_len",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_func",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_cidx",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "radr": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_radr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "wadr": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_wadr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_h2c_byp_in_mm_0_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_h2c_byp_in_mm_1_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "ready": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_ready",
            "direction": "O"
          },
          "sdi": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_sdi",
            "direction": "I"
          },
          "valid": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_valid",
            "direction": "I"
          },
          "error": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_error",
            "direction": "I"
          },
          "no_dma": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_no_dma",
            "direction": "I"
          },
          "mrkr_req": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_mrkr_req",
            "direction": "I"
          },
          "len": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_len",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_func",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_cidx",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "radr": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_radr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "wadr": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_wadr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_h2c_byp_in_mm_1_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_h2c_byp_in_st_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "ready": {
            "physical_name": "dma1_h2c_byp_in_st_0_ready",
            "direction": "O"
          },
          "eop": {
            "physical_name": "dma1_h2c_byp_in_st_0_eop",
            "direction": "I"
          },
          "sdi": {
            "physical_name": "dma1_h2c_byp_in_st_0_sdi",
            "direction": "I"
          },
          "sop": {
            "physical_name": "dma1_h2c_byp_in_st_0_sop",
            "direction": "I"
          },
          "valid": {
            "physical_name": "dma1_h2c_byp_in_st_0_valid",
            "direction": "I"
          },
          "error": {
            "physical_name": "dma1_h2c_byp_in_st_0_error",
            "direction": "I"
          },
          "no_dma": {
            "physical_name": "dma1_h2c_byp_in_st_0_no_dma",
            "direction": "I"
          },
          "mrkr_req": {
            "physical_name": "dma1_h2c_byp_in_st_0_mrkr_req",
            "direction": "I"
          },
          "len": {
            "physical_name": "dma1_h2c_byp_in_st_0_len",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_h2c_byp_in_st_0_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_h2c_byp_in_st_0_func",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "addr": {
            "physical_name": "dma1_h2c_byp_in_st_0_addr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_h2c_byp_in_st_0_cidx",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_h2c_byp_in_st_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_h2c_byp_out_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
        "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0",
        "port_maps": {
          "valid": {
            "physical_name": "dma1_h2c_byp_out_0_valid",
            "direction": "O"
          },
          "error": {
            "physical_name": "dma1_h2c_byp_out_0_error",
            "direction": "O"
          },
          "st_mm": {
            "physical_name": "dma1_h2c_byp_out_0_st_mm",
            "direction": "O"
          },
          "mm_chn": {
            "physical_name": "dma1_h2c_byp_out_0_mm_chn",
            "direction": "O"
          },
          "ready": {
            "physical_name": "dma1_h2c_byp_out_0_ready",
            "direction": "I"
          },
          "fmt": {
            "physical_name": "dma1_h2c_byp_out_0_fmt",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_h2c_byp_out_0_qid",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "dsc": {
            "physical_name": "dma1_h2c_byp_out_0_dsc",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "func": {
            "physical_name": "dma1_h2c_byp_out_0_func",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "cidx": {
            "physical_name": "dma1_h2c_byp_out_0_cidx",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dsc_sz": {
            "physical_name": "dma1_h2c_byp_out_0_dsc_sz",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_h2c_byp_out_0_port_id",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_m_axis_h2c_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_eqdma:m_axis_h2c:1.0",
        "vlnv": "xilinx.com:display_eqdma:m_axis_h2c_rtl:1.0",
        "port_maps": {
          "tlast": {
            "physical_name": "dma1_m_axis_h2c_0_tlast",
            "direction": "O"
          },
          "err": {
            "physical_name": "dma1_m_axis_h2c_0_err",
            "direction": "O"
          },
          "tvalid": {
            "physical_name": "dma1_m_axis_h2c_0_tvalid",
            "direction": "O"
          },
          "tdata": {
            "physical_name": "dma1_m_axis_h2c_0_tdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "zero_byte": {
            "physical_name": "dma1_m_axis_h2c_0_zero_byte",
            "direction": "O"
          },
          "tready": {
            "physical_name": "dma1_m_axis_h2c_0_tready",
            "direction": "I"
          },
          "tcrc": {
            "physical_name": "dma1_m_axis_h2c_0_tcrc",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mty": {
            "physical_name": "dma1_m_axis_h2c_0_mty",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_m_axis_h2c_0_qid",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "mdata": {
            "physical_name": "dma1_m_axis_h2c_0_mdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_m_axis_h2c_0_port_id",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_qsts_out_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:eqdma_qsts:1.0",
        "vlnv": "xilinx.com:interface:eqdma_qsts_rtl:1.0",
        "port_maps": {
          "vld": {
            "physical_name": "dma1_qsts_out_0_vld",
            "direction": "O"
          },
          "op": {
            "physical_name": "dma1_qsts_out_0_op",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rdy": {
            "physical_name": "dma1_qsts_out_0_rdy",
            "direction": "I"
          },
          "qid": {
            "physical_name": "dma1_qsts_out_0_qid",
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "data": {
            "physical_name": "dma1_qsts_out_0_data",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_qsts_out_0_port_id",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_s_axis_c2h_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_eqdma:s_axis_c2h:1.0",
        "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0",
        "port_maps": {
          "tready": {
            "physical_name": "dma1_s_axis_c2h_0_tready",
            "direction": "O"
          },
          "tlast": {
            "physical_name": "dma1_s_axis_c2h_0_tlast",
            "direction": "I"
          },
          "tvalid": {
            "physical_name": "dma1_s_axis_c2h_0_tvalid",
            "direction": "I"
          },
          "tcrc": {
            "physical_name": "dma1_s_axis_c2h_0_tcrc",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "tdata": {
            "physical_name": "dma1_s_axis_c2h_0_tdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "mty": {
            "physical_name": "dma1_s_axis_c2h_0_mty",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ecc": {
            "physical_name": "dma1_s_axis_c2h_0_ecc",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "ctrl_marker": {
            "physical_name": "dma1_s_axis_c2h_0_ctrl_marker",
            "direction": "I"
          },
          "ctrl_has_cmpt": {
            "physical_name": "dma1_s_axis_c2h_0_ctrl_has_cmpt",
            "direction": "I"
          },
          "ctrl_len": {
            "physical_name": "dma1_s_axis_c2h_0_ctrl_len",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ctrl_qid": {
            "physical_name": "dma1_s_axis_c2h_0_ctrl_qid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ctrl_port_id": {
            "physical_name": "dma1_s_axis_c2h_0_ctrl_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "dma1_s_axis_c2h_cmpt_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0",
        "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0",
        "port_maps": {
          "marker": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_marker",
            "direction": "I"
          },
          "user_trig": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_user_trig",
            "direction": "I"
          },
          "size": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_size",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "qid": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_qid",
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "no_wrb_marker": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_no_wrb_marker",
            "direction": "I"
          },
          "port_id": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_port_id",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "col_idx": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_col_idx",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "err_idx": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_err_idx",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "wait_pld_pkt_id": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_wait_pld_pkt_id",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "tready": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_tready",
            "direction": "O"
          },
          "tvalid": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_tvalid",
            "direction": "I"
          },
          "dpar": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_dpar",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_data",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "cmpt_type": {
            "physical_name": "dma1_s_axis_c2h_cmpt_0_cmpt_type",
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        }
      },
      "dma1_st_rx_msg_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_a532_pspmc_0_0_pl0_ref_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "429162384",
            "value_src": "user_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TLAST": {
            "physical_name": "dma1_st_rx_msg_0_tlast",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "dma1_st_rx_msg_0_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "dma1_st_rx_msg_0_tready",
            "direction": "I"
          },
          "TDATA": {
            "physical_name": "dma1_st_rx_msg_0_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "dma1_tm_dsc_sts_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_tm_dsc_sts:1.0",
        "vlnv": "xilinx.com:interface:qdma_tm_dsc_sts_rtl:1.0",
        "port_maps": {
          "mm": {
            "physical_name": "dma1_tm_dsc_sts_0_mm",
            "direction": "O"
          },
          "qen": {
            "physical_name": "dma1_tm_dsc_sts_0_qen",
            "direction": "O"
          },
          "byp": {
            "physical_name": "dma1_tm_dsc_sts_0_byp",
            "direction": "O"
          },
          "dir": {
            "physical_name": "dma1_tm_dsc_sts_0_dir",
            "direction": "O"
          },
          "error": {
            "physical_name": "dma1_tm_dsc_sts_0_error",
            "direction": "O"
          },
          "valid": {
            "physical_name": "dma1_tm_dsc_sts_0_valid",
            "direction": "O"
          },
          "qinv": {
            "physical_name": "dma1_tm_dsc_sts_0_qinv",
            "direction": "O"
          },
          "irq_arm": {
            "physical_name": "dma1_tm_dsc_sts_0_irq_arm",
            "direction": "O"
          },
          "rdy": {
            "physical_name": "dma1_tm_dsc_sts_0_rdy",
            "direction": "I"
          },
          "qid": {
            "physical_name": "dma1_tm_dsc_sts_0_qid",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "avl": {
            "physical_name": "dma1_tm_dsc_sts_0_avl",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "pidx": {
            "physical_name": "dma1_tm_dsc_sts_0_pidx",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "port_id": {
            "physical_name": "dma1_tm_dsc_sts_0_port_id",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "gt_refclk1_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "gt_refclk1_0_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "gt_refclk1_0_clk_p",
            "direction": "I"
          }
        }
      },
      "sys_clk0_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_clk0_0_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sys_clk0_0_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "usr_irq_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:qdma_usr_irq:1.0",
        "vlnv": "xilinx.com:interface:qdma_usr_irq_rtl:1.0",
        "port_maps": {
          "ack": {
            "physical_name": "usr_irq_0_ack",
            "direction": "O"
          },
          "fail": {
            "physical_name": "usr_irq_0_fail",
            "direction": "O"
          },
          "fnc": {
            "physical_name": "usr_irq_0_fnc",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "valid": {
            "physical_name": "usr_irq_0_valid",
            "direction": "I"
          },
          "vec": {
            "physical_name": "usr_irq_0_vec",
            "direction": "I",
            "left": "4",
            "right": "0"
          }
        }
      },
      "usr_flr_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_eqdma:usr_flr:1.0",
        "vlnv": "xilinx.com:display_eqdma:usr_flr_rtl:1.0",
        "port_maps": {
          "clear": {
            "physical_name": "usr_flr_0_clear",
            "direction": "O"
          },
          "done_fnc": {
            "physical_name": "usr_flr_0_done_fnc",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "done_vld": {
            "physical_name": "usr_flr_0_done_vld",
            "direction": "I"
          },
          "fnc": {
            "physical_name": "usr_flr_0_fnc",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "set": {
            "physical_name": "usr_flr_0_set",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "cpm_cor_irq_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "cpm_irq0_0": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "cpm_irq1_0": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "cpm_misc_irq_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "cpm_uncor_irq_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "dma1_axi_aresetn_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      },
      "dma1_intrfc_clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIL:M_AXIL:dma1_st_rx_msg_0"
          },
          "ASSOCIATED_RESET": {
            "value": "dma1_axi_aresetn_0"
          },
          "CLK_DOMAIN": {
            "value": "bd_a532_pspmc_0_0_pl0_ref_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "429162384",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dma1_intrfc_resetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pcie0_user_lnk_up_0": {
        "direction": "O"
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "cpm_qdma_ep_part_axi_bram_ctrl_0_0",
        "xci_path": "ip\\cpm_qdma_ep_part_axi_bram_ctrl_0_0\\cpm_qdma_ep_part_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0_bram1": {
        "vlnv": "xilinx.com:ip:emb_mem_gen:1.0",
        "ip_revision": "8",
        "xci_name": "cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0",
        "xci_path": "ip\\cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0\\cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram1",
        "parameters": {
          "ADDR_WIDTH_A": {
            "value": "12"
          },
          "ADDR_WIDTH_B": {
            "value": "12"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:emb_mem_gen:1.0",
        "ip_revision": "8",
        "xci_name": "cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0\\cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "ADDR_WIDTH_A": {
            "value": "12"
          },
          "ADDR_WIDTH_B": {
            "value": "12"
          },
          "READ_DATA_WIDTH_B": {
            "value": "512"
          },
          "WRITE_DATA_WIDTH_B": {
            "value": "512"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "cpm_qdma_ep_part_axi_bram_ctrl_1_0",
        "xci_path": "ip\\cpm_qdma_ep_part_axi_bram_ctrl_1_0\\cpm_qdma_ep_part_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_noc_0": {
        "vlnv": "xilinx.com:ip:axi_noc:1.0",
        "ip_revision": "1",
        "xci_name": "cpm_qdma_ep_part_axi_noc_0_0",
        "xci_path": "ip\\cpm_qdma_ep_part_axi_noc_0_0\\cpm_qdma_ep_part_axi_noc_0_0.xci",
        "inst_hier_path": "axi_noc_0",
        "parameters": {
          "CONTROLLERTYPE": {
            "value": "LPDDR4_SDRAM"
          },
          "MC0_CONFIG_NUM": {
            "value": "config26"
          },
          "MC0_FLIPPED_PINOUT": {
            "value": "true"
          },
          "MC1_CONFIG_NUM": {
            "value": "config26"
          },
          "MC2_CONFIG_NUM": {
            "value": "config26"
          },
          "MC3_CONFIG_NUM": {
            "value": "config26"
          },
          "MC_ADDR_WIDTH": {
            "value": "6"
          },
          "MC_BURST_LENGTH": {
            "value": "16"
          },
          "MC_CASLATENCY": {
            "value": "28"
          },
          "MC_CASWRITELATENCY": {
            "value": "14"
          },
          "MC_CH0_LP4_CHA_ENABLE": {
            "value": "true"
          },
          "MC_CH0_LP4_CHB_ENABLE": {
            "value": "true"
          },
          "MC_CH1_LP4_CHA_ENABLE": {
            "value": "true"
          },
          "MC_CH1_LP4_CHB_ENABLE": {
            "value": "true"
          },
          "MC_CHAN_REGION1": {
            "value": "DDR_LOW1"
          },
          "MC_CKE_WIDTH": {
            "value": "0"
          },
          "MC_CK_WIDTH": {
            "value": "0"
          },
          "MC_COMPONENT_DENSITY": {
            "value": "16Gb"
          },
          "MC_COMPONENT_WIDTH": {
            "value": "x32"
          },
          "MC_CONFIG_NUM": {
            "value": "config26"
          },
          "MC_DATAWIDTH": {
            "value": "32"
          },
          "MC_DM_WIDTH": {
            "value": "4"
          },
          "MC_DQS_WIDTH": {
            "value": "4"
          },
          "MC_DQ_WIDTH": {
            "value": "32"
          },
          "MC_ECC": {
            "value": "false"
          },
          "MC_ECC_SCRUB_SIZE": {
            "value": "4096"
          },
          "MC_F1_CASLATENCY": {
            "value": "28"
          },
          "MC_F1_CASWRITELATENCY": {
            "value": "14"
          },
          "MC_F1_LPDDR4_MR1": {
            "value": "0x0000"
          },
          "MC_F1_LPDDR4_MR2": {
            "value": "0x0000"
          },
          "MC_F1_LPDDR4_MR3": {
            "value": "0x0000"
          },
          "MC_F1_LPDDR4_MR11": {
            "value": "0x0000"
          },
          "MC_F1_LPDDR4_MR13": {
            "value": "0x00C0"
          },
          "MC_F1_LPDDR4_MR22": {
            "value": "0x0000"
          },
          "MC_F1_TCCD_L": {
            "value": "0"
          },
          "MC_F1_TCCD_L_MIN": {
            "value": "0"
          },
          "MC_F1_TFAW": {
            "value": "40000"
          },
          "MC_F1_TFAWMIN": {
            "value": "40000"
          },
          "MC_F1_TMOD": {
            "value": "0"
          },
          "MC_F1_TMOD_MIN": {
            "value": "0"
          },
          "MC_F1_TMRD": {
            "value": "14000"
          },
          "MC_F1_TMRDMIN": {
            "value": "14000"
          },
          "MC_F1_TMRW": {
            "value": "10000"
          },
          "MC_F1_TMRWMIN": {
            "value": "10000"
          },
          "MC_F1_TRAS": {
            "value": "42000"
          },
          "MC_F1_TRASMIN": {
            "value": "42000"
          },
          "MC_F1_TRCD": {
            "value": "18000"
          },
          "MC_F1_TRCDMIN": {
            "value": "18000"
          },
          "MC_F1_TRPAB": {
            "value": "21000"
          },
          "MC_F1_TRPABMIN": {
            "value": "21000"
          },
          "MC_F1_TRPPB": {
            "value": "18000"
          },
          "MC_F1_TRPPBMIN": {
            "value": "18000"
          },
          "MC_F1_TRRD": {
            "value": "10000"
          },
          "MC_F1_TRRDMIN": {
            "value": "10000"
          },
          "MC_F1_TRRD_L": {
            "value": "0"
          },
          "MC_F1_TRRD_L_MIN": {
            "value": "0"
          },
          "MC_F1_TRRD_S": {
            "value": "0"
          },
          "MC_F1_TRRD_S_MIN": {
            "value": "0"
          },
          "MC_F1_TWR": {
            "value": "18000"
          },
          "MC_F1_TWRMIN": {
            "value": "18000"
          },
          "MC_F1_TWTR": {
            "value": "10000"
          },
          "MC_F1_TWTRMIN": {
            "value": "10000"
          },
          "MC_F1_TWTR_L": {
            "value": "0"
          },
          "MC_F1_TWTR_L_MIN": {
            "value": "0"
          },
          "MC_F1_TWTR_S": {
            "value": "0"
          },
          "MC_F1_TWTR_S_MIN": {
            "value": "0"
          },
          "MC_F1_TZQLAT": {
            "value": "30000"
          },
          "MC_F1_TZQLATMIN": {
            "value": "30000"
          },
          "MC_INPUTCLK0_PERIOD": {
            "value": "5000"
          },
          "MC_LP4_CA_A_WIDTH": {
            "value": "6"
          },
          "MC_LP4_CA_B_WIDTH": {
            "value": "6"
          },
          "MC_LP4_CKE_A_WIDTH": {
            "value": "1"
          },
          "MC_LP4_CKE_B_WIDTH": {
            "value": "1"
          },
          "MC_LP4_CKT_A_WIDTH": {
            "value": "1"
          },
          "MC_LP4_CKT_B_WIDTH": {
            "value": "1"
          },
          "MC_LP4_CS_A_WIDTH": {
            "value": "1"
          },
          "MC_LP4_CS_B_WIDTH": {
            "value": "1"
          },
          "MC_LP4_DMI_A_WIDTH": {
            "value": "2"
          },
          "MC_LP4_DMI_B_WIDTH": {
            "value": "2"
          },
          "MC_LP4_DQS_A_WIDTH": {
            "value": "2"
          },
          "MC_LP4_DQS_B_WIDTH": {
            "value": "2"
          },
          "MC_LP4_DQ_A_WIDTH": {
            "value": "16"
          },
          "MC_LP4_DQ_B_WIDTH": {
            "value": "16"
          },
          "MC_LP4_RESETN_WIDTH": {
            "value": "1"
          },
          "MC_MEMORY_SPEEDGRADE": {
            "value": "LPDDR4X-3200"
          },
          "MC_MEMORY_TIMEPERIOD0": {
            "value": "625"
          },
          "MC_NETLIST_SIMULATION": {
            "value": "true"
          },
          "MC_NO_CHANNELS": {
            "value": "Dual"
          },
          "MC_ODTLon": {
            "value": "6"
          },
          "MC_ODT_WIDTH": {
            "value": "0"
          },
          "MC_PER_RD_INTVL": {
            "value": "0"
          },
          "MC_PRE_DEF_ADDR_MAP_SEL": {
            "value": "ROW_BANK_COLUMN"
          },
          "MC_TCCD": {
            "value": "8"
          },
          "MC_TCCD_L": {
            "value": "0"
          },
          "MC_TCCD_L_MIN": {
            "value": "0"
          },
          "MC_TCKE": {
            "value": "12"
          },
          "MC_TCKEMIN": {
            "value": "12"
          },
          "MC_TDQS2DQ_MAX": {
            "value": "800"
          },
          "MC_TDQS2DQ_MIN": {
            "value": "200"
          },
          "MC_TDQSCK_MAX": {
            "value": "3500"
          },
          "MC_TFAW": {
            "value": "40000"
          },
          "MC_TFAWMIN": {
            "value": "40000"
          },
          "MC_TMOD": {
            "value": "0"
          },
          "MC_TMOD_MIN": {
            "value": "0"
          },
          "MC_TMRD": {
            "value": "14000"
          },
          "MC_TMRDMIN": {
            "value": "14000"
          },
          "MC_TMRD_div4": {
            "value": "10"
          },
          "MC_TMRD_nCK": {
            "value": "23"
          },
          "MC_TMRW": {
            "value": "10000"
          },
          "MC_TMRWMIN": {
            "value": "10000"
          },
          "MC_TMRW_div4": {
            "value": "10"
          },
          "MC_TMRW_nCK": {
            "value": "16"
          },
          "MC_TODTon_MIN": {
            "value": "3"
          },
          "MC_TOSCO": {
            "value": "40000"
          },
          "MC_TOSCOMIN": {
            "value": "40000"
          },
          "MC_TOSCO_nCK": {
            "value": "64"
          },
          "MC_TPBR2PBR": {
            "value": "90000"
          },
          "MC_TPBR2PBRMIN": {
            "value": "90000"
          },
          "MC_TRAS": {
            "value": "42000"
          },
          "MC_TRASMIN": {
            "value": "42000"
          },
          "MC_TRAS_nCK": {
            "value": "68"
          },
          "MC_TRC": {
            "value": "63000"
          },
          "MC_TRCD": {
            "value": "18000"
          },
          "MC_TRCDMIN": {
            "value": "18000"
          },
          "MC_TRCD_nCK": {
            "value": "29"
          },
          "MC_TRCMIN": {
            "value": "0"
          },
          "MC_TREFI": {
            "value": "3904000"
          },
          "MC_TREFIPB": {
            "value": "488000"
          },
          "MC_TRFC": {
            "value": "0"
          },
          "MC_TRFCAB": {
            "value": "280000"
          },
          "MC_TRFCABMIN": {
            "value": "280000"
          },
          "MC_TRFCMIN": {
            "value": "0"
          },
          "MC_TRFCPB": {
            "value": "140000"
          },
          "MC_TRFCPBMIN": {
            "value": "140000"
          },
          "MC_TRP": {
            "value": "0"
          },
          "MC_TRPAB": {
            "value": "21000"
          },
          "MC_TRPABMIN": {
            "value": "21000"
          },
          "MC_TRPAB_nCK": {
            "value": "34"
          },
          "MC_TRPMIN": {
            "value": "0"
          },
          "MC_TRPPB": {
            "value": "18000"
          },
          "MC_TRPPBMIN": {
            "value": "18000"
          },
          "MC_TRPPB_nCK": {
            "value": "29"
          },
          "MC_TRPRE": {
            "value": "1.8"
          },
          "MC_TRRD": {
            "value": "10000"
          },
          "MC_TRRDMIN": {
            "value": "10000"
          },
          "MC_TRRD_L": {
            "value": "0"
          },
          "MC_TRRD_L_MIN": {
            "value": "0"
          },
          "MC_TRRD_S": {
            "value": "0"
          },
          "MC_TRRD_S_MIN": {
            "value": "0"
          },
          "MC_TRRD_nCK": {
            "value": "16"
          },
          "MC_TWPRE": {
            "value": "1.8"
          },
          "MC_TWPST": {
            "value": "0.4"
          },
          "MC_TWR": {
            "value": "18000"
          },
          "MC_TWRMIN": {
            "value": "18000"
          },
          "MC_TWR_nCK": {
            "value": "29"
          },
          "MC_TWTR": {
            "value": "10000"
          },
          "MC_TWTRMIN": {
            "value": "10000"
          },
          "MC_TWTR_L": {
            "value": "0"
          },
          "MC_TWTR_S": {
            "value": "0"
          },
          "MC_TWTR_S_MIN": {
            "value": "0"
          },
          "MC_TWTR_nCK": {
            "value": "16"
          },
          "MC_TXP": {
            "value": "12"
          },
          "MC_TXPMIN": {
            "value": "12"
          },
          "MC_TXPR": {
            "value": "0"
          },
          "MC_TZQCAL": {
            "value": "1000000"
          },
          "MC_TZQCAL_div4": {
            "value": "400"
          },
          "MC_TZQCS_ITVL": {
            "value": "0"
          },
          "MC_TZQLAT": {
            "value": "30000"
          },
          "MC_TZQLATMIN": {
            "value": "30000"
          },
          "MC_TZQLAT_div4": {
            "value": "12"
          },
          "MC_TZQLAT_nCK": {
            "value": "48"
          },
          "MC_TZQ_START_ITVL": {
            "value": "1000000000"
          },
          "MC_USER_DEFINED_ADDRESS_MAP": {
            "value": "16RA-3BA-10CA"
          },
          "MC_XPLL_CLKOUT1_PERIOD": {
            "value": "1250"
          },
          "NUM_CLKS": {
            "value": "3"
          },
          "NUM_MC": {
            "value": "1"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "3"
          },
          "NUM_NMI": {
            "value": "0"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pcie"
              },
              "CONNECTIONS": {
                "value": [
                  "MC_0 {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}",
                  "M01_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}",
                  "M02_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}",
                  "M00_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"
                ]
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M01_AXI:0x0:M02_AXI:0x80:M00_AXI:0x40"
              }
            },
            "memory_map_ref": "S00_AXI",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pcie"
              },
              "CONNECTIONS": {
                "value": [
                  "MC_0 {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}",
                  "M01_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}",
                  "M02_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}",
                  "M00_AXI {read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"
                ]
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M01_AXI:0x0:M02_AXI:0x80:M00_AXI:0x40"
              }
            },
            "memory_map_ref": "S01_AXI",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "APERTURES": {
                "value": "{0x201_0000_0000 1G}"
              },
              "CATEGORY": {
                "value": "pl"
              },
              "DATA_WIDTH": {
                "value": "512"
              }
            },
            "base_address": {
              "minimum": "0x020100000000",
              "maximum": "0x02013FFFFFFF",
              "width": "64"
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "APERTURES": {
                "value": "{0x201_8000_0000 1G}"
              },
              "CATEGORY": {
                "value": "pl"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "master_id": {
                "value": "1"
              }
            },
            "base_address": {
              "minimum": "0x020180000000",
              "maximum": "0x0201BFFFFFFF",
              "width": "64"
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "APERTURES": {
                "value": "{0x208_0000_0000 2G}"
              },
              "CATEGORY": {
                "value": "pl"
              },
              "master_id": {
                "value": "2"
              }
            },
            "base_address": {
              "minimum": "0x020800000000",
              "maximum": "0x02087FFFFFFF",
              "width": "64"
            }
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_AXI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "cpm_qdma_ep_part_smartconnect_0_0",
        "xci_path": "ip\\cpm_qdma_ep_part_smartconnect_0_0\\cpm_qdma_ep_part_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "cpm_qdma_ep_part_smartconnect_1_0",
        "xci_path": "ip\\cpm_qdma_ep_part_smartconnect_1_0\\cpm_qdma_ep_part_smartconnect_1_0.xci",
        "inst_hier_path": "smartconnect_1",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "cpm_qdma_ep_part_proc_sys_reset_0_0",
        "xci_path": "ip\\cpm_qdma_ep_part_proc_sys_reset_0_0\\cpm_qdma_ep_part_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "4"
          },
          "C_NUM_INTERCONNECT_ARESETN": {
            "value": "1"
          }
        }
      },
      "versal_cips_0": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "0",
        "xci_name": "cpm_qdma_ep_part_versal_cips_0_0",
        "xci_path": "ip\\cpm_qdma_ep_part_versal_cips_0_0\\cpm_qdma_ep_part_versal_cips_0_0.xci",
        "inst_hier_path": "versal_cips_0",
        "parameters": {
          "BOOT_MODE": {
            "value": "Custom"
          },
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "CPM_CONFIG": {
            "value": [
              "AURORA_LINE_RATE_GPBS 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000",
              "CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_HOOD_MODE_0 0",
              "CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0",
              "CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0",
              "CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0",
              "CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0",
              "CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory",
              "CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory",
              "CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory",
              "CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory",
              "CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory",
              "CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000",
              "CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000",
              "CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000",
              "CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000",
              "CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0",
              "CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3",
              "0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13",
              "4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5",
              "4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7",
              "16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0",
              "CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1",
              "Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12",
              "Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15",
              "Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4",
              "Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7",
              "Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN",
              "0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK",
              "CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ",
              "149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0",
              "CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned",
              "CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0",
              "CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0",
              "CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s",
              "CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0",
              "CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0",
              "CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512",
              "CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0",
              "CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE",
              "CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED",
              "0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits",
              "CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None",
              "CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0",
              "CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE",
              "0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1",
              "CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1",
              "CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000",
              "CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000",
              "CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3",
              "0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000",
              "CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000",
              "CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0",
              "CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0",
              "CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0",
              "CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory",
              "CPM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE",
              "0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 4",
              "CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory",
              "CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE",
              "0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4",
              "CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0",
              "CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0",
              "CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4",
              "CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4",
              "CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0",
              "CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0",
              "CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4",
              "CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4",
              "CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0",
              "CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns",
              "CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes",
              "CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0",
              "CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes",
              "CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1",
              "CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50",
              "CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector",
              "CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000",
              "CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000",
              "CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000",
              "CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000",
              "CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5",
              "0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2",
              "0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5",
              "0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000",
              "CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0",
              "CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1",
              "CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0",
              "CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes",
              "CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0",
              "CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0",
              "CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0",
              "CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory",
              "CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128",
              "CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes",
              "CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0",
              "CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0",
              "CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0",
              "CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0",
              "CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1",
              "CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE",
              "Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0",
              "CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0",
              "CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 0",
              "CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4",
              "CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0",
              "CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0",
              "CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0",
              "CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID",
              "0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0",
              "CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00",
              "CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40",
              "CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0",
              "CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000",
              "CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4",
              "0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000",
              "CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000",
              "CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000",
              "CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5",
              "0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0",
              "CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0",
              "CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0",
              "CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory",
              "CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128",
              "CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes",
              "CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0",
              "CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4",
              "CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553",
              "CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE",
              "CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0",
              "CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes",
              "CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes",
              "CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1",
              "CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4",
              "CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE",
              "0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4",
              "CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE",
              "0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4",
              "CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE",
              "0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4",
              "CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE",
              "0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4",
              "CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE",
              "0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4",
              "CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0",
              "CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0",
              "CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes",
              "CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50",
              "CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector",
              "CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000",
              "CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000",
              "CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5",
              "0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2",
              "0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5",
              "0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000",
              "CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0",
              "CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes",
              "CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0",
              "CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0",
              "CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0",
              "CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory",
              "CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128",
              "CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes",
              "CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0",
              "CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0",
              "CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0",
              "CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0",
              "CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE",
              "128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128",
              "CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID",
              "0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0",
              "CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00",
              "CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40",
              "CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0",
              "CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000",
              "CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4",
              "0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000",
              "CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000",
              "CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000",
              "CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5",
              "0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0",
              "CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0",
              "CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0",
              "CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory",
              "CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128",
              "CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes",
              "CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0",
              "CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4",
              "CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553",
              "CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE",
              "CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3",
              "CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0",
              "CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048",
              "CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0",
              "CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled",
              "CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ",
              "250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0",
              "CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0",
              "CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0",
              "CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0",
              "CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0",
              "CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0",
              "CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2",
              "CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2",
              "CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS",
              "CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080",
              "CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0",
              "CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0",
              "CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0",
              "CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1",
              "CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0",
              "CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0",
              "CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0",
              "CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0",
              "CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ",
              "625 CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED",
              "FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None",
              "CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0",
              "CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0",
              "CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS",
              "MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3",
              "0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0",
              "CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0",
              "CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0",
              "CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory",
              "CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE",
              "0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 512",
              "CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory",
              "CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE",
              "0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4",
              "CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 0",
              "CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1",
              "CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0",
              "CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4",
              "CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4",
              "CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0",
              "CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0",
              "CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0",
              "CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4",
              "CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4",
              "CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0",
              "CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns",
              "CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes",
              "CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0",
              "CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes",
              "CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1",
              "CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000",
              "CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector",
              "CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000",
              "CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000",
              "CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000",
              "CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000",
              "CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5",
              "0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2",
              "0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5",
              "0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000",
              "CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0",
              "CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1",
              "CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0",
              "CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes",
              "CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0",
              "CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 1",
              "CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0",
              "CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory",
              "CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4",
              "CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes",
              "CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0",
              "CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F",
              "CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0",
              "CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0",
              "CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1",
              "CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE",
              "Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0",
              "CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0",
              "CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1",
              "CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0",
              "CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512",
              "CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0",
              "CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1",
              "CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0",
              "CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0",
              "CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0",
              "CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes",
              "CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000",
              "CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector",
              "CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000",
              "CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3",
              "0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000",
              "CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000",
              "CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000",
              "CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4",
              "0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 1",
              "CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory",
              "CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4",
              "CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes",
              "CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0",
              "CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0",
              "CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0",
              "CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory",
              "CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19",
              "CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller",
              "CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0",
              "CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0",
              "CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0",
              "CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1",
              "CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0",
              "CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 512",
              "CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0",
              "CPM_PCIE1_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 1",
              "CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0",
              "CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0",
              "CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0",
              "CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes",
              "CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000",
              "CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector",
              "CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000",
              "CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000",
              "CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5",
              "0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2",
              "0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5",
              "0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000",
              "CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0",
              "CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes",
              "CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0",
              "CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1",
              "CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0",
              "CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory",
              "CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4",
              "CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes",
              "CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0",
              "CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F",
              "CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0",
              "CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0",
              "CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE",
              "128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128",
              "CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1",
              "CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1",
              "CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0",
              "CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1",
              "CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0",
              "CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0",
              "CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0",
              "CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes",
              "CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0",
              "CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0",
              "CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0",
              "CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes",
              "CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000",
              "CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector",
              "CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000",
              "CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x000002080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3",
              "0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000",
              "CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000",
              "CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000",
              "CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4",
              "0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1",
              "CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory",
              "CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4",
              "CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes",
              "CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0",
              "CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0",
              "CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0",
              "CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory",
              "CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25",
              "CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller",
              "CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0",
              "CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE",
              "0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0",
              "CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None",
              "CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4",
              "CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled",
              "CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz",
              "CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800",
              "CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0",
              "CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000",
              "CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET",
              "4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0",
              "CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000",
              "CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000",
              "CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1",
              "CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0",
              "CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled",
              "CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0",
              "CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLKDLY_CFG",
              "570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155",
              "CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLKDLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2",
              "CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 1048320 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG",
              "DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG",
              "PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1"
            ]
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "DEBUG_MODE": {
            "value": "Custom"
          },
          "DESIGN_MODE": {
            "value": "1"
          },
          "DEVICE_INTEGRITY_MODE": {
            "value": "Custom"
          },
          "IO_CONFIG_MODE": {
            "value": "Custom"
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "AURORA_LINE_RATE_GPBS 12.5",
              "BOOT_MODE Custom",
              "BOOT_SECONDARY_PCIE_ENABLE 0",
              "CLOCK_MODE Custom",
              "COHERENCY_MODE Custom",
              "DDR_MEMORY_MODE Custom",
              "DEBUG_MODE Custom",
              "DESIGN_MODE 1",
              "DEVICE_INTEGRITY_MODE Custom",
              "DIS_AUTO_POL_CHECK 0",
              "GT_REFCLK_MHZ 156.25",
              "INIT_CLK_MHZ 125",
              "INV_POLARITY 0",
              "IO_CONFIG_MODE Custom",
              "PCIE_APERTURES_DUAL_ENABLE 0",
              "PCIE_APERTURES_SINGLE_ENABLE 1",
              "PERFORMANCE_MODE Custom",
              "PL_SEM_GPIO_ENABLE 0",
              "PMC_ALT_REF_CLK_FREQMHZ 33.333",
              "PMC_BANK_0_IO_STANDARD LVCMOS1.8",
              "PMC_BANK_1_IO_STANDARD LVCMOS1.8",
              "PMC_CIPS_MODE ADVANCE",
              "PMC_CORE_SUBSYSTEM_LOAD 0.0",
              "PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246",
              "PMC_CRP_CFU_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_CFU_REF_CTRL_FREQMHZ 300",
              "PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400",
              "PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000",
              "PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4",
              "PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000",
              "PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30",
              "PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333",
              "PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 132.049957",
              "PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13",
              "PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333",
              "PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100",
              "PMC_CRP_I2C_REF_CTRL_DIVISOR0 12",
              "PMC_CRP_I2C_REF_CTRL_FREQMHZ 100",
              "PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143.054123",
              "PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12",
              "PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150",
              "PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990",
              "PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000",
              "PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246",
              "PMC_CRP_NPI_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_NPI_REF_CTRL_FREQMHZ 300",
              "PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_NPLL_CTRL_CLKOUTDIV 4",
              "PMC_CRP_NPLL_CTRL_FBDIV 120",
              "PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK",
              "PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4",
              "PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4",
              "PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384",
              "PMC_CRP_PL0_REF_CTRL_DIVISOR0 4",
              "PMC_CRP_PL0_REF_CTRL_FREQMHZ 433",
              "PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498",
              "PMC_CRP_PL1_REF_CTRL_DIVISOR0 4",
              "PMC_CRP_PL1_REF_CTRL_FREQMHZ 250",
              "PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100",
              "PMC_CRP_PL2_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_PL2_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100",
              "PMC_CRP_PL3_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_PL3_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_PL5_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_PPLL_CTRL_CLKOUTDIV 2",
              "PMC_CRP_PPLL_CTRL_FBDIV 103",
              "PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK",
              "PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 3",
              "PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246",
              "PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300",
              "PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200",
              "PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1",
              "PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200",
              "PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4",
              "PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246",
              "PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246",
              "PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000",
              "PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500",
              "PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2",
              "PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4",
              "PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}}",
              "PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}}",
              "PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}}",
              "PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0",
              "PMC_GPIO_EMIO_WIDTH_HDL 64",
              "PMC_HSM0_CLK_ENABLE 1",
              "PMC_HSM1_CLK_ENABLE 1",
              "PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}}",
              "PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}}",
              "PMC_MIO_EN_FOR_PL_PCIE 0",
              "PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE######################################",
              "PMC_MIO_TREE_SIGNALS ",
              "qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n######################################",
              "PMC_NOC_PMC_ADDR_WIDTH 64",
              "PMC_NOC_PMC_DATA_WIDTH 128",
              "PMC_OSPI_COHERENCY 0",
              "PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}}",
              "PMC_OSPI_ROUTE_THROUGH_FPD 0",
              "PMC_PL_ALT_REF_CLK_FREQMHZ 33.333",
              "PMC_PMC_NOC_ADDR_WIDTH 64",
              "PMC_PMC_NOC_DATA_WIDTH 128",
              "PMC_QSPI_FBCLK {{ENABLE 0} {IO {PMC_MIO 6}}}",
              "PMC_QSPI_PERIPHERAL_ENABLE 1",
              "PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}",
              "PMC_REF_CLK_FREQMHZ 33.333",
              "PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}}",
              "PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}}",
              "PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}}",
              "PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}}",
              "PMC_SHOW_CCI_SMMU_SETTINGS 0",
              "PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}}",
              "PMC_TAMPER_EXTMIO_ENABLE 0",
              "PMC_TAMPER_GLITCHDETECT_ENABLE 0",
              "PMC_TAMPER_JTAGDETECT_ENABLE 0",
              "PMC_TAMPER_TEMPERATURE_ENABLE 0",
              "PMC_USE_CFU_SEU 0",
              "PMC_USE_NOC_PMC_AXI0 0",
              "PMC_USE_PL_PMC_AUX_REF_CLK 0",
              "PMC_USE_PMC_NOC_AXI0 0",
              "POWER_REPORTING_MODE Custom",
              "PSPMC_MANUAL_CLK_ENABLE 0",
              "PS_A72_ACTIVE_BLOCKS 0",
              "PS_A72_LOAD 0.0",
              "PS_BANK_2_IO_STANDARD LVCMOS1.8",
              "PS_BANK_3_IO_STANDARD LVCMOS1.8",
              "PS_BOARD_INTERFACE Custom",
              "PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}",
              "PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}}",
              "PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}",
              "PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}}",
              "PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1349.986450",
              "PS_CRF_ACPU_CTRL_DIVISOR0 1",
              "PS_CRF_ACPU_CTRL_FREQMHZ 1350",
              "PS_CRF_ACPU_CTRL_SRCSEL APLL",
              "PS_CRF_APLL_CTRL_CLKOUTDIV 2",
              "PS_CRF_APLL_CTRL_FBDIV 81",
              "PS_CRF_APLL_CTRL_SRCSEL REF_CLK",
              "PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4",
              "PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002",
              "PS_CRF_DBG_FPD_CTRL_DIVISOR0 2",
              "PS_CRF_DBG_FPD_CTRL_FREQMHZ 400",
              "PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL",
              "PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300",
              "PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3",
              "PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300",
              "PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL",
              "PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489",
              "PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9",
              "PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150",
              "PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL",
              "PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_CAN0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_CAN0_REF_CTRL_FREQMHZ 100",
              "PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_CAN1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_CAN1_REF_CTRL_FREQMHZ 100",
              "PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492",
              "PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1",
              "PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600",
              "PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492",
              "PS_CRL_CPU_R5_CTRL_DIVISOR0 1",
              "PS_CRL_CPU_R5_CTRL_FREQMHZ 600",
              "PS_CRL_CPU_R5_CTRL_SRCSEL PPLL",
              "PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002",
              "PS_CRL_DBG_LPD_CTRL_DIVISOR0 4",
              "PS_CRL_DBG_LPD_CTRL_FREQMHZ 400",
              "PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL",
              "PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002",
              "PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 4",
              "PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400",
              "PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL",
              "PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125",
              "PS_CRL_GEM0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_GEM0_REF_CTRL_FREQMHZ 125",
              "PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL",
              "PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125",
              "PS_CRL_GEM1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_GEM1_REF_CTRL_FREQMHZ 125",
              "PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL",
              "PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250",
              "PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 6",
              "PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250",
              "PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL",
              "PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_I2C0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_I2C0_REF_CTRL_FREQMHZ 100",
              "PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_I2C1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_I2C1_REF_CTRL_FREQMHZ 100",
              "PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498",
              "PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1",
              "PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250",
              "PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL",
              "PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094",
              "PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11",
              "PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150",
              "PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL",
              "PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002",
              "PS_CRL_PSM_REF_CTRL_DIVISOR0 4",
              "PS_CRL_PSM_REF_CTRL_FREQMHZ 400",
              "PS_CRL_PSM_REF_CTRL_SRCSEL RPLL",
              "PS_CRL_RPLL_CTRL_CLKOUTDIV 2",
              "PS_CRL_RPLL_CTRL_FBDIV 96",
              "PS_CRL_RPLL_CTRL_SRCSEL REF_CLK",
              "PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2",
              "PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200",
              "PS_CRL_SPI0_REF_CTRL_DIVISOR0 6",
              "PS_CRL_SPI0_REF_CTRL_FREQMHZ 200",
              "PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200",
              "PS_CRL_SPI1_REF_CTRL_DIVISOR0 6",
              "PS_CRL_SPI1_REF_CTRL_FREQMHZ 200",
              "PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001",
              "PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 16",
              "PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100",
              "PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL RPLL",
              "PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_UART0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_UART0_REF_CTRL_FREQMHZ 100",
              "PS_CRL_UART0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_UART1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_UART1_REF_CTRL_FREQMHZ 100",
              "PS_CRL_UART1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20",
              "PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60",
              "PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20",
              "PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20",
              "PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60",
              "PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10",
              "PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL",
              "PS_DDRC_ENABLE 1",
              "PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000",
              "PS_DDR_RAM_LOWADDR_OFFSET 0x80000000",
              "PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}}",
              "PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}}",
              "PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}}",
              "PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}}",
              "PS_EN_AXI_STATUS_PORTS 0",
              "PS_EN_PORTS_CONTROLLER_BASED 0",
              "PS_EXPAND_CORESIGHT 0",
              "PS_EXPAND_FPD_SLAVES 0",
              "PS_EXPAND_GIC 0",
              "PS_EXPAND_LPD_SLAVES 0",
              "PS_FPD_INTERCONNECT_LOAD 0.0",
              "PS_FTM_CTI_IN0 0",
              "PS_FTM_CTI_IN1 0",
              "PS_FTM_CTI_IN2 0",
              "PS_FTM_CTI_IN3 0",
              "PS_FTM_CTI_OUT0 0",
              "PS_FTM_CTI_OUT1 0",
              "PS_FTM_CTI_OUT2 0",
              "PS_FTM_CTI_OUT3 0",
              "PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}}",
              "PS_GEN_IPI0_ENABLE 0",
              "PS_GEN_IPI1_ENABLE 0",
              "PS_GEN_IPI2_ENABLE 0",
              "PS_GEN_IPI3_ENABLE 0",
              "PS_GEN_IPI4_ENABLE 0",
              "PS_GEN_IPI5_ENABLE 0",
              "PS_GEN_IPI6_ENABLE 0",
              "PS_GEN_IPI_PMCNOBUF_ENABLE 1",
              "PS_GEN_IPI_PMCNOBUF_MASTER PMC",
              "PS_GEN_IPI_PMC_ENABLE 1",
              "PS_GEN_IPI_PMC_MASTER PMC",
              "PS_GEN_IPI_PSM_ENABLE 1",
              "PS_GEN_IPI_PSM_MASTER PSM",
              "PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}}",
              "PS_GPIO_EMIO_PERIPHERAL_ENABLE 0",
              "PS_HSDP0_REFCLK 0",
              "PS_HSDP1_REFCLK 0",
              "PS_HSDP_EGRESS_TRAFFIC JTAG",
              "PS_HSDP_INGRESS_TRAFFIC JTAG",
              "PS_HSDP_MODE NONE",
              "PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1",
              "PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}}",
              "PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}}",
              "PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}}",
              "PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
              "PS_LPDMA0_COHERENCY 0",
              "PS_LPDMA0_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA1_COHERENCY 0",
              "PS_LPDMA1_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA2_COHERENCY 0",
              "PS_LPDMA2_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA3_COHERENCY 0",
              "PS_LPDMA3_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA4_COHERENCY 0",
              "PS_LPDMA4_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA5_COHERENCY 0",
              "PS_LPDMA5_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA6_COHERENCY 0",
              "PS_LPDMA6_ROUTE_THROUGH_FPD 0",
              "PS_LPDMA7_COHERENCY 0",
              "PS_LPDMA7_ROUTE_THROUGH_FPD 0",
              "PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}}",
              "PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}}",
              "PS_LPD_DMA_ENABLE 0",
              "PS_LPD_INTERCONNECT_LOAD 0.0",
              "PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PS_M_AXI_GP4_DATA_WIDTH 128",
              "PS_NOC_PS_CCI_DATA_WIDTH 128",
              "PS_NOC_PS_NCI_DATA_WIDTH 128",
              "PS_NOC_PS_PCI_DATA_WIDTH 128",
              "PS_NOC_PS_PMC_DATA_WIDTH 128",
              "PS_NUM_F2P0_INTR_INPUTS 1",
              "PS_NUM_F2P1_INTR_INPUTS 1",
              "PS_NUM_FABRIC_RESETS 1",
              "PS_OCM_ACTIVE_BLOCKS 0",
              "PS_PCIE1_PERIPHERAL_ENABLE 0",
              "PS_PCIE2_PERIPHERAL_ENABLE 1",
              "PS_PCIE_EP_RESET1_IO None",
              "PS_PCIE_EP_RESET2_IO {PMC_MIO 39}",
              "PS_PCIE_PERIPHERAL_ENABLE 0",
              "PS_PCIE_RESET {{ENABLE 1}}",
              "PS_PCIE_ROOT_RESET1_IO None",
              "PS_PCIE_ROOT_RESET1_POLARITY {Active Low}",
              "PS_PCIE_ROOT_RESET2_IO None",
              "PS_PCIE_ROOT_RESET2_POLARITY {Active Low}",
              "PS_PL_CONNECTIVITY_MODE Custom",
              "PS_PL_DONE 0",
              "PS_PMCPL_CLK0_BUF 1",
              "PS_PMCPL_CLK1_BUF 1",
              "PS_PMCPL_CLK2_BUF 1",
              "PS_PMCPL_CLK3_BUF 1",
              "PS_PMCPL_IRO_CLK_BUF 1",
              "PS_PMU_PERIPHERAL_ENABLE 0",
              "PS_PS_ENABLE 0",
              "PS_PS_NOC_CCI_DATA_WIDTH 128",
              "PS_PS_NOC_NCI_DATA_WIDTH 128",
              "PS_PS_NOC_PCI_DATA_WIDTH 128",
              "PS_PS_NOC_PMC_DATA_WIDTH 128",
              "PS_PS_NOC_RPU_DATA_WIDTH 128",
              "PS_R5_ACTIVE_BLOCKS 0",
              "PS_R5_LOAD 0.0",
              "PS_RPU_COHERENCY 0",
              "PS_SLR_TYPE master",
              "PS_SMON_PL_PORTS_ENABLE 0",
              "PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}}",
              "PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}}",
              "PS_S_AXI_ACE_DATA_WIDTH 128",
              "PS_S_AXI_ACP_DATA_WIDTH 128",
              "PS_TCM_ACTIVE_BLOCKS 0",
              "PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}}",
              "PS_TRISTATE_INVERTED 0",
              "PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}}",
              "PS_TTC0_PERIPHERAL_ENABLE 0",
              "PS_TTC0_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC0_REF_CTRL_FREQMHZ 50",
              "PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}}",
              "PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}}",
              "PS_TTC1_PERIPHERAL_ENABLE 0",
              "PS_TTC1_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC1_REF_CTRL_FREQMHZ 50",
              "PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}}",
              "PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}}",
              "PS_TTC2_PERIPHERAL_ENABLE 0",
              "PS_TTC2_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC2_REF_CTRL_FREQMHZ 50",
              "PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}}",
              "PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}}",
              "PS_TTC3_PERIPHERAL_ENABLE 0",
              "PS_TTC3_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC3_REF_CTRL_FREQMHZ 50",
              "PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}}",
              "PS_TTC_APB_CLK_TTC0_SEL APB",
              "PS_TTC_APB_CLK_TTC1_SEL APB",
              "PS_TTC_APB_CLK_TTC2_SEL APB",
              "PS_TTC_APB_CLK_TTC3_SEL APB",
              "PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}}",
              "PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}}",
              "PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}}",
              "PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}}",
              "PS_UNITS_MODE Custom",
              "PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}}",
              "PS_USE_ACE_LITE 0",
              "PS_USE_APU_EVENT_BUS 0",
              "PS_USE_APU_INTERRUPT 0",
              "PS_USE_AXI4_EXT_USER_BITS 0",
              "PS_USE_BSCAN_USER1 0",
              "PS_USE_BSCAN_USER2 0",
              "PS_USE_BSCAN_USER3 0",
              "PS_USE_BSCAN_USER4 0",
              "PS_USE_CAPTURE 0",
              "PS_USE_CLK 0",
              "PS_USE_DEBUG_TEST 0",
              "PS_USE_DIFF_RW_CLK_S_AXI_FPD 0",
              "PS_USE_DIFF_RW_CLK_S_AXI_GP2 0",
              "PS_USE_DIFF_RW_CLK_S_AXI_LPD 0",
              "PS_USE_ENET0_PTP 0",
              "PS_USE_ENET1_PTP 0",
              "PS_USE_FIFO_ENET0 0",
              "PS_USE_FIFO_ENET1 0",
              "PS_USE_FIXED_IO 0",
              "PS_USE_FPD_AXI_NOC0 0",
              "PS_USE_FPD_AXI_NOC1 0",
              "PS_USE_FPD_CCI_NOC 0",
              "PS_USE_FPD_CCI_NOC0 0",
              "PS_USE_FPD_CCI_NOC1 0",
              "PS_USE_FPD_CCI_NOC2 0",
              "PS_USE_FPD_CCI_NOC3 0",
              "PS_USE_FTM_GPI 0",
              "PS_USE_FTM_GPO 0",
              "PS_USE_HSDP_PL 0",
              "PS_USE_M_AXI_FPD 1",
              "PS_USE_M_AXI_LPD 0",
              "PS_USE_NOC_FPD_AXI0 0",
              "PS_USE_NOC_FPD_AXI1 0",
              "PS_USE_NOC_FPD_CCI0 0",
              "PS_USE_NOC_FPD_CCI1 0",
              "PS_USE_NOC_LPD_AXI0 0",
              "PS_USE_NOC_PS_PCI_0 0",
              "PS_USE_NOC_PS_PMC_0 0",
              "PS_USE_NPI_CLK 0",
              "PS_USE_NPI_RST 0",
              "PS_USE_PL_FPD_AUX_REF_CLK 0",
              "PS_USE_PL_LPD_AUX_REF_CLK 0",
              "PS_USE_PMC 0",
              "PS_USE_PMCPL_CLK0 1",
              "PS_USE_PMCPL_CLK1 1",
              "PS_USE_PMCPL_CLK2 0",
              "PS_USE_PMCPL_CLK3 0",
              "PS_USE_PMCPL_IRO_CLK 0",
              "PS_USE_PSPL_IRQ_FPD 0",
              "PS_USE_PSPL_IRQ_LPD 0",
              "PS_USE_PSPL_IRQ_PMC 0",
              "PS_USE_PS_NOC_PCI_0 0",
              "PS_USE_PS_NOC_PCI_1 0",
              "PS_USE_PS_NOC_PMC_0 0",
              "PS_USE_PS_NOC_PMC_1 0",
              "PS_USE_RPU_EVENT 0",
              "PS_USE_RPU_INTERRUPT 0",
              "PS_USE_RTC 0",
              "PS_USE_SMMU 0",
              "PS_USE_STARTUP 0",
              "PS_USE_STM 0",
              "PS_USE_S_ACP_FPD 0",
              "PS_USE_S_AXI_ACE 0",
              "PS_USE_S_AXI_FPD 0",
              "PS_USE_S_AXI_GP2 0",
              "PS_USE_S_AXI_LPD 0",
              "PS_USE_TRACE_ATB 0",
              "PS_WDT0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_WDT0_REF_CTRL_FREQMHZ 100",
              "PS_WDT0_REF_CTRL_SEL NONE",
              "PS_WDT1_REF_CTRL_ACT_FREQMHZ 100",
              "PS_WDT1_REF_CTRL_FREQMHZ 100",
              "PS_WDT1_REF_CTRL_SEL NONE",
              "PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}",
              "PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}}",
              "PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}}",
              "PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}}",
              "SEM_ERROR_HANDLE_OPTIONS {Detect & Correct}",
              "SEM_MEM_GOLDEN_ECC 0",
              "SEM_MEM_GOLDEN_ECC_SW 0",
              "SEM_MEM_SCAN 0",
              "SEM_NPI_SCAN 0",
              "SEM_TIME_INTERVAL_BETWEEN_SCANS 80",
              "SMON_ALARMS Set_Alarms_On",
              "SMON_ENABLE_INT_VOLTAGE_MONITORING 0",
              "SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_INTERFACE_TO_USE None",
              "SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_202} {SUPPLY_NUM 0}}",
              "SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_203} {SUPPLY_NUM 0}}",
              "SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_202} {SUPPLY_NUM 0}}",
              "SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_203} {SUPPLY_NUM 0}}",
              "SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_204} {SUPPLY_NUM 0}}",
              "SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_205} {SUPPLY_NUM 0}}",
              "SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_206} {SUPPLY_NUM 0}}",
              "SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_102} {SUPPLY_NUM 0}}",
              "SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}}",
              "SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}}",
              "SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}}",
              "SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}}",
              "SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}}",
              "SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}}",
              "SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}}",
              "SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}}",
              "SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 0}}",
              "SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM 0}}",
              "SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_106} {SUPPLY_NUM 0}}",
              "SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_204} {SUPPLY_NUM 0}}",
              "SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_200} {SUPPLY_NUM 0}}",
              "SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_201} {SUPPLY_NUM 0}}",
              "SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_102} {SUPPLY_NUM 0}}",
              "SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 0}}",
              "SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 0}}",
              "SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_106} {SUPPLY_NUM 0}}",
              "SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_200} {SUPPLY_NUM 0}}",
              "SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_201} {SUPPLY_NUM 0}}",
              "SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_102} {SUPPLY_NUM 0}}",
              "SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_205} {SUPPLY_NUM 0}}",
              "SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 0}}",
              "SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 0}}",
              "SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_106} {SUPPLY_NUM 0}}",
              "SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_200} {SUPPLY_NUM 0}}",
              "SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_201} {SUPPLY_NUM 0}}",
              "SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}}",
              "SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}}",
              "SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}}",
              "SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}}",
              "SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_206} {SUPPLY_NUM 0}}",
              "SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}}",
              "SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}}",
              "SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}}",
              "SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}}",
              "SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}}",
              "SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}}",
              "SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}}",
              "SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}}",
              "SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}}",
              "SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}}",
              "SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_202} {SUPPLY_NUM 0}}",
              "SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}}",
              "SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}}",
              "SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}}",
              "SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}}",
              "SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}}",
              "SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}}",
              "SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_712} {SUPPLY_NUM 0}}",
              "SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}}",
              "SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}}",
              "SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}}",
              "SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_203} {SUPPLY_NUM 0}}",
              "SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}}",
              "SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}}",
              "SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}}",
              "SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}}",
              "SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_204} {SUPPLY_NUM 0}}",
              "SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_205} {SUPPLY_NUM 0}}",
              "SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_206} {SUPPLY_NUM 0}}",
              "SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEASUREMENT_COUNT 64",
              "SMON_MEASUREMENT_LIST ",
              "BANK_VOLTAGE:GTM_AVTT-GTM_AVTT_202,GTM_AVTT_203,GTM_AVTT_204,GTM_AVTT_205,GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102,GTYP_AVTT_103,GTYP_AVTT_104,GTYP_AVTT_105,GTYP_AVTT_106,GTYP_AVTT_200,GTYP_AVTT_201#VCC-GTM_AVCC_202,GTM_AVCC_203,GTM_AVCC_204,GTM_AVCC_205,GTM_AVCC_206,GTYP_AVCC_102,GTYP_AVCC_103,GTYP_AVCC_104,GTYP_AVCC_105,GTYP_AVCC_106,GTYP_AVCC_200,GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202,GTM_AVCCAUX_203,GTM_AVCCAUX_204,GTM_AVCCAUX_205,GTM_AVCCAUX_206,GTYP_AVCCAUX_102,GTYP_AVCCAUX_103,GTYP_AVCCAUX_104,GTYP_AVCCAUX_105,GTYP_AVCCAUX_106,GTYP_AVCCAUX_200,GTYP_AVCCAUX_201#VCCO-VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711,VCCO_712|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT",
              "SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}}",
              "SMON_REFERENCE_SOURCE Internal",
              "SMON_TEMP_AVERAGING_SAMPLES 0",
              "SMON_TEMP_THRESHOLD 0",
              "SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}}",
              "SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}}",
              "SMON_VAUX_IO_BANK MIO_BANK0",
              "SMON_VOLTAGE_AVERAGING_SAMPLES None",
              "SPP_PSPMC_FROM_CORE_WIDTH 12000",
              "SPP_PSPMC_TO_CORE_WIDTH 12000",
              "SUBPRESET1 Custom",
              "USE_UART0_IN_DEVICE_BOOT 0"
            ]
          },
          "PS_PMC_CONFIG_APPLIED": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_FPD",
            "base_address": {
              "minimum": "0xA4000000",
              "maximum": "0x04FFFFFFFFFF",
              "width": "44"
            }
          },
          "CPM_PCIE_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "CPM_PCIE_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "CPM_PCIE_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "CPM_PCIE_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "dma1_mgmt": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:cpm_dma_mgmt:1.0",
            "vlnv": "xilinx.com:interface:cpm_dma_mgmt_rtl:1.0"
          },
          "dma1_st_rx_msg": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "dma1_c2h_byp_in_mm_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_c2h_byp_in_mm_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_c2h_byp_in_st_csh": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_c2h_byp_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_h2c_byp_in_mm_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_h2c_byp_in_mm_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_h2c_byp_in_st": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_h2c_byp_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_byp:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_byp_rtl:1.0"
          },
          "dma1_axis_c2h_dmawr": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_eqdma:axis_c2h_dmawr:1.0",
            "vlnv": "xilinx.com:display_eqdma:axis_c2h_dmawr_rtl:1.0"
          },
          "dma1_s_axis_c2h": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_eqdma:s_axis_c2h:1.0",
            "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0"
          },
          "dma1_s_axis_c2h_cmpt": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0",
            "vlnv": "xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0"
          },
          "dma1_m_axis_h2c": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_eqdma:m_axis_h2c:1.0",
            "vlnv": "xilinx.com:display_eqdma:m_axis_h2c_rtl:1.0"
          },
          "dma1_axis_c2h_status": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_c2h_status:1.0",
            "vlnv": "xilinx.com:interface:qdma_c2h_status_rtl:1.0"
          },
          "dma1_qsts_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:eqdma_qsts:1.0",
            "vlnv": "xilinx.com:interface:eqdma_qsts_rtl:1.0"
          },
          "dma1_dsc_crdt_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_dsc_crdt_in:1.0",
            "vlnv": "xilinx.com:interface:qdma_dsc_crdt_in_rtl:1.0"
          },
          "dma1_usr_irq": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_usr_irq:1.0",
            "vlnv": "xilinx.com:interface:qdma_usr_irq_rtl:1.0"
          },
          "dma1_tm_dsc_sts": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_tm_dsc_sts:1.0",
            "vlnv": "xilinx.com:interface:qdma_tm_dsc_sts_rtl:1.0"
          },
          "dma1_usr_flr": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:qdma_usr_flr:1.0",
            "vlnv": "xilinx.com:interface:qdma_usr_flr_rtl:1.0"
          },
          "PCIE1_GT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "gt_refclk1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "pcie1_pipe_ep": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_ext_pipe:1.0",
            "vlnv": "xilinx.com:interface:pcie_ext_pipe_rtl:1.0"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_FPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_FPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_FPD:APERTURE_0": {
                    "name": "M_AXI_FPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0xA4000000",
                    "range": "448M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_1": {
                    "name": "M_AXI_FPD:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000400000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_2": {
                    "name": "M_AXI_FPD:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x040000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "CPM_PCIE_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "CPM_PCIE_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CPM_PCIE_NOC_0:APERTURE_0": {
                    "name": "CPM_PCIE_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "16T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "CPM_PCIE_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "CPM_PCIE_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CPM_PCIE_NOC_1:APERTURE_0": {
                    "name": "CPM_PCIE_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "16T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "pcie_qdma_mailbox_0": {
        "vlnv": "xilinx.com:ip:pcie_qdma_mailbox:1.0",
        "ip_revision": "3",
        "xci_name": "cpm_qdma_ep_part_pcie_qdma_mailbox_0_0",
        "xci_path": "ip\\cpm_qdma_ep_part_pcie_qdma_mailbox_0_0\\cpm_qdma_ep_part_pcie_qdma_mailbox_0_0.xci",
        "inst_hier_path": "pcie_qdma_mailbox_0",
        "parameters": {
          "num_pfs": {
            "value": "4"
          },
          "num_vfs_pf0": {
            "value": "4"
          },
          "num_vfs_pf1": {
            "value": "4"
          },
          "num_vfs_pf2": {
            "value": "4"
          },
          "num_vfs_pf3": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXIL",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "axi_bram_ctrl_0_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram1/BRAM_PORTA",
          "axi_bram_ctrl_1/BRAM_PORTA"
        ]
      },
      "axi_noc_0_CH0_LPDDR4_0": {
        "interface_ports": [
          "CH0_LPDDR4_0_0",
          "axi_noc_0/CH0_LPDDR4_0"
        ]
      },
      "axi_noc_0_CH1_LPDDR4_0": {
        "interface_ports": [
          "CH1_LPDDR4_0_0",
          "axi_noc_0/CH1_LPDDR4_0"
        ]
      },
      "axi_noc_0_M00_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "axi_noc_0/M00_AXI"
        ]
      },
      "axi_noc_0_M01_AXI": {
        "interface_ports": [
          "axi_noc_0/M01_AXI",
          "smartconnect_0/S00_AXI"
        ]
      },
      "axi_noc_0_M02_AXI": {
        "interface_ports": [
          "axi_noc_0/M02_AXI",
          "smartconnect_1/S00_AXI"
        ]
      },
      "dma1_c2h_byp_in_mm_0_0_1": {
        "interface_ports": [
          "dma1_c2h_byp_in_mm_0_0",
          "versal_cips_0/dma1_c2h_byp_in_mm_0"
        ]
      },
      "dma1_c2h_byp_in_mm_1_0_1": {
        "interface_ports": [
          "dma1_c2h_byp_in_mm_1_0",
          "versal_cips_0/dma1_c2h_byp_in_mm_1"
        ]
      },
      "dma1_c2h_byp_in_st_csh_0_1": {
        "interface_ports": [
          "dma1_c2h_byp_in_st_csh_0",
          "versal_cips_0/dma1_c2h_byp_in_st_csh"
        ]
      },
      "dma1_dsc_crdt_in_0_1": {
        "interface_ports": [
          "dma1_dsc_crdt_in_0",
          "versal_cips_0/dma1_dsc_crdt_in"
        ]
      },
      "dma1_h2c_byp_in_mm_0_0_1": {
        "interface_ports": [
          "dma1_h2c_byp_in_mm_0_0",
          "versal_cips_0/dma1_h2c_byp_in_mm_0"
        ]
      },
      "dma1_h2c_byp_in_mm_1_0_1": {
        "interface_ports": [
          "dma1_h2c_byp_in_mm_1_0",
          "versal_cips_0/dma1_h2c_byp_in_mm_1"
        ]
      },
      "dma1_h2c_byp_in_st_0_1": {
        "interface_ports": [
          "dma1_h2c_byp_in_st_0",
          "versal_cips_0/dma1_h2c_byp_in_st"
        ]
      },
      "dma1_s_axis_c2h_0_1": {
        "interface_ports": [
          "dma1_s_axis_c2h_0",
          "versal_cips_0/dma1_s_axis_c2h"
        ]
      },
      "dma1_s_axis_c2h_cmpt_0_1": {
        "interface_ports": [
          "dma1_s_axis_c2h_cmpt_0",
          "versal_cips_0/dma1_s_axis_c2h_cmpt"
        ]
      },
      "gt_refclk1_0_1": {
        "interface_ports": [
          "gt_refclk1_0",
          "versal_cips_0/gt_refclk1"
        ]
      },
      "pcie_qdma_mailbox_0_dma_flr": {
        "interface_ports": [
          "versal_cips_0/dma1_usr_flr",
          "pcie_qdma_mailbox_0/dma_flr"
        ]
      },
      "pcie_qdma_mailbox_0_dma_usr_irq": {
        "interface_ports": [
          "versal_cips_0/dma1_usr_irq",
          "pcie_qdma_mailbox_0/dma_usr_irq"
        ]
      },
      "pcie_qdma_mailbox_0_pcie_mgmt": {
        "interface_ports": [
          "versal_cips_0/dma1_mgmt",
          "pcie_qdma_mailbox_0/pcie_mgmt"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "M_AXIL",
          "smartconnect_0/M00_AXI"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "pcie_qdma_mailbox_0/S_AXI_LITE"
        ]
      },
      "sys_clk0_0_1": {
        "interface_ports": [
          "sys_clk0_0",
          "axi_noc_0/sys_clk0"
        ]
      },
      "usr_flr_0_1": {
        "interface_ports": [
          "usr_flr_0",
          "pcie_qdma_mailbox_0/usr_flr"
        ]
      },
      "usr_irq_0_1": {
        "interface_ports": [
          "usr_irq_0",
          "pcie_qdma_mailbox_0/usr_irq"
        ]
      },
      "versal_cips_0_CPM_PCIE_NOC_0": {
        "interface_ports": [
          "axi_noc_0/S00_AXI",
          "versal_cips_0/CPM_PCIE_NOC_0"
        ]
      },
      "versal_cips_0_CPM_PCIE_NOC_1": {
        "interface_ports": [
          "axi_noc_0/S01_AXI",
          "versal_cips_0/CPM_PCIE_NOC_1"
        ]
      },
      "versal_cips_0_PCIE1_GT": {
        "interface_ports": [
          "PCIE1_GT_0",
          "versal_cips_0/PCIE1_GT"
        ]
      },
      "versal_cips_0_dma1_axis_c2h_dmawr": {
        "interface_ports": [
          "dma1_axis_c2h_dmawr_0",
          "versal_cips_0/dma1_axis_c2h_dmawr"
        ]
      },
      "versal_cips_0_dma1_axis_c2h_status": {
        "interface_ports": [
          "dma1_axis_c2h_status_0",
          "versal_cips_0/dma1_axis_c2h_status"
        ]
      },
      "versal_cips_0_dma1_c2h_byp_out": {
        "interface_ports": [
          "dma1_c2h_byp_out_0",
          "versal_cips_0/dma1_c2h_byp_out"
        ]
      },
      "versal_cips_0_dma1_h2c_byp_out": {
        "interface_ports": [
          "dma1_h2c_byp_out_0",
          "versal_cips_0/dma1_h2c_byp_out"
        ]
      },
      "versal_cips_0_dma1_m_axis_h2c": {
        "interface_ports": [
          "dma1_m_axis_h2c_0",
          "versal_cips_0/dma1_m_axis_h2c"
        ]
      },
      "versal_cips_0_dma1_qsts_out": {
        "interface_ports": [
          "dma1_qsts_out_0",
          "versal_cips_0/dma1_qsts_out"
        ]
      },
      "versal_cips_0_dma1_st_rx_msg": {
        "interface_ports": [
          "dma1_st_rx_msg_0",
          "versal_cips_0/dma1_st_rx_msg"
        ]
      },
      "versal_cips_0_dma1_tm_dsc_sts": {
        "interface_ports": [
          "dma1_tm_dsc_sts_0",
          "versal_cips_0/dma1_tm_dsc_sts"
        ]
      }
    },
    "nets": {
      "cpm_irq0_0_1": {
        "ports": [
          "cpm_irq0_0",
          "versal_cips_0/cpm_irq0"
        ]
      },
      "cpm_irq1_0_1": {
        "ports": [
          "cpm_irq1_0",
          "versal_cips_0/cpm_irq1"
        ]
      },
      "dma1_intrfc_resetn_0_1": {
        "ports": [
          "dma1_intrfc_resetn_0",
          "versal_cips_0/dma1_intrfc_resetn"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "smartconnect_1/aresetn",
          "pcie_qdma_mailbox_0/axi_aresetn"
        ]
      },
      "versal_cips_0_cpm_cor_irq": {
        "ports": [
          "versal_cips_0/cpm_cor_irq",
          "cpm_cor_irq_0"
        ]
      },
      "versal_cips_0_cpm_misc_irq": {
        "ports": [
          "versal_cips_0/cpm_misc_irq",
          "cpm_misc_irq_0"
        ]
      },
      "versal_cips_0_cpm_pcie_noc_axi0_clk": {
        "ports": [
          "versal_cips_0/cpm_pcie_noc_axi0_clk",
          "axi_noc_0/aclk0"
        ]
      },
      "versal_cips_0_cpm_pcie_noc_axi1_clk": {
        "ports": [
          "versal_cips_0/cpm_pcie_noc_axi1_clk",
          "axi_noc_0/aclk1"
        ]
      },
      "versal_cips_0_cpm_uncor_irq": {
        "ports": [
          "versal_cips_0/cpm_uncor_irq",
          "cpm_uncor_irq_0"
        ]
      },
      "versal_cips_0_dma1_axi_aresetn": {
        "ports": [
          "versal_cips_0/dma1_axi_aresetn",
          "dma1_axi_aresetn_0",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "smartconnect_0/aresetn",
          "proc_sys_reset_0/ext_reset_in",
          "pcie_qdma_mailbox_0/ip_resetn"
        ]
      },
      "versal_cips_0_pcie0_user_lnk_up": {
        "ports": [
          "pcie0_user_lnk_up_0"
        ]
      },
      "versal_cips_0_pl0_ref_clk": {
        "ports": [
          "versal_cips_0/pl0_ref_clk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "smartconnect_0/aclk",
          "dma1_intrfc_clk_0",
          "axi_noc_0/aclk2",
          "smartconnect_1/aclk1",
          "versal_cips_0/m_axi_fpd_aclk",
          "versal_cips_0/dma1_intrfc_clk",
          "pcie_qdma_mailbox_0/ip_clk"
        ]
      },
      "versal_cips_0_pl1_ref_clk": {
        "ports": [
          "versal_cips_0/pl1_ref_clk",
          "smartconnect_1/aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "pcie_qdma_mailbox_0/axi_aclk"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXIL": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXIL": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/versal_cips_0": {
        "address_spaces": {
          "CPM_PCIE_NOC_0": {
            "segments": {
              "SEG_M_AXIL_Reg": {
                "address_block": "/M_AXIL/Reg",
                "offset": "0x0000020180000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000020100000000",
                "range": "4K"
              },
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S00_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S00_AXI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_pcie_qdma_mailbox_0_Reg": {
                "address_block": "/pcie_qdma_mailbox_0/S_AXI_LITE/Reg",
                "offset": "0x0000020800000000",
                "range": "2G"
              }
            }
          },
          "CPM_PCIE_NOC_1": {
            "segments": {
              "SEG_M_AXIL_Reg": {
                "address_block": "/M_AXIL/Reg",
                "offset": "0x0000020180000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000020100000000",
                "range": "4K"
              },
              "SEG_axi_noc_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_0/S01_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_axi_noc_0_C0_DDR_LOW1": {
                "address_block": "/axi_noc_0/S01_AXI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "2G"
              },
              "SEG_pcie_qdma_mailbox_0_Reg": {
                "address_block": "/pcie_qdma_mailbox_0/S_AXI_LITE/Reg",
                "offset": "0x0000020800000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}