Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\paige\Documents\FPGA\HDMITest\soc_system.qsys --block-symbol-file --output-directory=C:\Users\paige\Documents\FPGA\HDMITest\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading HDMITest/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\paige\Documents\FPGA\HDMITest\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\paige\Documents\FPGA\HDMITest\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading HDMITest/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: soc_system: Done "soc_system" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
