

Implementation tool: Xilinx Vivado v.2022.1
Project:             mmul
Solution:            solution4
Device target:       xc7k160t-fbg676-2
Report date:         Fri Feb 17 17:12:41 -0800 2023

#=== Post-Implementation Resource usage ===
SLICE:          253
LUT:            341
FF:            1035
DSP:              1
BRAM:             0
URAM:             0
LATCH:            0
SRL:              7
CLB:              0

#=== Final timing ===
CP required:                     4.000
CP achieved post-synthesis:      3.229
CP achieved post-implementation: 3.371
Timing met
