MEMORY {
    SRAM0       (rwx):  ORIGIN = 0x00000000,    LENGTH = 0x100000
    SDRAM       (rwx):  ORIGIN = 0x20000000,    LENGTH = 0x10000000
    SSRAM       (rwx):  ORIGIN = 0x40000000,    LENGTH = 0x400000
    PLRAM       (rwx):  ORIGIN = 0x50000000,    LENGTH = 0x400000
    SRAM1       (rwx):  ORIGIN = 0x60000000,    LENGTH = 0x400000
    NOR         (rx):   ORIGIN = 0x70000000,    LENGTH = 0x800000
    IM0         (rwx):  ORIGIN = 0x80000000,    LENGTH = 0x20000
    IM1         (rwx):  ORIGIN = 0x80020000,    LENGTH = 0x20000
    IM2         (rwx):  ORIGIN = 0x80040000,    LENGTH = 0x20000
    IM3         (rwx):  ORIGIN = 0x80060000,    LENGTH = 0x20000
    /* Cached IM0 not directly supported by bootrom. Only for hackish power tests */
    IM0_CACHE   (rwx):  ORIGIN = 0x80060000,    LENGTH = 0x20000
    ROM          (rx):  ORIGIN = 0xFFFF0000,    LENGTH = 0x10000
    IM0_PWR_CACHE (rwx):  ORIGIN = 0x80090000,    LENGTH = 0x4000

}

SRAM0_MEMORY_BASE   = ORIGIN(SRAM0);
SRAM0_MEMORY_SIZE   = LENGTH(SRAM0);

SDRAM_MEMORY_BASE   = ORIGIN(SDRAM);
SDRAM_MEMORY_SIZE   = LENGTH(SDRAM);

SSRAM_MEMORY_BASE   = ORIGIN(SSRAM);
SSRAM_MEMORY_SIZE   = LENGTH(SSRAM);

PLRAM_MEMORY_BASE   = ORIGIN(PLRAM);
PLRAM_MEMORY_SIZE   = LENGTH(PLRAM);

SRAM1_MEMORY_BASE   = ORIGIN(SRAM1);
SRAM1_MEMORY_SIZE   = LENGTH(SRAM1);

NOR_MEMORY_BASE     = ORIGIN(NOR);
NOR_MEMORY_SIZE     = LENGTH(NOR);

IM0_MEMORY_BASE     = ORIGIN(IM0);
IM0_MEMORY_SIZE     = LENGTH(IM0);

IM1_MEMORY_BASE     = ORIGIN(IM1);
IM1_MEMORY_SIZE     = LENGTH(IM1);

IM2_MEMORY_BASE     = ORIGIN(IM2);
IM2_MEMORY_SIZE     = LENGTH(IM2);

IM3_MEMORY_BASE     = ORIGIN(IM3);
IM3_MEMORY_SIZE     = LENGTH(IM3);

ROM_MEMORY_BASE     = ORIGIN(ROM);
ROM_MEMORY_SIZE     = LENGTH(ROM);
