
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b94  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca0  08008d78  08008d78  00009d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a18  08009a18  0000b044  2**0
                  CONTENTS
  4 .ARM          00000008  08009a18  08009a18  0000aa18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a20  08009a20  0000b044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a20  08009a20  0000aa20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a24  08009a24  0000aa24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000044  20000000  08009a28  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  20000044  08009a6c  0000b044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08009a6c  0000b284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY
 12 .debug_info   000144db  00000000  00000000  0000b06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003286  00000000  00000000  0001f548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  000227d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f74  00000000  00000000  00023b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d619  00000000  00000000  00024ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019c21  00000000  00000000  000420cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1f71  00000000  00000000  0005bcee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fdc5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005368  00000000  00000000  000fdca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0010300c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000044 	.word	0x20000044
 8000200:	00000000 	.word	0x00000000
 8000204:	08008d60 	.word	0x08008d60

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000048 	.word	0x20000048
 8000220:	08008d60 	.word	0x08008d60

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <__aeabi_f2uiz>:
 8000818:	0042      	lsls	r2, r0, #1
 800081a:	d20e      	bcs.n	800083a <__aeabi_f2uiz+0x22>
 800081c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000820:	d30b      	bcc.n	800083a <__aeabi_f2uiz+0x22>
 8000822:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000826:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800082a:	d409      	bmi.n	8000840 <__aeabi_f2uiz+0x28>
 800082c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000830:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000834:	fa23 f002 	lsr.w	r0, r3, r2
 8000838:	4770      	bx	lr
 800083a:	f04f 0000 	mov.w	r0, #0
 800083e:	4770      	bx	lr
 8000840:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000844:	d101      	bne.n	800084a <__aeabi_f2uiz+0x32>
 8000846:	0242      	lsls	r2, r0, #9
 8000848:	d102      	bne.n	8000850 <__aeabi_f2uiz+0x38>
 800084a:	f04f 30ff 	mov.w	r0, #4294967295
 800084e:	4770      	bx	lr
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <__aeabi_ldivmod>:
 8000858:	b97b      	cbnz	r3, 800087a <__aeabi_ldivmod+0x22>
 800085a:	b972      	cbnz	r2, 800087a <__aeabi_ldivmod+0x22>
 800085c:	2900      	cmp	r1, #0
 800085e:	bfbe      	ittt	lt
 8000860:	2000      	movlt	r0, #0
 8000862:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000866:	e006      	blt.n	8000876 <__aeabi_ldivmod+0x1e>
 8000868:	bf08      	it	eq
 800086a:	2800      	cmpeq	r0, #0
 800086c:	bf1c      	itt	ne
 800086e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000872:	f04f 30ff 	movne.w	r0, #4294967295
 8000876:	f000 b99b 	b.w	8000bb0 <__aeabi_idiv0>
 800087a:	f1ad 0c08 	sub.w	ip, sp, #8
 800087e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000882:	2900      	cmp	r1, #0
 8000884:	db09      	blt.n	800089a <__aeabi_ldivmod+0x42>
 8000886:	2b00      	cmp	r3, #0
 8000888:	db1a      	blt.n	80008c0 <__aeabi_ldivmod+0x68>
 800088a:	f000 f835 	bl	80008f8 <__udivmoddi4>
 800088e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000892:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000896:	b004      	add	sp, #16
 8000898:	4770      	bx	lr
 800089a:	4240      	negs	r0, r0
 800089c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db1b      	blt.n	80008dc <__aeabi_ldivmod+0x84>
 80008a4:	f000 f828 	bl	80008f8 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4240      	negs	r0, r0
 80008b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008b8:	4252      	negs	r2, r2
 80008ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008be:	4770      	bx	lr
 80008c0:	4252      	negs	r2, r2
 80008c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008c6:	f000 f817 	bl	80008f8 <__udivmoddi4>
 80008ca:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008d2:	b004      	add	sp, #16
 80008d4:	4240      	negs	r0, r0
 80008d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008da:	4770      	bx	lr
 80008dc:	4252      	negs	r2, r2
 80008de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008e2:	f000 f809 	bl	80008f8 <__udivmoddi4>
 80008e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ee:	b004      	add	sp, #16
 80008f0:	4252      	negs	r2, r2
 80008f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f6:	4770      	bx	lr

080008f8 <__udivmoddi4>:
 80008f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008fc:	9d08      	ldr	r5, [sp, #32]
 80008fe:	460c      	mov	r4, r1
 8000900:	2b00      	cmp	r3, #0
 8000902:	d14e      	bne.n	80009a2 <__udivmoddi4+0xaa>
 8000904:	4694      	mov	ip, r2
 8000906:	458c      	cmp	ip, r1
 8000908:	4686      	mov	lr, r0
 800090a:	fab2 f282 	clz	r2, r2
 800090e:	d962      	bls.n	80009d6 <__udivmoddi4+0xde>
 8000910:	b14a      	cbz	r2, 8000926 <__udivmoddi4+0x2e>
 8000912:	f1c2 0320 	rsb	r3, r2, #32
 8000916:	4091      	lsls	r1, r2
 8000918:	fa20 f303 	lsr.w	r3, r0, r3
 800091c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000920:	4319      	orrs	r1, r3
 8000922:	fa00 fe02 	lsl.w	lr, r0, r2
 8000926:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800092a:	fbb1 f4f7 	udiv	r4, r1, r7
 800092e:	fb07 1114 	mls	r1, r7, r4, r1
 8000932:	fa1f f68c 	uxth.w	r6, ip
 8000936:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800093a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800093e:	fb04 f106 	mul.w	r1, r4, r6
 8000942:	4299      	cmp	r1, r3
 8000944:	d90a      	bls.n	800095c <__udivmoddi4+0x64>
 8000946:	eb1c 0303 	adds.w	r3, ip, r3
 800094a:	f104 30ff 	add.w	r0, r4, #4294967295
 800094e:	f080 8110 	bcs.w	8000b72 <__udivmoddi4+0x27a>
 8000952:	4299      	cmp	r1, r3
 8000954:	f240 810d 	bls.w	8000b72 <__udivmoddi4+0x27a>
 8000958:	3c02      	subs	r4, #2
 800095a:	4463      	add	r3, ip
 800095c:	1a59      	subs	r1, r3, r1
 800095e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000962:	fb07 1110 	mls	r1, r7, r0, r1
 8000966:	fb00 f606 	mul.w	r6, r0, r6
 800096a:	fa1f f38e 	uxth.w	r3, lr
 800096e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000972:	429e      	cmp	r6, r3
 8000974:	d90a      	bls.n	800098c <__udivmoddi4+0x94>
 8000976:	eb1c 0303 	adds.w	r3, ip, r3
 800097a:	f100 31ff 	add.w	r1, r0, #4294967295
 800097e:	f080 80fa 	bcs.w	8000b76 <__udivmoddi4+0x27e>
 8000982:	429e      	cmp	r6, r3
 8000984:	f240 80f7 	bls.w	8000b76 <__udivmoddi4+0x27e>
 8000988:	4463      	add	r3, ip
 800098a:	3802      	subs	r0, #2
 800098c:	2100      	movs	r1, #0
 800098e:	1b9b      	subs	r3, r3, r6
 8000990:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000994:	b11d      	cbz	r5, 800099e <__udivmoddi4+0xa6>
 8000996:	40d3      	lsrs	r3, r2
 8000998:	2200      	movs	r2, #0
 800099a:	e9c5 3200 	strd	r3, r2, [r5]
 800099e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d905      	bls.n	80009b2 <__udivmoddi4+0xba>
 80009a6:	b10d      	cbz	r5, 80009ac <__udivmoddi4+0xb4>
 80009a8:	e9c5 0100 	strd	r0, r1, [r5]
 80009ac:	2100      	movs	r1, #0
 80009ae:	4608      	mov	r0, r1
 80009b0:	e7f5      	b.n	800099e <__udivmoddi4+0xa6>
 80009b2:	fab3 f183 	clz	r1, r3
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d146      	bne.n	8000a48 <__udivmoddi4+0x150>
 80009ba:	42a3      	cmp	r3, r4
 80009bc:	d302      	bcc.n	80009c4 <__udivmoddi4+0xcc>
 80009be:	4290      	cmp	r0, r2
 80009c0:	f0c0 80ee 	bcc.w	8000ba0 <__udivmoddi4+0x2a8>
 80009c4:	1a86      	subs	r6, r0, r2
 80009c6:	eb64 0303 	sbc.w	r3, r4, r3
 80009ca:	2001      	movs	r0, #1
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d0e6      	beq.n	800099e <__udivmoddi4+0xa6>
 80009d0:	e9c5 6300 	strd	r6, r3, [r5]
 80009d4:	e7e3      	b.n	800099e <__udivmoddi4+0xa6>
 80009d6:	2a00      	cmp	r2, #0
 80009d8:	f040 808f 	bne.w	8000afa <__udivmoddi4+0x202>
 80009dc:	eba1 040c 	sub.w	r4, r1, ip
 80009e0:	2101      	movs	r1, #1
 80009e2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009e6:	fa1f f78c 	uxth.w	r7, ip
 80009ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80009ee:	fb08 4416 	mls	r4, r8, r6, r4
 80009f2:	fb07 f006 	mul.w	r0, r7, r6
 80009f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80009fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d908      	bls.n	8000a14 <__udivmoddi4+0x11c>
 8000a02:	eb1c 0303 	adds.w	r3, ip, r3
 8000a06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000a0a:	d202      	bcs.n	8000a12 <__udivmoddi4+0x11a>
 8000a0c:	4298      	cmp	r0, r3
 8000a0e:	f200 80cb 	bhi.w	8000ba8 <__udivmoddi4+0x2b0>
 8000a12:	4626      	mov	r6, r4
 8000a14:	1a1c      	subs	r4, r3, r0
 8000a16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000a1e:	fb00 f707 	mul.w	r7, r0, r7
 8000a22:	fa1f f38e 	uxth.w	r3, lr
 8000a26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a2a:	429f      	cmp	r7, r3
 8000a2c:	d908      	bls.n	8000a40 <__udivmoddi4+0x148>
 8000a2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a36:	d202      	bcs.n	8000a3e <__udivmoddi4+0x146>
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	f200 80ae 	bhi.w	8000b9a <__udivmoddi4+0x2a2>
 8000a3e:	4620      	mov	r0, r4
 8000a40:	1bdb      	subs	r3, r3, r7
 8000a42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a46:	e7a5      	b.n	8000994 <__udivmoddi4+0x9c>
 8000a48:	f1c1 0720 	rsb	r7, r1, #32
 8000a4c:	408b      	lsls	r3, r1
 8000a4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a56:	fa24 f607 	lsr.w	r6, r4, r7
 8000a5a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a5e:	fbb6 f8f9 	udiv	r8, r6, r9
 8000a62:	fa1f fe8c 	uxth.w	lr, ip
 8000a66:	fb09 6618 	mls	r6, r9, r8, r6
 8000a6a:	fa20 f307 	lsr.w	r3, r0, r7
 8000a6e:	408c      	lsls	r4, r1
 8000a70:	fa00 fa01 	lsl.w	sl, r0, r1
 8000a74:	fb08 f00e 	mul.w	r0, r8, lr
 8000a78:	431c      	orrs	r4, r3
 8000a7a:	0c23      	lsrs	r3, r4, #16
 8000a7c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000a80:	4298      	cmp	r0, r3
 8000a82:	fa02 f201 	lsl.w	r2, r2, r1
 8000a86:	d90a      	bls.n	8000a9e <__udivmoddi4+0x1a6>
 8000a88:	eb1c 0303 	adds.w	r3, ip, r3
 8000a8c:	f108 36ff 	add.w	r6, r8, #4294967295
 8000a90:	f080 8081 	bcs.w	8000b96 <__udivmoddi4+0x29e>
 8000a94:	4298      	cmp	r0, r3
 8000a96:	d97e      	bls.n	8000b96 <__udivmoddi4+0x29e>
 8000a98:	f1a8 0802 	sub.w	r8, r8, #2
 8000a9c:	4463      	add	r3, ip
 8000a9e:	1a1e      	subs	r6, r3, r0
 8000aa0:	fbb6 f3f9 	udiv	r3, r6, r9
 8000aa4:	fb09 6613 	mls	r6, r9, r3, r6
 8000aa8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000aac:	b2a4      	uxth	r4, r4
 8000aae:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	d908      	bls.n	8000ac8 <__udivmoddi4+0x1d0>
 8000ab6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aba:	f103 30ff 	add.w	r0, r3, #4294967295
 8000abe:	d266      	bcs.n	8000b8e <__udivmoddi4+0x296>
 8000ac0:	45a6      	cmp	lr, r4
 8000ac2:	d964      	bls.n	8000b8e <__udivmoddi4+0x296>
 8000ac4:	3b02      	subs	r3, #2
 8000ac6:	4464      	add	r4, ip
 8000ac8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000acc:	fba0 8302 	umull	r8, r3, r0, r2
 8000ad0:	eba4 040e 	sub.w	r4, r4, lr
 8000ad4:	429c      	cmp	r4, r3
 8000ad6:	46c6      	mov	lr, r8
 8000ad8:	461e      	mov	r6, r3
 8000ada:	d350      	bcc.n	8000b7e <__udivmoddi4+0x286>
 8000adc:	d04d      	beq.n	8000b7a <__udivmoddi4+0x282>
 8000ade:	b155      	cbz	r5, 8000af6 <__udivmoddi4+0x1fe>
 8000ae0:	ebba 030e 	subs.w	r3, sl, lr
 8000ae4:	eb64 0406 	sbc.w	r4, r4, r6
 8000ae8:	fa04 f707 	lsl.w	r7, r4, r7
 8000aec:	40cb      	lsrs	r3, r1
 8000aee:	431f      	orrs	r7, r3
 8000af0:	40cc      	lsrs	r4, r1
 8000af2:	e9c5 7400 	strd	r7, r4, [r5]
 8000af6:	2100      	movs	r1, #0
 8000af8:	e751      	b.n	800099e <__udivmoddi4+0xa6>
 8000afa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000afe:	f1c2 0320 	rsb	r3, r2, #32
 8000b02:	40d9      	lsrs	r1, r3
 8000b04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b08:	fa20 f303 	lsr.w	r3, r0, r3
 8000b0c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b10:	fbb1 f0f8 	udiv	r0, r1, r8
 8000b14:	fb08 1110 	mls	r1, r8, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	431c      	orrs	r4, r3
 8000b1c:	fa1f f78c 	uxth.w	r7, ip
 8000b20:	0c23      	lsrs	r3, r4, #16
 8000b22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b26:	fb00 f107 	mul.w	r1, r0, r7
 8000b2a:	4299      	cmp	r1, r3
 8000b2c:	d908      	bls.n	8000b40 <__udivmoddi4+0x248>
 8000b2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b32:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b36:	d22c      	bcs.n	8000b92 <__udivmoddi4+0x29a>
 8000b38:	4299      	cmp	r1, r3
 8000b3a:	d92a      	bls.n	8000b92 <__udivmoddi4+0x29a>
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a5b      	subs	r3, r3, r1
 8000b42:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b46:	fb08 3311 	mls	r3, r8, r1, r3
 8000b4a:	b2a4      	uxth	r4, r4
 8000b4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b50:	fb01 f307 	mul.w	r3, r1, r7
 8000b54:	42a3      	cmp	r3, r4
 8000b56:	d908      	bls.n	8000b6a <__udivmoddi4+0x272>
 8000b58:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b60:	d213      	bcs.n	8000b8a <__udivmoddi4+0x292>
 8000b62:	42a3      	cmp	r3, r4
 8000b64:	d911      	bls.n	8000b8a <__udivmoddi4+0x292>
 8000b66:	3902      	subs	r1, #2
 8000b68:	4464      	add	r4, ip
 8000b6a:	1ae4      	subs	r4, r4, r3
 8000b6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b70:	e73b      	b.n	80009ea <__udivmoddi4+0xf2>
 8000b72:	4604      	mov	r4, r0
 8000b74:	e6f2      	b.n	800095c <__udivmoddi4+0x64>
 8000b76:	4608      	mov	r0, r1
 8000b78:	e708      	b.n	800098c <__udivmoddi4+0x94>
 8000b7a:	45c2      	cmp	sl, r8
 8000b7c:	d2af      	bcs.n	8000ade <__udivmoddi4+0x1e6>
 8000b7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b82:	eb63 060c 	sbc.w	r6, r3, ip
 8000b86:	3801      	subs	r0, #1
 8000b88:	e7a9      	b.n	8000ade <__udivmoddi4+0x1e6>
 8000b8a:	4631      	mov	r1, r6
 8000b8c:	e7ed      	b.n	8000b6a <__udivmoddi4+0x272>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	e79a      	b.n	8000ac8 <__udivmoddi4+0x1d0>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e7d4      	b.n	8000b40 <__udivmoddi4+0x248>
 8000b96:	46b0      	mov	r8, r6
 8000b98:	e781      	b.n	8000a9e <__udivmoddi4+0x1a6>
 8000b9a:	4463      	add	r3, ip
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	e74f      	b.n	8000a40 <__udivmoddi4+0x148>
 8000ba0:	4606      	mov	r6, r0
 8000ba2:	4623      	mov	r3, r4
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	e711      	b.n	80009cc <__udivmoddi4+0xd4>
 8000ba8:	3e02      	subs	r6, #2
 8000baa:	4463      	add	r3, ip
 8000bac:	e732      	b.n	8000a14 <__udivmoddi4+0x11c>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_idiv0>:
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f993 3000 	ldrsb.w	r3, [r3]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	dd02      	ble.n	8000bcc <inv_row_2_scale+0x18>
        b = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	81fb      	strh	r3, [r7, #14]
 8000bca:	e02d      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	da02      	bge.n	8000bdc <inv_row_2_scale+0x28>
        b = 4;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	81fb      	strh	r3, [r7, #14]
 8000bda:	e025      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3301      	adds	r3, #1
 8000be0:	f993 3000 	ldrsb.w	r3, [r3]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	dd02      	ble.n	8000bee <inv_row_2_scale+0x3a>
        b = 1;
 8000be8:	2301      	movs	r3, #1
 8000bea:	81fb      	strh	r3, [r7, #14]
 8000bec:	e01c      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	da02      	bge.n	8000c00 <inv_row_2_scale+0x4c>
        b = 5;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	81fb      	strh	r3, [r7, #14]
 8000bfe:	e013      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3302      	adds	r3, #2
 8000c04:	f993 3000 	ldrsb.w	r3, [r3]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	dd02      	ble.n	8000c12 <inv_row_2_scale+0x5e>
        b = 2;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	81fb      	strh	r3, [r7, #14]
 8000c10:	e00a      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3302      	adds	r3, #2
 8000c16:	f993 3000 	ldrsb.w	r3, [r3]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	da02      	bge.n	8000c24 <inv_row_2_scale+0x70>
        b = 6;
 8000c1e:	2306      	movs	r3, #6
 8000c20:	81fb      	strh	r3, [r7, #14]
 8000c22:	e001      	b.n	8000c28 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8000c24:	2307      	movs	r3, #7
 8000c26:	81fb      	strh	r3, [r7, #14]
    return b;
 8000c28:	89fb      	ldrh	r3, [r7, #14]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ffb9 	bl	8000bb4 <inv_row_2_scale>
 8000c42:	4603      	mov	r3, r0
 8000c44:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3303      	adds	r3, #3
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ffb2 	bl	8000bb4 <inv_row_2_scale>
 8000c50:	4603      	mov	r3, r0
 8000c52:	00db      	lsls	r3, r3, #3
 8000c54:	b21a      	sxth	r2, r3
 8000c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b21b      	sxth	r3, r3
 8000c5e:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3306      	adds	r3, #6
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff ffa5 	bl	8000bb4 <inv_row_2_scale>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	019b      	lsls	r3, r3, #6
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b21b      	sxth	r3, r3
 8000c78:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8000c7a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <run_self_test>:

static int run_self_test(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	@ 0x28
 8000c88:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8000c8a:	f107 020c 	add.w	r2, r7, #12
 8000c8e:	f107 0318 	add.w	r3, r7, #24
 8000c92:	4611      	mov	r1, r2
 8000c94:	4618      	mov	r0, r3
 8000c96:	f002 fbf1 	bl	800347c <mpu_run_self_test>
 8000c9a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9e:	2b03      	cmp	r3, #3
 8000ca0:	d153      	bne.n	8000d4a <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8000ca2:	f107 0308 	add.w	r3, r7, #8
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 fb40 	bl	800232c <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fb72 	bl	8000398 <__aeabi_i2f>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4610      	mov	r0, r2
 8000cbc:	f7ff fbc0 	bl	8000440 <__aeabi_fmul>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fd82 	bl	80007cc <__aeabi_f2iz>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fb62 	bl	8000398 <__aeabi_i2f>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4610      	mov	r0, r2
 8000cdc:	f7ff fbb0 	bl	8000440 <__aeabi_fmul>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fd72 	bl	80007cc <__aeabi_f2iz>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8000cec:	6a3b      	ldr	r3, [r7, #32]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fb52 	bl	8000398 <__aeabi_i2f>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4610      	mov	r0, r2
 8000cfc:	f7ff fba0 	bl	8000440 <__aeabi_fmul>
 8000d00:	4603      	mov	r3, r0
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fd62 	bl	80007cc <__aeabi_f2iz>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	4618      	mov	r0, r3
 8000d12:	f002 ff3d 	bl	8003b90 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8000d16:	1dbb      	adds	r3, r7, #6
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f001 fb3f 	bl	800239c <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	88fa      	ldrh	r2, [r7, #6]
 8000d22:	fb02 f303 	mul.w	r3, r2, r3
 8000d26:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	fb02 f303 	mul.w	r3, r2, r3
 8000d30:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	88fa      	ldrh	r2, [r7, #6]
 8000d36:	fb02 f303 	mul.w	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8000d3c:	f107 030c 	add.w	r3, r7, #12
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 f82f 	bl	8003da4 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e001      	b.n	8000d4e <run_self_test+0xca>
        return -1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3728      	adds	r7, #40	@ 0x28
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 fd55 	bl	8001810 <mpu_init>
 8000d66:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d002      	beq.n	8000d74 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	e05d      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置传感器
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8000d74:	2078      	movs	r0, #120	@ 0x78
 8000d76:	f001 fbb1 	bl	80024dc <mpu_set_sensors>
 8000d7a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 8000d82:	f06f 0301 	mvn.w	r3, #1
 8000d86:	e053      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8000d88:	2078      	movs	r0, #120	@ 0x78
 8000d8a:	f001 fb55 	bl	8002438 <mpu_configure_fifo>
 8000d8e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8000d96:	f06f 0302 	mvn.w	r3, #2
 8000d9a:	e049      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置采样率
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 8000d9c:	2064      	movs	r0, #100	@ 0x64
 8000d9e:	f001 fa53 	bl	8002248 <mpu_set_sample_rate>
 8000da2:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 8000daa:	f06f 0303 	mvn.w	r3, #3
 8000dae:	e03f      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //加载DMP固件
    ret = dmp_load_motion_driver_firmware();
 8000db0:	f002 fdf2 	bl	8003998 <dmp_load_motion_driver_firmware>
 8000db4:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d002      	beq.n	8000dc2 <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 8000dbc:	f06f 0304 	mvn.w	r3, #4
 8000dc0:	e036      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置陀螺仪方向
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 8000dc2:	481d      	ldr	r0, [pc, #116]	@ (8000e38 <MPU6050_DMP_init+0xe0>)
 8000dc4:	f7ff ff36 	bl	8000c34 <inv_orientation_matrix_to_scalar>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f002 fdf4 	bl	80039b8 <dmp_set_orientation>
 8000dd0:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 8000dd8:	f06f 0305 	mvn.w	r3, #5
 8000ddc:	e028      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置DMP功能
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 8000dde:	f240 1073 	movw	r0, #371	@ 0x173
 8000de2:	f003 fb63 	bl	80044ac <dmp_enable_feature>
 8000de6:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d002      	beq.n	8000df4 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 8000dee:	f06f 0306 	mvn.w	r3, #6
 8000df2:	e01d      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置输出速率
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8000df4:	2064      	movs	r0, #100	@ 0x64
 8000df6:	f003 f8db 	bl	8003fb0 <dmp_set_fifo_rate>
 8000dfa:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 8000e02:	f06f 0307 	mvn.w	r3, #7
 8000e06:	e013      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //自检
    ret = run_self_test();
 8000e08:	f7ff ff3c 	bl	8000c84 <run_self_test>
 8000e0c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 8000e14:	f06f 0308 	mvn.w	r3, #8
 8000e18:	e00a      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //使能DMP
    ret = mpu_set_dmp_state(1);
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f002 fd56 	bl	80038cc <mpu_set_dmp_state>
 8000e20:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d002      	beq.n	8000e2e <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 8000e28:	f06f 0309 	mvn.w	r3, #9
 8000e2c:	e000      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }

    return 0;
 8000e2e:	2300      	movs	r3, #0
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000000 	.word	0x20000000

08000e3c <SetOperationMode>:
extern TIM_HandleTypeDef htim4;

// Mode management
static uint8_t current_mode = MODE_MANUAL;

void SetOperationMode(uint8_t mode) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
    if (mode <= MODE_LINE_TRACK) {
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d802      	bhi.n	8000e52 <SetOperationMode+0x16>
        current_mode = mode;
 8000e4c:	4a03      	ldr	r2, [pc, #12]	@ (8000e5c <SetOperationMode+0x20>)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	7013      	strb	r3, [r2, #0]
    }
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	20000009 	.word	0x20000009

08000e60 <SendModeChangeAck>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

void SendModeChangeAck(uint8_t mode) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08c      	sub	sp, #48	@ 0x30
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 8000e6a:	23aa      	movs	r3, #170	@ 0xaa
 8000e6c:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_STATUS;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 2;
 8000e72:	2302      	movs	r3, #2
 8000e74:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = ACK_MC; // Status type: mode change ack
 8000e76:	2301      	movs	r3, #1
 8000e78:	73fb      	strb	r3, [r7, #15]
    pkg.data[1] = mode; // New mode
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	743b      	strb	r3, [r7, #16]
    pkg.checksum = CalculateChecksum(&pkg);
 8000e7e:	f107 030c 	add.w	r3, r7, #12
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f86e 	bl	8000f64 <CalculateChecksum>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    UART_SendPackage(&pkg);
 8000e8e:	f107 030c 	add.w	r3, r7, #12
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f8a8 	bl	8000fe8 <UART_SendPackage>
}
 8000e98:	bf00      	nop
 8000e9a:	3730      	adds	r7, #48	@ 0x30
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <SendNavAck>:

void SendNavAck(void){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
	UART_Package_t pkg;

	pkg.header = FRAME_HEADER;
 8000ea6:	23aa      	movs	r3, #170	@ 0xaa
 8000ea8:	713b      	strb	r3, [r7, #4]
	pkg.cmd_type = CMD_STATUS;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	717b      	strb	r3, [r7, #5]
	pkg.data_len = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	71bb      	strb	r3, [r7, #6]
	pkg.data[0] = ACK_NAV_PKT; // Status type: Auto navigation packet ack
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	71fb      	strb	r3, [r7, #7]
	pkg.checksum = CalculateChecksum(&pkg);
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 f853 	bl	8000f64 <CalculateChecksum>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	UART_SendPackage(&pkg);
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 f88e 	bl	8000fe8 <UART_SendPackage>
}
 8000ecc:	bf00      	nop
 8000ece:	3728      	adds	r7, #40	@ 0x28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <ProcessReceivedPackage>:
    
    UART_SendPackage(&pkg);
}

// Functions for Car Board
void ProcessReceivedPackage(UART_Package_t* pkg) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    if (VerifyChecksum(pkg) != 0) {
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f000 f86b 	bl	8000fb8 <VerifyChecksum>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d131      	bne.n	8000f4c <ProcessReceivedPackage+0x78>
        return; // Invalid package
    }
    
    switch(pkg->cmd_type) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	785b      	ldrb	r3, [r3, #1]
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d020      	beq.n	8000f32 <ProcessReceivedPackage+0x5e>
 8000ef0:	2b05      	cmp	r3, #5
 8000ef2:	dc2d      	bgt.n	8000f50 <ProcessReceivedPackage+0x7c>
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d002      	beq.n	8000efe <ProcessReceivedPackage+0x2a>
 8000ef8:	2b03      	cmp	r3, #3
 8000efa:	d00a      	beq.n	8000f12 <ProcessReceivedPackage+0x3e>
            StopMotion();
            // Send mode change acknowledgment
            SendModeChangeAck(pkg->data[0]);
            break;
        default:
            break;
 8000efc:	e028      	b.n	8000f50 <ProcessReceivedPackage+0x7c>
            if (current_mode == MODE_MANUAL) {
 8000efe:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <ProcessReceivedPackage+0x8c>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d126      	bne.n	8000f54 <ProcessReceivedPackage+0x80>
                ProcessMotionCmd(pkg->data[0]);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	78db      	ldrb	r3, [r3, #3]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 f8a4 	bl	8001058 <ProcessMotionCmd>
            break;
 8000f10:	e020      	b.n	8000f54 <ProcessReceivedPackage+0x80>
            if (current_mode == MODE_AUTO_NAV) {
 8000f12:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <ProcessReceivedPackage+0x8c>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d11e      	bne.n	8000f58 <ProcessReceivedPackage+0x84>
                ProcessNavCmd(pkg->data[0], &pkg->data[1], pkg->data_len - 1);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	78d8      	ldrb	r0, [r3, #3]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	1d19      	adds	r1, r3, #4
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	789b      	ldrb	r3, [r3, #2]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	f000 f924 	bl	8001178 <ProcessNavCmd>
            break;
 8000f30:	e012      	b.n	8000f58 <ProcessReceivedPackage+0x84>
            SetOperationMode(pkg->data[0]);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	78db      	ldrb	r3, [r3, #3]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff80 	bl	8000e3c <SetOperationMode>
            StopMotion();
 8000f3c:	f000 fa22 	bl	8001384 <StopMotion>
            SendModeChangeAck(pkg->data[0]);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	78db      	ldrb	r3, [r3, #3]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff8b 	bl	8000e60 <SendModeChangeAck>
            break;
 8000f4a:	e006      	b.n	8000f5a <ProcessReceivedPackage+0x86>
        return; // Invalid package
 8000f4c:	bf00      	nop
 8000f4e:	e004      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f50:	bf00      	nop
 8000f52:	e002      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f54:	bf00      	nop
 8000f56:	e000      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f58:	bf00      	nop
    }
}
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000009 	.word	0x20000009

08000f64 <CalculateChecksum>:
    
    UART_SendPackage(&pkg);
}

// Utility Functions
uint8_t CalculateChecksum(UART_Package_t* pkg) {
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    uint8_t sum = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
    sum += pkg->cmd_type;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	785a      	ldrb	r2, [r3, #1]
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4413      	add	r3, r2
 8000f78:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	789a      	ldrb	r2, [r3, #2]
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	4413      	add	r3, r2
 8000f82:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	e00a      	b.n	8000fa0 <CalculateChecksum+0x3c>
        sum += pkg->data[i];
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	4413      	add	r3, r2
 8000f90:	3303      	adds	r3, #3
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	4413      	add	r3, r2
 8000f98:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	789b      	ldrb	r3, [r3, #2]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	dbee      	blt.n	8000f8a <CalculateChecksum+0x26>
    }
    return sum;
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <VerifyChecksum>:

int VerifyChecksum(UART_Package_t* pkg) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    uint8_t sum = CalculateChecksum(pkg);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f7ff ffcf 	bl	8000f64 <CalculateChecksum>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]
    return (sum == pkg->checksum) ? 0 : -1;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8000fd0:	7bfa      	ldrb	r2, [r7, #15]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d101      	bne.n	8000fda <VerifyChecksum+0x22>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e001      	b.n	8000fde <VerifyChecksum+0x26>
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <UART_SendPackage>:

HAL_StatusTypeDef UART_SendPackage(UART_Package_t* pkg) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08c      	sub	sp, #48	@ 0x30
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    // 计算总的数据长度：header(1) + cmd_type(1) + data_len(1) + data(data_len) + checksum(1)
    uint8_t total_len = 3 + pkg->data_len + 1;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	789b      	ldrb	r3, [r3, #2]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    // 创建发送缓冲区
    uint8_t tx_buffer[38]; // 最大包长度：3 + 32 + 1 = 36字节
    
    // 组装数据包
    tx_buffer[0] = pkg->header;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	723b      	strb	r3, [r7, #8]
    tx_buffer[1] = pkg->cmd_type;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	785b      	ldrb	r3, [r3, #1]
 8001004:	727b      	strb	r3, [r7, #9]
    tx_buffer[2] = pkg->data_len;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	72bb      	strb	r3, [r7, #10]
    memcpy(&tx_buffer[3], pkg->data, pkg->data_len);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	1cd9      	adds	r1, r3, #3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	789b      	ldrb	r3, [r3, #2]
 8001014:	461a      	mov	r2, r3
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	3303      	adds	r3, #3
 800101c:	4618      	mov	r0, r3
 800101e:	f007 fe91 	bl	8008d44 <memcpy>
    tx_buffer[3 + pkg->data_len] = pkg->checksum;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	789b      	ldrb	r3, [r3, #2]
 8001026:	3303      	adds	r3, #3
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 800102e:	3330      	adds	r3, #48	@ 0x30
 8001030:	443b      	add	r3, r7
 8001032:	f803 2c28 	strb.w	r2, [r3, #-40]
    
    // 使用HAL_UART_Transmit发送数据
    return HAL_UART_Transmit(&huart2, tx_buffer, total_len, 200); // 200ms超时
 8001036:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800103a:	b29a      	uxth	r2, r3
 800103c:	f107 0108 	add.w	r1, r7, #8
 8001040:	23c8      	movs	r3, #200	@ 0xc8
 8001042:	4804      	ldr	r0, [pc, #16]	@ (8001054 <UART_SendPackage+0x6c>)
 8001044:	f007 f828 	bl	8008098 <HAL_UART_Transmit>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3730      	adds	r7, #48	@ 0x30
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000234 	.word	0x20000234

08001058 <ProcessMotionCmd>:

void ProcessMotionCmd(uint8_t motion_type) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	@ 0x30
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    pkg.header = FRAME_HEADER;
 8001062:	23aa      	movs	r3, #170	@ 0xaa
 8001064:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_MOTION;
 8001066:	2301      	movs	r3, #1
 8001068:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = motion_type;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	73fb      	strb	r3, [r7, #15]
    pkg.checksum = CalculateChecksum(&pkg);
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff ff74 	bl	8000f64 <CalculateChecksum>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    switch(motion_type) {
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	3b01      	subs	r3, #1
 8001086:	2b06      	cmp	r3, #6
 8001088:	d865      	bhi.n	8001156 <ProcessMotionCmd+0xfe>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <ProcessMotionCmd+0x38>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080010ad 	.word	0x080010ad
 8001094:	080010c5 	.word	0x080010c5
 8001098:	080010dd 	.word	0x080010dd
 800109c:	0800110d 	.word	0x0800110d
 80010a0:	080010f5 	.word	0x080010f5
 80010a4:	08001125 	.word	0x08001125
 80010a8:	0800113d 	.word	0x0800113d
        case MOTION_FORWARD:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2101      	movs	r1, #1
 80010b0:	482e      	ldr	r0, [pc, #184]	@ (800116c <ProcessMotionCmd+0x114>)
 80010b2:	f004 fee8 	bl	8005e86 <HAL_GPIO_WritePin>
            moveForward(&htim4);
 80010b6:	482e      	ldr	r0, [pc, #184]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010b8:	f004 f88a 	bl	80051d0 <moveForward>
            HAL_Delay(50);
 80010bc:	2032      	movs	r0, #50	@ 0x32
 80010be:	f004 fac3 	bl	8005648 <HAL_Delay>
            break;
 80010c2:	e049      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_BACKWARD:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 80010c4:	2201      	movs	r2, #1
 80010c6:	2104      	movs	r1, #4
 80010c8:	482a      	ldr	r0, [pc, #168]	@ (8001174 <ProcessMotionCmd+0x11c>)
 80010ca:	f004 fedc 	bl	8005e86 <HAL_GPIO_WritePin>
            moveBackward(&htim4);
 80010ce:	4828      	ldr	r0, [pc, #160]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010d0:	f004 f8b2 	bl	8005238 <moveBackward>
            HAL_Delay(50);
 80010d4:	2032      	movs	r0, #50	@ 0x32
 80010d6:	f004 fab7 	bl	8005648 <HAL_Delay>
            break;
 80010da:	e03d      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_LEFT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010dc:	2201      	movs	r2, #1
 80010de:	2101      	movs	r1, #1
 80010e0:	4822      	ldr	r0, [pc, #136]	@ (800116c <ProcessMotionCmd+0x114>)
 80010e2:	f004 fed0 	bl	8005e86 <HAL_GPIO_WritePin>
            moveLeft(&htim4);
 80010e6:	4822      	ldr	r0, [pc, #136]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010e8:	f004 f8da 	bl	80052a0 <moveLeft>
            HAL_Delay(50);
 80010ec:	2032      	movs	r0, #50	@ 0x32
 80010ee:	f004 faab 	bl	8005648 <HAL_Delay>
            break;
 80010f2:	e031      	b.n	8001158 <ProcessMotionCmd+0x100>
        case MOTION_TURN_L:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2101      	movs	r1, #1
 80010f8:	481c      	ldr	r0, [pc, #112]	@ (800116c <ProcessMotionCmd+0x114>)
 80010fa:	f004 fec4 	bl	8005e86 <HAL_GPIO_WritePin>
            moveTurnLeft(&htim4);
 80010fe:	481c      	ldr	r0, [pc, #112]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001100:	f004 f936 	bl	8005370 <moveTurnLeft>
            HAL_Delay(50);
 8001104:	2032      	movs	r0, #50	@ 0x32
 8001106:	f004 fa9f 	bl	8005648 <HAL_Delay>
            break;
 800110a:	e025      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_RIGHT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2101      	movs	r1, #1
 8001110:	4816      	ldr	r0, [pc, #88]	@ (800116c <ProcessMotionCmd+0x114>)
 8001112:	f004 feb8 	bl	8005e86 <HAL_GPIO_WritePin>
            moveRight(&htim4);
 8001116:	4816      	ldr	r0, [pc, #88]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001118:	f004 f8f6 	bl	8005308 <moveRight>
            HAL_Delay(50);
 800111c:	2032      	movs	r0, #50	@ 0x32
 800111e:	f004 fa93 	bl	8005648 <HAL_Delay>
            break;
 8001122:	e019      	b.n	8001158 <ProcessMotionCmd+0x100>
        case MOTION_TURN_R:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001124:	2201      	movs	r2, #1
 8001126:	2104      	movs	r1, #4
 8001128:	4812      	ldr	r0, [pc, #72]	@ (8001174 <ProcessMotionCmd+0x11c>)
 800112a:	f004 feac 	bl	8005e86 <HAL_GPIO_WritePin>
            moveTurnRight(&htim4);
 800112e:	4810      	ldr	r0, [pc, #64]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001130:	f004 f954 	bl	80053dc <moveTurnRight>
            HAL_Delay(50);
 8001134:	2032      	movs	r0, #50	@ 0x32
 8001136:	f004 fa87 	bl	8005648 <HAL_Delay>
            break;
 800113a:	e00d      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_STOP:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2101      	movs	r1, #1
 8001140:	480a      	ldr	r0, [pc, #40]	@ (800116c <ProcessMotionCmd+0x114>)
 8001142:	f004 fea0 	bl	8005e86 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2104      	movs	r1, #4
 800114a:	480a      	ldr	r0, [pc, #40]	@ (8001174 <ProcessMotionCmd+0x11c>)
 800114c:	f004 fe9b 	bl	8005e86 <HAL_GPIO_WritePin>
            motorBreak();
 8001150:	f004 f80c 	bl	800516c <motorBreak>
            break;
 8001154:	e000      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        default:
            break;
 8001156:	bf00      	nop
    }

    // Send confirmation package
    UART_SendPackage(&pkg);
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff43 	bl	8000fe8 <UART_SendPackage>
}
 8001162:	bf00      	nop
 8001164:	3730      	adds	r7, #48	@ 0x30
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40010c00 	.word	0x40010c00
 8001170:	200001a4 	.word	0x200001a4
 8001174:	40011400 	.word	0x40011400

08001178 <ProcessNavCmd>:
void ProcessNavCmd(uint8_t nav_mode, uint8_t* path_data, uint8_t path_len){
 8001178:	b580      	push	{r7, lr}
 800117a:	b096      	sub	sp, #88	@ 0x58
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	4613      	mov	r3, r2
 8001186:	71bb      	strb	r3, [r7, #6]
		UART_Package_t pkg;

	    pkg.header = FRAME_HEADER;
 8001188:	23aa      	movs	r3, #170	@ 0xaa
 800118a:	733b      	strb	r3, [r7, #12]
	    pkg.cmd_type = CMD_NAV;
 800118c:	2303      	movs	r3, #3
 800118e:	737b      	strb	r3, [r7, #13]
	    pkg.data_len = path_len + 1;
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	3301      	adds	r3, #1
 8001194:	b2db      	uxtb	r3, r3
 8001196:	73bb      	strb	r3, [r7, #14]
	    pkg.data[0] = nav_mode;
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	73fb      	strb	r3, [r7, #15]
	    memcpy(&pkg.data[1], path_data, path_len);
 800119c:	79ba      	ldrb	r2, [r7, #6]
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	3304      	adds	r3, #4
 80011a4:	6839      	ldr	r1, [r7, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f007 fdcc 	bl	8008d44 <memcpy>
	    pkg.checksum = CalculateChecksum(&pkg);
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fed7 	bl	8000f64 <CalculateChecksum>
 80011b6:	4603      	mov	r3, r0
 80011b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	    if (nav_mode==MODE_AUTO_NAV){
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	f040 80da 	bne.w	8001378 <ProcessNavCmd+0x200>
	    	uint8_t start_c=path_data[1];
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	    	uint8_t end_c=path_data[path_len-1];
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	    	uint8_t point_count=path_len/2;
 80011da:	79bb      	ldrb	r3, [r7, #6]
 80011dc:	085b      	lsrs	r3, r3, #1
 80011de:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	    	// 根据起点终点决定初始朝向
	    	// 如果起点在终点左边，朝右；如果在终点右边，朝左
	    	if(point_count<2){
 80011e2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d802      	bhi.n	80011f0 <ProcessNavCmd+0x78>
	    		SendNavAck();
 80011ea:	f7ff fe59 	bl	8000ea0 <SendNavAck>
	    		return;
 80011ee:	e0c4      	b.n	800137a <ProcessNavCmd+0x202>
	    	}
	    	SendNavAck();
 80011f0:	f7ff fe56 	bl	8000ea0 <SendNavAck>
	    	int facing_right=1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	657b      	str	r3, [r7, #84]	@ 0x54
	    	if(start_c > end_c) {
 80011f8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80011fc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001200:	429a      	cmp	r2, r3
 8001202:	d901      	bls.n	8001208 <ProcessNavCmd+0x90>
	    		facing_right = 0; // 朝左
 8001204:	2300      	movs	r3, #0
 8001206:	657b      	str	r3, [r7, #84]	@ 0x54
	    	}
	    	for(int i=0;i<point_count-1;i++){
 8001208:	2300      	movs	r3, #0
 800120a:	653b      	str	r3, [r7, #80]	@ 0x50
 800120c:	e0ac      	b.n	8001368 <ProcessNavCmd+0x1f0>
	    		uint8_t r1 = path_data[i*2];
 800120e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	4413      	add	r3, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	    		uint8_t c1 = path_data[i*2 + 1];
 800121e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	3301      	adds	r3, #1
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	    		uint8_t r2 = path_data[(i+1)*2];
 800122e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001230:	3301      	adds	r3, #1
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	461a      	mov	r2, r3
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	4413      	add	r3, r2
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	    		uint8_t c2 = path_data[(i+1)*2 + 1];
 8001240:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001242:	3301      	adds	r3, #1
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	3301      	adds	r3, #1
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	    		int dr=r2-r1;
 8001252:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001256:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
	    		int dc=c2-c1;
 800125e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001262:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	633b      	str	r3, [r7, #48]	@ 0x30
	    			if(dc>0){
 800126a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800126c:	2b00      	cmp	r3, #0
 800126e:	dd1a      	ble.n	80012a6 <ProcessNavCmd+0x12e>
	    				for(int step=0;step<dc;step++){
 8001270:	2300      	movs	r3, #0
 8001272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001274:	e012      	b.n	800129c <ProcessNavCmd+0x124>
	    					if(facing_right) moveForward(&htim4);
 8001276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <ProcessNavCmd+0x10c>
 800127c:	4840      	ldr	r0, [pc, #256]	@ (8001380 <ProcessNavCmd+0x208>)
 800127e:	f003 ffa7 	bl	80051d0 <moveForward>
 8001282:	e002      	b.n	800128a <ProcessNavCmd+0x112>
	    					else moveBackward(&htim4);
 8001284:	483e      	ldr	r0, [pc, #248]	@ (8001380 <ProcessNavCmd+0x208>)
 8001286:	f003 ffd7 	bl	8005238 <moveBackward>
	    					HAL_Delay(700);
 800128a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800128e:	f004 f9db 	bl	8005648 <HAL_Delay>
	    					motorBreak();
 8001292:	f003 ff6b 	bl	800516c <motorBreak>
	    				for(int step=0;step<dc;step++){
 8001296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001298:	3301      	adds	r3, #1
 800129a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800129c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800129e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a0:	429a      	cmp	r2, r3
 80012a2:	dbe8      	blt.n	8001276 <ProcessNavCmd+0xfe>
 80012a4:	e01d      	b.n	80012e2 <ProcessNavCmd+0x16a>
	    				}
	    			}
	    			else if(dc<0){
 80012a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	da1a      	bge.n	80012e2 <ProcessNavCmd+0x16a>
	    				for(int step=0;step<(-dc);step++){
 80012ac:	2300      	movs	r3, #0
 80012ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012b0:	e012      	b.n	80012d8 <ProcessNavCmd+0x160>
	    					if(facing_right) moveBackward(&htim4);
 80012b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <ProcessNavCmd+0x148>
 80012b8:	4831      	ldr	r0, [pc, #196]	@ (8001380 <ProcessNavCmd+0x208>)
 80012ba:	f003 ffbd 	bl	8005238 <moveBackward>
 80012be:	e002      	b.n	80012c6 <ProcessNavCmd+0x14e>
	    					else moveForward(&htim4);
 80012c0:	482f      	ldr	r0, [pc, #188]	@ (8001380 <ProcessNavCmd+0x208>)
 80012c2:	f003 ff85 	bl	80051d0 <moveForward>
	    					HAL_Delay(700);
 80012c6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80012ca:	f004 f9bd 	bl	8005648 <HAL_Delay>
	    					motorBreak();
 80012ce:	f003 ff4d 	bl	800516c <motorBreak>
	    				for(int step=0;step<(-dc);step++){
 80012d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012d4:	3301      	adds	r3, #1
 80012d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012da:	425b      	negs	r3, r3
 80012dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80012de:	429a      	cmp	r2, r3
 80012e0:	dbe7      	blt.n	80012b2 <ProcessNavCmd+0x13a>
	    				}
	    			}
	    			if(dr>0){
 80012e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	dd1a      	ble.n	800131e <ProcessNavCmd+0x1a6>
	    				for(int step=0;step<dr;step++){
 80012e8:	2300      	movs	r3, #0
 80012ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80012ec:	e012      	b.n	8001314 <ProcessNavCmd+0x19c>
	    					if(facing_right) moveRight(&htim4);
 80012ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <ProcessNavCmd+0x184>
 80012f4:	4822      	ldr	r0, [pc, #136]	@ (8001380 <ProcessNavCmd+0x208>)
 80012f6:	f004 f807 	bl	8005308 <moveRight>
 80012fa:	e002      	b.n	8001302 <ProcessNavCmd+0x18a>
	    					else moveLeft(&htim4);
 80012fc:	4820      	ldr	r0, [pc, #128]	@ (8001380 <ProcessNavCmd+0x208>)
 80012fe:	f003 ffcf 	bl	80052a0 <moveLeft>
	    					HAL_Delay(700);
 8001302:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001306:	f004 f99f 	bl	8005648 <HAL_Delay>
	    					motorBreak();
 800130a:	f003 ff2f 	bl	800516c <motorBreak>
	    				for(int step=0;step<dr;step++){
 800130e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001310:	3301      	adds	r3, #1
 8001312:	647b      	str	r3, [r7, #68]	@ 0x44
 8001314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001318:	429a      	cmp	r2, r3
 800131a:	dbe8      	blt.n	80012ee <ProcessNavCmd+0x176>
 800131c:	e01d      	b.n	800135a <ProcessNavCmd+0x1e2>
	    				}
	    			}
	    			else if(dr<0){
 800131e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001320:	2b00      	cmp	r3, #0
 8001322:	da1a      	bge.n	800135a <ProcessNavCmd+0x1e2>
	    				for(int step=0;step<(-dr);step++){
 8001324:	2300      	movs	r3, #0
 8001326:	643b      	str	r3, [r7, #64]	@ 0x40
 8001328:	e012      	b.n	8001350 <ProcessNavCmd+0x1d8>
	    					if(facing_right) moveLeft(&htim4);
 800132a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <ProcessNavCmd+0x1c0>
 8001330:	4813      	ldr	r0, [pc, #76]	@ (8001380 <ProcessNavCmd+0x208>)
 8001332:	f003 ffb5 	bl	80052a0 <moveLeft>
 8001336:	e002      	b.n	800133e <ProcessNavCmd+0x1c6>
	    					else moveRight(&htim4);
 8001338:	4811      	ldr	r0, [pc, #68]	@ (8001380 <ProcessNavCmd+0x208>)
 800133a:	f003 ffe5 	bl	8005308 <moveRight>
	    					HAL_Delay(700);
 800133e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001342:	f004 f981 	bl	8005648 <HAL_Delay>
	    					motorBreak();
 8001346:	f003 ff11 	bl	800516c <motorBreak>
	    				for(int step=0;step<(-dr);step++){
 800134a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800134c:	3301      	adds	r3, #1
 800134e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001352:	425b      	negs	r3, r3
 8001354:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001356:	429a      	cmp	r2, r3
 8001358:	dbe7      	blt.n	800132a <ProcessNavCmd+0x1b2>
	    				}
	    			}
	    			HAL_Delay(1000);
 800135a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800135e:	f004 f973 	bl	8005648 <HAL_Delay>
	    	for(int i=0;i<point_count-1;i++){
 8001362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001364:	3301      	adds	r3, #1
 8001366:	653b      	str	r3, [r7, #80]	@ 0x50
 8001368:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800136c:	3b01      	subs	r3, #1
 800136e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001370:	429a      	cmp	r2, r3
 8001372:	f6ff af4c 	blt.w	800120e <ProcessNavCmd+0x96>
 8001376:	e000      	b.n	800137a <ProcessNavCmd+0x202>
	    	}
	    }
	    else {
	    	return;
 8001378:	bf00      	nop
	    }
}
 800137a:	3758      	adds	r7, #88	@ 0x58
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	200001a4 	.word	0x200001a4

08001384 <StopMotion>:


void StopMotion(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2101      	movs	r1, #1
 800138c:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <StopMotion+0x20>)
 800138e:	f004 fd7a 	bl	8005e86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	2104      	movs	r1, #4
 8001396:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <StopMotion+0x24>)
 8001398:	f004 fd75 	bl	8005e86 <HAL_GPIO_WritePin>
    motorBreak();
 800139c:	f003 fee6 	bl	800516c <motorBreak>
}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40010c00 	.word	0x40010c00
 80013a8:	40011400 	.word	0x40011400

080013ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c0:	4b47      	ldr	r3, [pc, #284]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a46      	ldr	r2, [pc, #280]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013c6:	f043 0310 	orr.w	r3, r3, #16
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b44      	ldr	r3, [pc, #272]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d8:	4b41      	ldr	r3, [pc, #260]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a40      	ldr	r2, [pc, #256]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b3e      	ldr	r3, [pc, #248]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0320 	and.w	r3, r3, #32
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a3a      	ldr	r2, [pc, #232]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001408:	4b35      	ldr	r3, [pc, #212]	@ (80014e0 <MX_GPIO_Init+0x134>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a34      	ldr	r2, [pc, #208]	@ (80014e0 <MX_GPIO_Init+0x134>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b32      	ldr	r3, [pc, #200]	@ (80014e0 <MX_GPIO_Init+0x134>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2101      	movs	r1, #1
 8001424:	482f      	ldr	r0, [pc, #188]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001426:	f004 fd2e 	bl	8005e86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001430:	482d      	ldr	r0, [pc, #180]	@ (80014e8 <MX_GPIO_Init+0x13c>)
 8001432:	f004 fd28 	bl	8005e86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2104      	movs	r1, #4
 800143a:	482c      	ldr	r0, [pc, #176]	@ (80014ec <MX_GPIO_Init+0x140>)
 800143c:	f004 fd23 	bl	8005e86 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RIGHT_Pin|LEFT_Pin|MID_Pin;
 8001440:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800144a:	2301      	movs	r3, #1
 800144c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	4823      	ldr	r0, [pc, #140]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001456:	f004 fb6b 	bl	8005b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 800145a:	2301      	movs	r3, #1
 800145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001462:	2302      	movs	r3, #2
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	481c      	ldr	r0, [pc, #112]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001472:	f004 fb5d 	bl	8005b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8001476:	2302      	movs	r3, #2
 8001478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147a:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <MX_GPIO_Init+0x144>)
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0310 	add.w	r3, r7, #16
 8001486:	4619      	mov	r1, r3
 8001488:	4816      	ldr	r0, [pc, #88]	@ (80014e4 <MX_GPIO_Init+0x138>)
 800148a:	f004 fb51 	bl	8005b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin;
 800148e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2302      	movs	r3, #2
 800149e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	4810      	ldr	r0, [pc, #64]	@ (80014e8 <MX_GPIO_Init+0x13c>)
 80014a8:	f004 fb42 	bl	8005b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_Pin;
 80014ac:	2304      	movs	r3, #4
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	480a      	ldr	r0, [pc, #40]	@ (80014ec <MX_GPIO_Init+0x140>)
 80014c4:	f004 fb34 	bl	8005b30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	2007      	movs	r0, #7
 80014ce:	f004 f9b6 	bl	800583e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014d2:	2007      	movs	r0, #7
 80014d4:	f004 f9cf 	bl	8005876 <HAL_NVIC_EnableIRQ>

}
 80014d8:	bf00      	nop
 80014da:	3720      	adds	r7, #32
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40011000 	.word	0x40011000
 80014e8:	40010c00 	.word	0x40010c00
 80014ec:	40011400 	.word	0x40011400
 80014f0:	10110000 	.word	0x10110000

080014f4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014f8:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <MX_I2C2_Init+0x50>)
 80014fa:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <MX_I2C2_Init+0x54>)
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001500:	4a12      	ldr	r2, [pc, #72]	@ (800154c <MX_I2C2_Init+0x58>)
 8001502:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <MX_I2C2_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001512:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001516:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <MX_I2C2_Init+0x50>)
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001524:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <MX_I2C2_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001530:	4804      	ldr	r0, [pc, #16]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001532:	f004 fcd9 	bl	8005ee8 <HAL_I2C_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800153c:	f003 f98e 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000060 	.word	0x20000060
 8001548:	40005800 	.word	0x40005800
 800154c:	000186a0 	.word	0x000186a0

08001550 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0310 	add.w	r3, r7, #16
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a16      	ldr	r2, [pc, #88]	@ (80015c4 <HAL_I2C_MspInit+0x74>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d124      	bne.n	80015ba <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a14      	ldr	r2, [pc, #80]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0308 	and.w	r3, r3, #8
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001588:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800158c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800158e:	2312      	movs	r3, #18
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001592:	2303      	movs	r3, #3
 8001594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	4619      	mov	r1, r3
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <HAL_I2C_MspInit+0x7c>)
 800159e:	f004 fac7 	bl	8005b30 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	4a08      	ldr	r2, [pc, #32]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015ac:	61d3      	str	r3, [r2, #28]
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40005800 	.word	0x40005800
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010c00 	.word	0x40010c00

080015d0 <SearchRun>:
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim1;
extern char direction;

void SearchRun(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
	if(LEFT_IR == WHITE_AREA && RIGHT_IR == WHITE_AREA
 80015d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015d8:	4853      	ldr	r0, [pc, #332]	@ (8001728 <SearchRun+0x158>)
 80015da:	f004 fc3d 	bl	8005e58 <HAL_GPIO_ReadPin>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d112      	bne.n	800160a <SearchRun+0x3a>
 80015e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015e8:	484f      	ldr	r0, [pc, #316]	@ (8001728 <SearchRun+0x158>)
 80015ea:	f004 fc35 	bl	8005e58 <HAL_GPIO_ReadPin>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10a      	bne.n	800160a <SearchRun+0x3a>
			&& MID_IR == BLACK_AREA)
 80015f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015f8:	484b      	ldr	r0, [pc, #300]	@ (8001728 <SearchRun+0x158>)
 80015fa:	f004 fc2d 	bl	8005e58 <HAL_GPIO_ReadPin>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d102      	bne.n	800160a <SearchRun+0x3a>
	{
		moveForwardslow(&htim4);
 8001604:	4849      	ldr	r0, [pc, #292]	@ (800172c <SearchRun+0x15c>)
 8001606:	f003 ff1b 	bl	8005440 <moveForwardslow>
	}

	if(LEFT_IR == WHITE_AREA && RIGHT_IR == WHITE_AREA
 800160a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800160e:	4846      	ldr	r0, [pc, #280]	@ (8001728 <SearchRun+0x158>)
 8001610:	f004 fc22 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d11d      	bne.n	8001656 <SearchRun+0x86>
 800161a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800161e:	4842      	ldr	r0, [pc, #264]	@ (8001728 <SearchRun+0x158>)
 8001620:	f004 fc1a 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d115      	bne.n	8001656 <SearchRun+0x86>
			&& MID_IR == WHITE_AREA)
 800162a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800162e:	483e      	ldr	r0, [pc, #248]	@ (8001728 <SearchRun+0x158>)
 8001630:	f004 fc12 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10d      	bne.n	8001656 <SearchRun+0x86>
	{
		if(direction == 'R'){
 800163a:	4b3d      	ldr	r3, [pc, #244]	@ (8001730 <SearchRun+0x160>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b52      	cmp	r3, #82	@ 0x52
 8001640:	d102      	bne.n	8001648 <SearchRun+0x78>
			moveTurnRightslow(&htim4);
 8001642:	483a      	ldr	r0, [pc, #232]	@ (800172c <SearchRun+0x15c>)
 8001644:	f003 ff68 	bl	8005518 <moveTurnRightslow>
		}
		if(direction == 'L'){
 8001648:	4b39      	ldr	r3, [pc, #228]	@ (8001730 <SearchRun+0x160>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b4c      	cmp	r3, #76	@ 0x4c
 800164e:	d102      	bne.n	8001656 <SearchRun+0x86>
			moveTurnLeftslow(&htim4);
 8001650:	4836      	ldr	r0, [pc, #216]	@ (800172c <SearchRun+0x15c>)
 8001652:	f003 ff2b 	bl	80054ac <moveTurnLeftslow>
		}
	}

	if(LEFT_IR == BLACK_AREA && RIGHT_IR == BLACK_AREA)
 8001656:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800165a:	4833      	ldr	r0, [pc, #204]	@ (8001728 <SearchRun+0x158>)
 800165c:	f004 fbfc 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001660:	4603      	mov	r3, r0
 8001662:	2b01      	cmp	r3, #1
 8001664:	d10a      	bne.n	800167c <SearchRun+0xac>
 8001666:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800166a:	482f      	ldr	r0, [pc, #188]	@ (8001728 <SearchRun+0x158>)
 800166c:	f004 fbf4 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001670:	4603      	mov	r3, r0
 8001672:	2b01      	cmp	r3, #1
 8001674:	d102      	bne.n	800167c <SearchRun+0xac>
	{
		moveForwardslow(&htim4);
 8001676:	482d      	ldr	r0, [pc, #180]	@ (800172c <SearchRun+0x15c>)
 8001678:	f003 fee2 	bl	8005440 <moveForwardslow>
	}

	if(LEFT_IR == BLACK_AREA && RIGHT_IR == WHITE_AREA)
 800167c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001680:	4829      	ldr	r0, [pc, #164]	@ (8001728 <SearchRun+0x158>)
 8001682:	f004 fbe9 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001686:	4603      	mov	r3, r0
 8001688:	2b01      	cmp	r3, #1
 800168a:	d121      	bne.n	80016d0 <SearchRun+0x100>
 800168c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001690:	4825      	ldr	r0, [pc, #148]	@ (8001728 <SearchRun+0x158>)
 8001692:	f004 fbe1 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d119      	bne.n	80016d0 <SearchRun+0x100>
	{
		if(MID_IR == BLACK_AREA){
 800169c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016a0:	4821      	ldr	r0, [pc, #132]	@ (8001728 <SearchRun+0x158>)
 80016a2:	f004 fbd9 	bl	8005e58 <HAL_GPIO_ReadPin>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d106      	bne.n	80016ba <SearchRun+0xea>
			direction = 'L';
 80016ac:	4b20      	ldr	r3, [pc, #128]	@ (8001730 <SearchRun+0x160>)
 80016ae:	224c      	movs	r2, #76	@ 0x4c
 80016b0:	701a      	strb	r2, [r3, #0]
			moveForwardslow(&htim4);
 80016b2:	481e      	ldr	r0, [pc, #120]	@ (800172c <SearchRun+0x15c>)
 80016b4:	f003 fec4 	bl	8005440 <moveForwardslow>
 80016b8:	e00a      	b.n	80016d0 <SearchRun+0x100>
		}
		else if(MID_IR == WHITE_AREA){
 80016ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016be:	481a      	ldr	r0, [pc, #104]	@ (8001728 <SearchRun+0x158>)
 80016c0:	f004 fbca 	bl	8005e58 <HAL_GPIO_ReadPin>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d102      	bne.n	80016d0 <SearchRun+0x100>
			moveTurnLeftslow(&htim4);
 80016ca:	4818      	ldr	r0, [pc, #96]	@ (800172c <SearchRun+0x15c>)
 80016cc:	f003 feee 	bl	80054ac <moveTurnLeftslow>
		}
	}

	if(LEFT_IR == WHITE_AREA && RIGHT_IR == BLACK_AREA)
 80016d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016d4:	4814      	ldr	r0, [pc, #80]	@ (8001728 <SearchRun+0x158>)
 80016d6:	f004 fbbf 	bl	8005e58 <HAL_GPIO_ReadPin>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d121      	bne.n	8001724 <SearchRun+0x154>
 80016e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016e4:	4810      	ldr	r0, [pc, #64]	@ (8001728 <SearchRun+0x158>)
 80016e6:	f004 fbb7 	bl	8005e58 <HAL_GPIO_ReadPin>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d119      	bne.n	8001724 <SearchRun+0x154>
	{
		if(MID_IR == BLACK_AREA){
 80016f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016f4:	480c      	ldr	r0, [pc, #48]	@ (8001728 <SearchRun+0x158>)
 80016f6:	f004 fbaf 	bl	8005e58 <HAL_GPIO_ReadPin>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d106      	bne.n	800170e <SearchRun+0x13e>
			direction = 'R';
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <SearchRun+0x160>)
 8001702:	2252      	movs	r2, #82	@ 0x52
 8001704:	701a      	strb	r2, [r3, #0]
			moveForwardslow(&htim4);
 8001706:	4809      	ldr	r0, [pc, #36]	@ (800172c <SearchRun+0x15c>)
 8001708:	f003 fe9a 	bl	8005440 <moveForwardslow>
			moveTurnRightslow(&htim4);
		}

	}

}
 800170c:	e00a      	b.n	8001724 <SearchRun+0x154>
		else if(MID_IR == WHITE_AREA){
 800170e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <SearchRun+0x158>)
 8001714:	f004 fba0 	bl	8005e58 <HAL_GPIO_ReadPin>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d102      	bne.n	8001724 <SearchRun+0x154>
			moveTurnRightslow(&htim4);
 800171e:	4803      	ldr	r0, [pc, #12]	@ (800172c <SearchRun+0x15c>)
 8001720:	f003 fefa 	bl	8005518 <moveTurnRightslow>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40011000 	.word	0x40011000
 800172c:	200001a4 	.word	0x200001a4
 8001730:	200000ea 	.word	0x200000ea

08001734 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af04      	add	r7, sp, #16
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800173e:	4b32      	ldr	r3, [pc, #200]	@ (8001808 <set_int_enable+0xd4>)
 8001740:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001744:	2b00      	cmp	r3, #0
 8001746:	d025      	beq.n	8001794 <set_int_enable+0x60>
        if (enable)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800174e:	2302      	movs	r3, #2
 8001750:	73fb      	strb	r3, [r7, #15]
 8001752:	e001      	b.n	8001758 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001754:	2300      	movs	r3, #0
 8001756:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001758:	4b2b      	ldr	r3, [pc, #172]	@ (8001808 <set_int_enable+0xd4>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	4619      	mov	r1, r3
 8001760:	4b29      	ldr	r3, [pc, #164]	@ (8001808 <set_int_enable+0xd4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	7c5b      	ldrb	r3, [r3, #17]
 8001766:	461a      	mov	r2, r3
 8001768:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800176c:	9302      	str	r3, [sp, #8]
 800176e:	2301      	movs	r3, #1
 8001770:	9301      	str	r3, [sp, #4]
 8001772:	f107 030f 	add.w	r3, r7, #15
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2301      	movs	r3, #1
 800177a:	4824      	ldr	r0, [pc, #144]	@ (800180c <set_int_enable+0xd8>)
 800177c:	f004 fcf8 	bl	8006170 <HAL_I2C_Mem_Write>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d002      	beq.n	800178c <set_int_enable+0x58>
            return -1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	e039      	b.n	8001800 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 800178c:	7bfa      	ldrb	r2, [r7, #15]
 800178e:	4b1e      	ldr	r3, [pc, #120]	@ (8001808 <set_int_enable+0xd4>)
 8001790:	745a      	strb	r2, [r3, #17]
 8001792:	e034      	b.n	80017fe <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8001794:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <set_int_enable+0xd4>)
 8001796:	7a9b      	ldrb	r3, [r3, #10]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d102      	bne.n	80017a2 <set_int_enable+0x6e>
            return -1;
 800179c:	f04f 33ff 	mov.w	r3, #4294967295
 80017a0:	e02e      	b.n	8001800 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <set_int_enable+0x80>
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <set_int_enable+0xd4>)
 80017aa:	7c5b      	ldrb	r3, [r3, #17]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <set_int_enable+0x80>
            return 0;
 80017b0:	2300      	movs	r3, #0
 80017b2:	e025      	b.n	8001800 <set_int_enable+0xcc>
        if (enable)
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d002      	beq.n	80017c0 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 80017ba:	2301      	movs	r3, #1
 80017bc:	73fb      	strb	r3, [r7, #15]
 80017be:	e001      	b.n	80017c4 <set_int_enable+0x90>
        else
            tmp = 0x00;
 80017c0:	2300      	movs	r3, #0
 80017c2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80017c4:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <set_int_enable+0xd4>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	4619      	mov	r1, r3
 80017cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <set_int_enable+0xd4>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	7c5b      	ldrb	r3, [r3, #17]
 80017d2:	461a      	mov	r2, r3
 80017d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017d8:	9302      	str	r3, [sp, #8]
 80017da:	2301      	movs	r3, #1
 80017dc:	9301      	str	r3, [sp, #4]
 80017de:	f107 030f 	add.w	r3, r7, #15
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2301      	movs	r3, #1
 80017e6:	4809      	ldr	r0, [pc, #36]	@ (800180c <set_int_enable+0xd8>)
 80017e8:	f004 fcc2 	bl	8006170 <HAL_I2C_Mem_Write>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <set_int_enable+0xc4>
            return -1;
 80017f2:	f04f 33ff 	mov.w	r3, #4294967295
 80017f6:	e003      	b.n	8001800 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80017f8:	7bfa      	ldrb	r2, [r7, #15]
 80017fa:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <set_int_enable+0xd4>)
 80017fc:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	2000000c 	.word	0x2000000c
 800180c:	20000060 	.word	0x20000060

08001810 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b088      	sub	sp, #32
 8001814:	af04      	add	r7, sp, #16
 8001816:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001818:	2380      	movs	r3, #128	@ 0x80
 800181a:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800181c:	4b90      	ldr	r3, [pc, #576]	@ (8001a60 <mpu_init+0x250>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	4619      	mov	r1, r3
 8001824:	4b8e      	ldr	r3, [pc, #568]	@ (8001a60 <mpu_init+0x250>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	7d5b      	ldrb	r3, [r3, #21]
 800182a:	461a      	mov	r2, r3
 800182c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001830:	9302      	str	r3, [sp, #8]
 8001832:	2301      	movs	r3, #1
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	2301      	movs	r3, #1
 800183e:	4889      	ldr	r0, [pc, #548]	@ (8001a64 <mpu_init+0x254>)
 8001840:	f004 fc96 	bl	8006170 <HAL_I2C_Mem_Write>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d002      	beq.n	8001850 <mpu_init+0x40>
        return -1;
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
 800184e:	e102      	b.n	8001a56 <mpu_init+0x246>
    delay_ms(100);
 8001850:	2064      	movs	r0, #100	@ 0x64
 8001852:	f003 fef9 	bl	8005648 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001856:	2300      	movs	r3, #0
 8001858:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800185a:	4b81      	ldr	r3, [pc, #516]	@ (8001a60 <mpu_init+0x250>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	4b7f      	ldr	r3, [pc, #508]	@ (8001a60 <mpu_init+0x250>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	7d5b      	ldrb	r3, [r3, #21]
 8001868:	461a      	mov	r2, r3
 800186a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	2301      	movs	r3, #1
 8001872:	9301      	str	r3, [sp, #4]
 8001874:	f107 0308 	add.w	r3, r7, #8
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2301      	movs	r3, #1
 800187c:	4879      	ldr	r0, [pc, #484]	@ (8001a64 <mpu_init+0x254>)
 800187e:	f004 fc77 	bl	8006170 <HAL_I2C_Mem_Write>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d002      	beq.n	800188e <mpu_init+0x7e>
        return -1;
 8001888:	f04f 33ff 	mov.w	r3, #4294967295
 800188c:	e0e3      	b.n	8001a56 <mpu_init+0x246>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800188e:	4b74      	ldr	r3, [pc, #464]	@ (8001a60 <mpu_init+0x250>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	4619      	mov	r1, r3
 8001896:	4b72      	ldr	r3, [pc, #456]	@ (8001a60 <mpu_init+0x250>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	7e5b      	ldrb	r3, [r3, #25]
 800189c:	461a      	mov	r2, r3
 800189e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018a2:	9302      	str	r3, [sp, #8]
 80018a4:	2306      	movs	r3, #6
 80018a6:	9301      	str	r3, [sp, #4]
 80018a8:	f107 0308 	add.w	r3, r7, #8
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	2301      	movs	r3, #1
 80018b0:	486c      	ldr	r0, [pc, #432]	@ (8001a64 <mpu_init+0x254>)
 80018b2:	f004 fd57 	bl	8006364 <HAL_I2C_Mem_Read>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <mpu_init+0xb2>
        return -1;
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295
 80018c0:	e0c9      	b.n	8001a56 <mpu_init+0x246>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80018c2:	7b7b      	ldrb	r3, [r7, #13]
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	b25b      	sxtb	r3, r3
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	b25a      	sxtb	r2, r3
 80018ce:	7afb      	ldrb	r3, [r7, #11]
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	b25b      	sxtb	r3, r3
 80018da:	4313      	orrs	r3, r2
 80018dc:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80018de:	7a7b      	ldrb	r3, [r7, #9]
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80018e8:	4313      	orrs	r3, r2
 80018ea:	b25b      	sxtb	r3, r3
 80018ec:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d010      	beq.n	8001916 <mpu_init+0x106>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d103      	bne.n	8001902 <mpu_init+0xf2>
            st.chip_cfg.accel_half = 1;
 80018fa:	4b59      	ldr	r3, [pc, #356]	@ (8001a60 <mpu_init+0x250>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	74da      	strb	r2, [r3, #19]
 8001900:	e037      	b.n	8001972 <mpu_init+0x162>
        else if (rev == 2)
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d103      	bne.n	8001910 <mpu_init+0x100>
            st.chip_cfg.accel_half = 0;
 8001908:	4b55      	ldr	r3, [pc, #340]	@ (8001a60 <mpu_init+0x250>)
 800190a:	2200      	movs	r2, #0
 800190c:	74da      	strb	r2, [r3, #19]
 800190e:	e030      	b.n	8001972 <mpu_init+0x162>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
 8001914:	e09f      	b.n	8001a56 <mpu_init+0x246>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 8001916:	4b52      	ldr	r3, [pc, #328]	@ (8001a60 <mpu_init+0x250>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	4619      	mov	r1, r3
 800191e:	4b50      	ldr	r3, [pc, #320]	@ (8001a60 <mpu_init+0x250>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	78db      	ldrb	r3, [r3, #3]
 8001924:	461a      	mov	r2, r3
 8001926:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800192a:	9302      	str	r3, [sp, #8]
 800192c:	2301      	movs	r3, #1
 800192e:	9301      	str	r3, [sp, #4]
 8001930:	f107 0308 	add.w	r3, r7, #8
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2301      	movs	r3, #1
 8001938:	484a      	ldr	r0, [pc, #296]	@ (8001a64 <mpu_init+0x254>)
 800193a:	f004 fd13 	bl	8006364 <HAL_I2C_Mem_Read>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d002      	beq.n	800194a <mpu_init+0x13a>
            return -1;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
 8001948:	e085      	b.n	8001a56 <mpu_init+0x246>
        rev = data[0] & 0x0F;
 800194a:	7a3b      	ldrb	r3, [r7, #8]
 800194c:	f003 030f 	and.w	r3, r3, #15
 8001950:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <mpu_init+0x14e>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 8001958:	f04f 33ff 	mov.w	r3, #4294967295
 800195c:	e07b      	b.n	8001a56 <mpu_init+0x246>
        } else if (rev == 4) {
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	2b04      	cmp	r3, #4
 8001962:	d103      	bne.n	800196c <mpu_init+0x15c>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001964:	4b3e      	ldr	r3, [pc, #248]	@ (8001a60 <mpu_init+0x250>)
 8001966:	2201      	movs	r2, #1
 8001968:	74da      	strb	r2, [r3, #19]
 800196a:	e002      	b.n	8001972 <mpu_init+0x162>
        } else
            st.chip_cfg.accel_half = 0;
 800196c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a60 <mpu_init+0x250>)
 800196e:	2200      	movs	r2, #0
 8001970:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001972:	4b3b      	ldr	r3, [pc, #236]	@ (8001a60 <mpu_init+0x250>)
 8001974:	22ff      	movs	r2, #255	@ 0xff
 8001976:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001978:	4b39      	ldr	r3, [pc, #228]	@ (8001a60 <mpu_init+0x250>)
 800197a:	22ff      	movs	r2, #255	@ 0xff
 800197c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800197e:	4b38      	ldr	r3, [pc, #224]	@ (8001a60 <mpu_init+0x250>)
 8001980:	22ff      	movs	r2, #255	@ 0xff
 8001982:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001984:	4b36      	ldr	r3, [pc, #216]	@ (8001a60 <mpu_init+0x250>)
 8001986:	22ff      	movs	r2, #255	@ 0xff
 8001988:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800198a:	4b35      	ldr	r3, [pc, #212]	@ (8001a60 <mpu_init+0x250>)
 800198c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001990:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001992:	4b33      	ldr	r3, [pc, #204]	@ (8001a60 <mpu_init+0x250>)
 8001994:	22ff      	movs	r2, #255	@ 0xff
 8001996:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001998:	4b31      	ldr	r3, [pc, #196]	@ (8001a60 <mpu_init+0x250>)
 800199a:	22ff      	movs	r2, #255	@ 0xff
 800199c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800199e:	4b30      	ldr	r3, [pc, #192]	@ (8001a60 <mpu_init+0x250>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 80019a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a60 <mpu_init+0x250>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 80019ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001a60 <mpu_init+0x250>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 80019b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a60 <mpu_init+0x250>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80019ba:	4b29      	ldr	r3, [pc, #164]	@ (8001a60 <mpu_init+0x250>)
 80019bc:	2200      	movs	r2, #0
 80019be:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80019c0:	220c      	movs	r2, #12
 80019c2:	2100      	movs	r1, #0
 80019c4:	4828      	ldr	r0, [pc, #160]	@ (8001a68 <mpu_init+0x258>)
 80019c6:	f007 f991 	bl	8008cec <memset>
    st.chip_cfg.dmp_on = 0;
 80019ca:	4b25      	ldr	r3, [pc, #148]	@ (8001a60 <mpu_init+0x250>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80019d2:	4b23      	ldr	r3, [pc, #140]	@ (8001a60 <mpu_init+0x250>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80019da:	4b21      	ldr	r3, [pc, #132]	@ (8001a60 <mpu_init+0x250>)
 80019dc:	2200      	movs	r2, #0
 80019de:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80019e0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019e4:	f000 fa76 	bl	8001ed4 <mpu_set_gyro_fsr>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <mpu_init+0x1e4>
        return -1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
 80019f2:	e030      	b.n	8001a56 <mpu_init+0x246>
    if (mpu_set_accel_fsr(2))
 80019f4:	2002      	movs	r0, #2
 80019f6:	f000 fb07 	bl	8002008 <mpu_set_accel_fsr>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d002      	beq.n	8001a06 <mpu_init+0x1f6>
        return -1;
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	e027      	b.n	8001a56 <mpu_init+0x246>
    if (mpu_set_lpf(42))
 8001a06:	202a      	movs	r0, #42	@ 0x2a
 8001a08:	f000 fbac 	bl	8002164 <mpu_set_lpf>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d002      	beq.n	8001a18 <mpu_init+0x208>
        return -1;
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	e01e      	b.n	8001a56 <mpu_init+0x246>
    if (mpu_set_sample_rate(50))
 8001a18:	2032      	movs	r0, #50	@ 0x32
 8001a1a:	f000 fc15 	bl	8002248 <mpu_set_sample_rate>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d002      	beq.n	8001a2a <mpu_init+0x21a>
        return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
 8001a28:	e015      	b.n	8001a56 <mpu_init+0x246>
    if (mpu_configure_fifo(0))
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f000 fd04 	bl	8002438 <mpu_configure_fifo>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d002      	beq.n	8001a3c <mpu_init+0x22c>
        return -1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e00c      	b.n	8001a56 <mpu_init+0x246>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f000 fde7 	bl	8002610 <mpu_set_bypass>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d002      	beq.n	8001a4e <mpu_init+0x23e>
        return -1;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4c:	e003      	b.n	8001a56 <mpu_init+0x246>
#endif

    mpu_set_sensors(0);
 8001a4e:	2000      	movs	r0, #0
 8001a50:	f000 fd44 	bl	80024dc <mpu_set_sensors>
    return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	2000000c 	.word	0x2000000c
 8001a64:	20000060 	.word	0x20000060
 8001a68:	20000022 	.word	0x20000022

08001a6c <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b088      	sub	sp, #32
 8001a70:	af04      	add	r7, sp, #16
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	2b28      	cmp	r3, #40	@ 0x28
 8001a7a:	d902      	bls.n	8001a82 <mpu_lp_accel_mode+0x16>
        return -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	e07c      	b.n	8001b7c <mpu_lp_accel_mode+0x110>

    if (!rate) {
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d125      	bne.n	8001ad4 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f000 febf 	bl	800280c <mpu_set_int_latched>
        tmp[0] = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8001a92:	2307      	movs	r3, #7
 8001a94:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001a96:	4b3b      	ldr	r3, [pc, #236]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4b39      	ldr	r3, [pc, #228]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	7d5b      	ldrb	r3, [r3, #21]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aaa:	9302      	str	r3, [sp, #8]
 8001aac:	2302      	movs	r3, #2
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	4833      	ldr	r0, [pc, #204]	@ (8001b88 <mpu_lp_accel_mode+0x11c>)
 8001aba:	f004 fb59 	bl	8006170 <HAL_I2C_Mem_Write>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d002      	beq.n	8001aca <mpu_lp_accel_mode+0x5e>
            return -1;
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac8:	e058      	b.n	8001b7c <mpu_lp_accel_mode+0x110>
        st.chip_cfg.lp_accel_mode = 0;
 8001aca:	4b2e      	ldr	r3, [pc, #184]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	751a      	strb	r2, [r3, #20]
        return 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	e053      	b.n	8001b7c <mpu_lp_accel_mode+0x110>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f000 fe99 	bl	800280c <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001ada:	2320      	movs	r3, #32
 8001adc:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d105      	bne.n	8001af0 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001ae8:	2005      	movs	r0, #5
 8001aea:	f000 fb3b 	bl	8002164 <mpu_set_lpf>
 8001aee:	e016      	b.n	8001b1e <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b05      	cmp	r3, #5
 8001af4:	d805      	bhi.n	8001b02 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 8001af6:	2301      	movs	r3, #1
 8001af8:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001afa:	2005      	movs	r0, #5
 8001afc:	f000 fb32 	bl	8002164 <mpu_set_lpf>
 8001b00:	e00d      	b.n	8001b1e <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	2b14      	cmp	r3, #20
 8001b06:	d805      	bhi.n	8001b14 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001b0c:	200a      	movs	r0, #10
 8001b0e:	f000 fb29 	bl	8002164 <mpu_set_lpf>
 8001b12:	e004      	b.n	8001b1e <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001b14:	2303      	movs	r3, #3
 8001b16:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001b18:	2014      	movs	r0, #20
 8001b1a:	f000 fb23 	bl	8002164 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001b1e:	7b7b      	ldrb	r3, [r7, #13]
 8001b20:	019b      	lsls	r3, r3, #6
 8001b22:	b25b      	sxtb	r3, r3
 8001b24:	f043 0307 	orr.w	r3, r3, #7
 8001b28:	b25b      	sxtb	r3, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001b2e:	4b15      	ldr	r3, [pc, #84]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	4619      	mov	r1, r3
 8001b36:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	7d5b      	ldrb	r3, [r3, #21]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b42:	9302      	str	r3, [sp, #8]
 8001b44:	2302      	movs	r3, #2
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	9300      	str	r3, [sp, #0]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <mpu_lp_accel_mode+0x11c>)
 8001b52:	f004 fb0d 	bl	8006170 <HAL_I2C_Mem_Write>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d002      	beq.n	8001b62 <mpu_lp_accel_mode+0xf6>
        return -1;
 8001b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b60:	e00c      	b.n	8001b7c <mpu_lp_accel_mode+0x110>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001b62:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001b64:	2208      	movs	r2, #8
 8001b66:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001b6e:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <mpu_lp_accel_mode+0x118>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001b74:	2000      	movs	r0, #0
 8001b76:	f000 fc5f 	bl	8002438 <mpu_configure_fifo>

    return 0;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	2000000c 	.word	0x2000000c
 8001b88:	20000060 	.word	0x20000060

08001b8c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b92:	4ba2      	ldr	r3, [pc, #648]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001b94:	7a9b      	ldrb	r3, [r3, #10]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d102      	bne.n	8001ba0 <mpu_reset_fifo+0x14>
        return -1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	e15b      	b.n	8001e58 <mpu_reset_fifo+0x2cc>

    data = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001ba4:	4b9d      	ldr	r3, [pc, #628]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	4619      	mov	r1, r3
 8001bac:	4b9b      	ldr	r3, [pc, #620]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	7c5b      	ldrb	r3, [r3, #17]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bb8:	9302      	str	r3, [sp, #8]
 8001bba:	2301      	movs	r3, #1
 8001bbc:	9301      	str	r3, [sp, #4]
 8001bbe:	1dfb      	adds	r3, r7, #7
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	4896      	ldr	r0, [pc, #600]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001bc6:	f004 fad3 	bl	8006170 <HAL_I2C_Mem_Write>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <mpu_reset_fifo+0x4a>
        return -1;
 8001bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd4:	e140      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001bd6:	4b91      	ldr	r3, [pc, #580]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4b8f      	ldr	r3, [pc, #572]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	795b      	ldrb	r3, [r3, #5]
 8001be4:	461a      	mov	r2, r3
 8001be6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bea:	9302      	str	r3, [sp, #8]
 8001bec:	2301      	movs	r3, #1
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	1dfb      	adds	r3, r7, #7
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	488a      	ldr	r0, [pc, #552]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001bf8:	f004 faba 	bl	8006170 <HAL_I2C_Mem_Write>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d002      	beq.n	8001c08 <mpu_reset_fifo+0x7c>
        return -1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
 8001c06:	e127      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c08:	4b84      	ldr	r3, [pc, #528]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4b82      	ldr	r3, [pc, #520]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	791b      	ldrb	r3, [r3, #4]
 8001c16:	461a      	mov	r2, r3
 8001c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1c:	9302      	str	r3, [sp, #8]
 8001c1e:	2301      	movs	r3, #1
 8001c20:	9301      	str	r3, [sp, #4]
 8001c22:	1dfb      	adds	r3, r7, #7
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	2301      	movs	r3, #1
 8001c28:	487d      	ldr	r0, [pc, #500]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001c2a:	f004 faa1 	bl	8006170 <HAL_I2C_Mem_Write>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <mpu_reset_fifo+0xae>
        return -1;
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
 8001c38:	e10e      	b.n	8001e58 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 8001c3a:	4b78      	ldr	r3, [pc, #480]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 8082 	beq.w	8001d4a <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001c46:	230c      	movs	r3, #12
 8001c48:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c4a:	4b74      	ldr	r3, [pc, #464]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4619      	mov	r1, r3
 8001c52:	4b72      	ldr	r3, [pc, #456]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	791b      	ldrb	r3, [r3, #4]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c5e:	9302      	str	r3, [sp, #8]
 8001c60:	2301      	movs	r3, #1
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	1dfb      	adds	r3, r7, #7
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	486d      	ldr	r0, [pc, #436]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001c6c:	f004 fa80 	bl	8006170 <HAL_I2C_Mem_Write>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d002      	beq.n	8001c7c <mpu_reset_fifo+0xf0>
            return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7a:	e0ed      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8001c7c:	2032      	movs	r0, #50	@ 0x32
 8001c7e:	f003 fce3 	bl	8005648 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001c82:	23c0      	movs	r3, #192	@ 0xc0
 8001c84:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001c86:	4b65      	ldr	r3, [pc, #404]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c88:	7a9b      	ldrb	r3, [r3, #10]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d004      	beq.n	8001c9c <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	f043 0320 	orr.w	r3, r3, #32
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c9c:	4b5f      	ldr	r3, [pc, #380]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4b5d      	ldr	r3, [pc, #372]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	791b      	ldrb	r3, [r3, #4]
 8001caa:	461a      	mov	r2, r3
 8001cac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cb0:	9302      	str	r3, [sp, #8]
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	1dfb      	adds	r3, r7, #7
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2301      	movs	r3, #1
 8001cbc:	4858      	ldr	r0, [pc, #352]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001cbe:	f004 fa57 	bl	8006170 <HAL_I2C_Mem_Write>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d002      	beq.n	8001cce <mpu_reset_fifo+0x142>
            return -1;
 8001cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ccc:	e0c4      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 8001cce:	4b53      	ldr	r3, [pc, #332]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001cd0:	7c5b      	ldrb	r3, [r3, #17]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	71fb      	strb	r3, [r7, #7]
 8001cda:	e001      	b.n	8001ce0 <mpu_reset_fifo+0x154>
        else
            data = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001ce0:	4b4e      	ldr	r3, [pc, #312]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4b4c      	ldr	r3, [pc, #304]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	7c5b      	ldrb	r3, [r3, #17]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cf4:	9302      	str	r3, [sp, #8]
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	1dfb      	adds	r3, r7, #7
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	2301      	movs	r3, #1
 8001d00:	4847      	ldr	r0, [pc, #284]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001d02:	f004 fa35 	bl	8006170 <HAL_I2C_Mem_Write>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d002      	beq.n	8001d12 <mpu_reset_fifo+0x186>
            return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d10:	e0a2      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
        data = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001d16:	4b41      	ldr	r3, [pc, #260]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	795b      	ldrb	r3, [r3, #5]
 8001d24:	461a      	mov	r2, r3
 8001d26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d2a:	9302      	str	r3, [sp, #8]
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	1dfb      	adds	r3, r7, #7
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	2301      	movs	r3, #1
 8001d36:	483a      	ldr	r0, [pc, #232]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001d38:	f004 fa1a 	bl	8006170 <HAL_I2C_Mem_Write>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8089 	beq.w	8001e56 <mpu_reset_fifo+0x2ca>
            return -1;
 8001d44:	f04f 33ff 	mov.w	r3, #4294967295
 8001d48:	e086      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 8001d4a:	2304      	movs	r3, #4
 8001d4c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001d4e:	4b33      	ldr	r3, [pc, #204]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	4b31      	ldr	r3, [pc, #196]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	791b      	ldrb	r3, [r3, #4]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d62:	9302      	str	r3, [sp, #8]
 8001d64:	2301      	movs	r3, #1
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	1dfb      	adds	r3, r7, #7
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	482c      	ldr	r0, [pc, #176]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001d70:	f004 f9fe 	bl	8006170 <HAL_I2C_Mem_Write>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d002      	beq.n	8001d80 <mpu_reset_fifo+0x1f4>
            return -1;
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	e06b      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001d80:	4b26      	ldr	r3, [pc, #152]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001d82:	7c9b      	ldrb	r3, [r3, #18]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d105      	bne.n	8001d94 <mpu_reset_fifo+0x208>
 8001d88:	4b24      	ldr	r3, [pc, #144]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001d8a:	7a9b      	ldrb	r3, [r3, #10]
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d102      	bne.n	8001d9a <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 8001d94:	2340      	movs	r3, #64	@ 0x40
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	e001      	b.n	8001d9e <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001d9a:	2360      	movs	r3, #96	@ 0x60
 8001d9c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	4619      	mov	r1, r3
 8001da6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	791b      	ldrb	r3, [r3, #4]
 8001dac:	461a      	mov	r2, r3
 8001dae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001db2:	9302      	str	r3, [sp, #8]
 8001db4:	2301      	movs	r3, #1
 8001db6:	9301      	str	r3, [sp, #4]
 8001db8:	1dfb      	adds	r3, r7, #7
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	4818      	ldr	r0, [pc, #96]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001dc0:	f004 f9d6 	bl	8006170 <HAL_I2C_Mem_Write>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d002      	beq.n	8001dd0 <mpu_reset_fifo+0x244>
            return -1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	e043      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8001dd0:	2032      	movs	r0, #50	@ 0x32
 8001dd2:	f003 fc39 	bl	8005648 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001dd6:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001dd8:	7c5b      	ldrb	r3, [r3, #17]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d002      	beq.n	8001de4 <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 8001dde:	2301      	movs	r3, #1
 8001de0:	71fb      	strb	r3, [r7, #7]
 8001de2:	e001      	b.n	8001de8 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001de8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4619      	mov	r1, r3
 8001df0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <mpu_reset_fifo+0x290>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	7c5b      	ldrb	r3, [r3, #17]
 8001df6:	461a      	mov	r2, r3
 8001df8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dfc:	9302      	str	r3, [sp, #8]
 8001dfe:	2301      	movs	r3, #1
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	1dfb      	adds	r3, r7, #7
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	2301      	movs	r3, #1
 8001e08:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <mpu_reset_fifo+0x294>)
 8001e0a:	f004 f9b1 	bl	8006170 <HAL_I2C_Mem_Write>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d007      	beq.n	8001e24 <mpu_reset_fifo+0x298>
            return -1;
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295
 8001e18:	e01e      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
 8001e1a:	bf00      	nop
 8001e1c:	2000000c 	.word	0x2000000c
 8001e20:	20000060 	.word	0x20000060
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001e24:	4b0e      	ldr	r3, [pc, #56]	@ (8001e60 <mpu_reset_fifo+0x2d4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <mpu_reset_fifo+0x2d4>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	795b      	ldrb	r3, [r3, #5]
 8001e32:	461a      	mov	r2, r3
 8001e34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e38:	9302      	str	r3, [sp, #8]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	9301      	str	r3, [sp, #4]
 8001e3e:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <mpu_reset_fifo+0x2d8>)
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	2301      	movs	r3, #1
 8001e44:	4808      	ldr	r0, [pc, #32]	@ (8001e68 <mpu_reset_fifo+0x2dc>)
 8001e46:	f004 f993 	bl	8006170 <HAL_I2C_Mem_Write>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <mpu_reset_fifo+0x2ca>
            return -1;
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295
 8001e54:	e000      	b.n	8001e58 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	2000000c 	.word	0x2000000c
 8001e64:	2000001c 	.word	0x2000001c
 8001e68:	20000060 	.word	0x20000060

08001e6c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001e74:	4b16      	ldr	r3, [pc, #88]	@ (8001ed0 <mpu_get_gyro_fsr+0x64>)
 8001e76:	7a1b      	ldrb	r3, [r3, #8]
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d81e      	bhi.n	8001eba <mpu_get_gyro_fsr+0x4e>
 8001e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e84 <mpu_get_gyro_fsr+0x18>)
 8001e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e82:	bf00      	nop
 8001e84:	08001e95 	.word	0x08001e95
 8001e88:	08001e9d 	.word	0x08001e9d
 8001e8c:	08001ea7 	.word	0x08001ea7
 8001e90:	08001eb1 	.word	0x08001eb1
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	22fa      	movs	r2, #250	@ 0xfa
 8001e98:	801a      	strh	r2, [r3, #0]
        break;
 8001e9a:	e012      	b.n	8001ec2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001ea2:	801a      	strh	r2, [r3, #0]
        break;
 8001ea4:	e00d      	b.n	8001ec2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001eac:	801a      	strh	r2, [r3, #0]
        break;
 8001eae:	e008      	b.n	8001ec2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001eb6:	801a      	strh	r2, [r3, #0]
        break;
 8001eb8:	e003      	b.n	8001ec2 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	801a      	strh	r2, [r3, #0]
        break;
 8001ec0:	bf00      	nop
    }
    return 0;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	2000000c 	.word	0x2000000c

08001ed4 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af04      	add	r7, sp, #16
 8001eda:	4603      	mov	r3, r0
 8001edc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001ede:	4b2b      	ldr	r3, [pc, #172]	@ (8001f8c <mpu_set_gyro_fsr+0xb8>)
 8001ee0:	7a9b      	ldrb	r3, [r3, #10]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d102      	bne.n	8001eec <mpu_set_gyro_fsr+0x18>
        return -1;
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	e04a      	b.n	8001f82 <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 8001eec:	88fb      	ldrh	r3, [r7, #6]
 8001eee:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ef2:	d017      	beq.n	8001f24 <mpu_set_gyro_fsr+0x50>
 8001ef4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ef8:	dc17      	bgt.n	8001f2a <mpu_set_gyro_fsr+0x56>
 8001efa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001efe:	d00e      	beq.n	8001f1e <mpu_set_gyro_fsr+0x4a>
 8001f00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f04:	dc11      	bgt.n	8001f2a <mpu_set_gyro_fsr+0x56>
 8001f06:	2bfa      	cmp	r3, #250	@ 0xfa
 8001f08:	d003      	beq.n	8001f12 <mpu_set_gyro_fsr+0x3e>
 8001f0a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f0e:	d003      	beq.n	8001f18 <mpu_set_gyro_fsr+0x44>
 8001f10:	e00b      	b.n	8001f2a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
        break;
 8001f16:	e00b      	b.n	8001f30 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001f18:	2308      	movs	r3, #8
 8001f1a:	73fb      	strb	r3, [r7, #15]
        break;
 8001f1c:	e008      	b.n	8001f30 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001f1e:	2310      	movs	r3, #16
 8001f20:	73fb      	strb	r3, [r7, #15]
        break;
 8001f22:	e005      	b.n	8001f30 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001f24:	2318      	movs	r3, #24
 8001f26:	73fb      	strb	r3, [r7, #15]
        break;
 8001f28:	e002      	b.n	8001f30 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2e:	e028      	b.n	8001f82 <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001f30:	4b16      	ldr	r3, [pc, #88]	@ (8001f8c <mpu_set_gyro_fsr+0xb8>)
 8001f32:	7a1a      	ldrb	r2, [r3, #8]
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	08db      	lsrs	r3, r3, #3
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d101      	bne.n	8001f42 <mpu_set_gyro_fsr+0x6e>
        return 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	e01f      	b.n	8001f82 <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001f42:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <mpu_set_gyro_fsr+0xb8>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <mpu_set_gyro_fsr+0xb8>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	799b      	ldrb	r3, [r3, #6]
 8001f50:	461a      	mov	r2, r3
 8001f52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f56:	9302      	str	r3, [sp, #8]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	9301      	str	r3, [sp, #4]
 8001f5c:	f107 030f 	add.w	r3, r7, #15
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2301      	movs	r3, #1
 8001f64:	480a      	ldr	r0, [pc, #40]	@ (8001f90 <mpu_set_gyro_fsr+0xbc>)
 8001f66:	f004 f903 	bl	8006170 <HAL_I2C_Mem_Write>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d002      	beq.n	8001f76 <mpu_set_gyro_fsr+0xa2>
        return -1;
 8001f70:	f04f 33ff 	mov.w	r3, #4294967295
 8001f74:	e005      	b.n	8001f82 <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	08db      	lsrs	r3, r3, #3
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	4b03      	ldr	r3, [pc, #12]	@ (8001f8c <mpu_set_gyro_fsr+0xb8>)
 8001f7e:	721a      	strb	r2, [r3, #8]
    return 0;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	2000000c 	.word	0x2000000c
 8001f90:	20000060 	.word	0x20000060

08001f94 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001f9c:	4b19      	ldr	r3, [pc, #100]	@ (8002004 <mpu_get_accel_fsr+0x70>)
 8001f9e:	7a5b      	ldrb	r3, [r3, #9]
 8001fa0:	2b03      	cmp	r3, #3
 8001fa2:	d81b      	bhi.n	8001fdc <mpu_get_accel_fsr+0x48>
 8001fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8001fac <mpu_get_accel_fsr+0x18>)
 8001fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001faa:	bf00      	nop
 8001fac:	08001fbd 	.word	0x08001fbd
 8001fb0:	08001fc5 	.word	0x08001fc5
 8001fb4:	08001fcd 	.word	0x08001fcd
 8001fb8:	08001fd5 	.word	0x08001fd5
    case INV_FSR_2G:
        fsr[0] = 2;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	701a      	strb	r2, [r3, #0]
        break;
 8001fc2:	e00e      	b.n	8001fe2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	701a      	strb	r2, [r3, #0]
        break;
 8001fca:	e00a      	b.n	8001fe2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2208      	movs	r2, #8
 8001fd0:	701a      	strb	r2, [r3, #0]
        break;
 8001fd2:	e006      	b.n	8001fe2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2210      	movs	r2, #16
 8001fd8:	701a      	strb	r2, [r3, #0]
        break;
 8001fda:	e002      	b.n	8001fe2 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8001fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe0:	e00a      	b.n	8001ff8 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001fe2:	4b08      	ldr	r3, [pc, #32]	@ (8002004 <mpu_get_accel_fsr+0x70>)
 8001fe4:	7cdb      	ldrb	r3, [r3, #19]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d005      	beq.n	8001ff6 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	701a      	strb	r2, [r3, #0]
    return 0;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000000c 	.word	0x2000000c

08002008 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af04      	add	r7, sp, #16
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002012:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <mpu_set_accel_fsr+0xdc>)
 8002014:	7a9b      	ldrb	r3, [r3, #10]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d102      	bne.n	8002020 <mpu_set_accel_fsr+0x18>
        return -1;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	e05d      	b.n	80020dc <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	3b02      	subs	r3, #2
 8002024:	2b0e      	cmp	r3, #14
 8002026:	d82d      	bhi.n	8002084 <mpu_set_accel_fsr+0x7c>
 8002028:	a201      	add	r2, pc, #4	@ (adr r2, 8002030 <mpu_set_accel_fsr+0x28>)
 800202a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800202e:	bf00      	nop
 8002030:	0800206d 	.word	0x0800206d
 8002034:	08002085 	.word	0x08002085
 8002038:	08002073 	.word	0x08002073
 800203c:	08002085 	.word	0x08002085
 8002040:	08002085 	.word	0x08002085
 8002044:	08002085 	.word	0x08002085
 8002048:	08002079 	.word	0x08002079
 800204c:	08002085 	.word	0x08002085
 8002050:	08002085 	.word	0x08002085
 8002054:	08002085 	.word	0x08002085
 8002058:	08002085 	.word	0x08002085
 800205c:	08002085 	.word	0x08002085
 8002060:	08002085 	.word	0x08002085
 8002064:	08002085 	.word	0x08002085
 8002068:	0800207f 	.word	0x0800207f
    case 2:
        data = INV_FSR_2G << 3;
 800206c:	2300      	movs	r3, #0
 800206e:	73fb      	strb	r3, [r7, #15]
        break;
 8002070:	e00b      	b.n	800208a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8002072:	2308      	movs	r3, #8
 8002074:	73fb      	strb	r3, [r7, #15]
        break;
 8002076:	e008      	b.n	800208a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002078:	2310      	movs	r3, #16
 800207a:	73fb      	strb	r3, [r7, #15]
        break;
 800207c:	e005      	b.n	800208a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800207e:	2318      	movs	r3, #24
 8002080:	73fb      	strb	r3, [r7, #15]
        break;
 8002082:	e002      	b.n	800208a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002084:	f04f 33ff 	mov.w	r3, #4294967295
 8002088:	e028      	b.n	80020dc <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 800208a:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <mpu_set_accel_fsr+0xdc>)
 800208c:	7a5a      	ldrb	r2, [r3, #9]
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	08db      	lsrs	r3, r3, #3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	429a      	cmp	r2, r3
 8002096:	d101      	bne.n	800209c <mpu_set_accel_fsr+0x94>
        return 0;
 8002098:	2300      	movs	r3, #0
 800209a:	e01f      	b.n	80020dc <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 800209c:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <mpu_set_accel_fsr+0xdc>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	4619      	mov	r1, r3
 80020a4:	4b0f      	ldr	r3, [pc, #60]	@ (80020e4 <mpu_set_accel_fsr+0xdc>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	79db      	ldrb	r3, [r3, #7]
 80020aa:	461a      	mov	r2, r3
 80020ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020b0:	9302      	str	r3, [sp, #8]
 80020b2:	2301      	movs	r3, #1
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	f107 030f 	add.w	r3, r7, #15
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	2301      	movs	r3, #1
 80020be:	480a      	ldr	r0, [pc, #40]	@ (80020e8 <mpu_set_accel_fsr+0xe0>)
 80020c0:	f004 f856 	bl	8006170 <HAL_I2C_Mem_Write>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d002      	beq.n	80020d0 <mpu_set_accel_fsr+0xc8>
        return -1;
 80020ca:	f04f 33ff 	mov.w	r3, #4294967295
 80020ce:	e005      	b.n	80020dc <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	08db      	lsrs	r3, r3, #3
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <mpu_set_accel_fsr+0xdc>)
 80020d8:	725a      	strb	r2, [r3, #9]
    return 0;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3710      	adds	r7, #16
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	2000000c 	.word	0x2000000c
 80020e8:	20000060 	.word	0x20000060

080020ec <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80020f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002160 <mpu_get_lpf+0x74>)
 80020f6:	7adb      	ldrb	r3, [r3, #11]
 80020f8:	3b01      	subs	r3, #1
 80020fa:	2b05      	cmp	r3, #5
 80020fc:	d826      	bhi.n	800214c <mpu_get_lpf+0x60>
 80020fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002104 <mpu_get_lpf+0x18>)
 8002100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002104:	0800211d 	.word	0x0800211d
 8002108:	08002125 	.word	0x08002125
 800210c:	0800212d 	.word	0x0800212d
 8002110:	08002135 	.word	0x08002135
 8002114:	0800213d 	.word	0x0800213d
 8002118:	08002145 	.word	0x08002145
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	22bc      	movs	r2, #188	@ 0xbc
 8002120:	801a      	strh	r2, [r3, #0]
        break;
 8002122:	e017      	b.n	8002154 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2262      	movs	r2, #98	@ 0x62
 8002128:	801a      	strh	r2, [r3, #0]
        break;
 800212a:	e013      	b.n	8002154 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	222a      	movs	r2, #42	@ 0x2a
 8002130:	801a      	strh	r2, [r3, #0]
        break;
 8002132:	e00f      	b.n	8002154 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2214      	movs	r2, #20
 8002138:	801a      	strh	r2, [r3, #0]
        break;
 800213a:	e00b      	b.n	8002154 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	220a      	movs	r2, #10
 8002140:	801a      	strh	r2, [r3, #0]
        break;
 8002142:	e007      	b.n	8002154 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2205      	movs	r2, #5
 8002148:	801a      	strh	r2, [r3, #0]
        break;
 800214a:	e003      	b.n	8002154 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	801a      	strh	r2, [r3, #0]
        break;
 8002152:	bf00      	nop
    }
    return 0;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr
 8002160:	2000000c 	.word	0x2000000c

08002164 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b088      	sub	sp, #32
 8002168:	af04      	add	r7, sp, #16
 800216a:	4603      	mov	r3, r0
 800216c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800216e:	4b28      	ldr	r3, [pc, #160]	@ (8002210 <mpu_set_lpf+0xac>)
 8002170:	7a9b      	ldrb	r3, [r3, #10]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d102      	bne.n	800217c <mpu_set_lpf+0x18>
        return -1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
 800217a:	e044      	b.n	8002206 <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 800217c:	88fb      	ldrh	r3, [r7, #6]
 800217e:	2bbb      	cmp	r3, #187	@ 0xbb
 8002180:	d902      	bls.n	8002188 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8002182:	2301      	movs	r3, #1
 8002184:	73fb      	strb	r3, [r7, #15]
 8002186:	e019      	b.n	80021bc <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	2b61      	cmp	r3, #97	@ 0x61
 800218c:	d902      	bls.n	8002194 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800218e:	2302      	movs	r3, #2
 8002190:	73fb      	strb	r3, [r7, #15]
 8002192:	e013      	b.n	80021bc <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002194:	88fb      	ldrh	r3, [r7, #6]
 8002196:	2b29      	cmp	r3, #41	@ 0x29
 8002198:	d902      	bls.n	80021a0 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 800219a:	2303      	movs	r3, #3
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	e00d      	b.n	80021bc <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 80021a0:	88fb      	ldrh	r3, [r7, #6]
 80021a2:	2b13      	cmp	r3, #19
 80021a4:	d902      	bls.n	80021ac <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 80021a6:	2304      	movs	r3, #4
 80021a8:	73fb      	strb	r3, [r7, #15]
 80021aa:	e007      	b.n	80021bc <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 80021ac:	88fb      	ldrh	r3, [r7, #6]
 80021ae:	2b09      	cmp	r3, #9
 80021b0:	d902      	bls.n	80021b8 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 80021b2:	2305      	movs	r3, #5
 80021b4:	73fb      	strb	r3, [r7, #15]
 80021b6:	e001      	b.n	80021bc <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 80021b8:	2306      	movs	r3, #6
 80021ba:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 80021bc:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <mpu_set_lpf+0xac>)
 80021be:	7ada      	ldrb	r2, [r3, #11]
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d101      	bne.n	80021ca <mpu_set_lpf+0x66>
        return 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	e01d      	b.n	8002206 <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 80021ca:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <mpu_set_lpf+0xac>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4619      	mov	r1, r3
 80021d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002210 <mpu_set_lpf+0xac>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	789b      	ldrb	r3, [r3, #2]
 80021d8:	461a      	mov	r2, r3
 80021da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021de:	9302      	str	r3, [sp, #8]
 80021e0:	2301      	movs	r3, #1
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	f107 030f 	add.w	r3, r7, #15
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	2301      	movs	r3, #1
 80021ec:	4809      	ldr	r0, [pc, #36]	@ (8002214 <mpu_set_lpf+0xb0>)
 80021ee:	f003 ffbf 	bl	8006170 <HAL_I2C_Mem_Write>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d002      	beq.n	80021fe <mpu_set_lpf+0x9a>
        return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295
 80021fc:	e003      	b.n	8002206 <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 80021fe:	7bfa      	ldrb	r2, [r7, #15]
 8002200:	4b03      	ldr	r3, [pc, #12]	@ (8002210 <mpu_set_lpf+0xac>)
 8002202:	72da      	strb	r2, [r3, #11]
    return 0;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	2000000c 	.word	0x2000000c
 8002214:	20000060 	.word	0x20000060

08002218 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002220:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <mpu_get_sample_rate+0x2c>)
 8002222:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002226:	2b00      	cmp	r3, #0
 8002228:	d002      	beq.n	8002230 <mpu_get_sample_rate+0x18>
        return -1;
 800222a:	f04f 33ff 	mov.w	r3, #4294967295
 800222e:	e004      	b.n	800223a <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002230:	4b04      	ldr	r3, [pc, #16]	@ (8002244 <mpu_get_sample_rate+0x2c>)
 8002232:	89da      	ldrh	r2, [r3, #14]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	801a      	strh	r2, [r3, #0]
    return 0;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr
 8002244:	2000000c 	.word	0x2000000c

08002248 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b088      	sub	sp, #32
 800224c:	af04      	add	r7, sp, #16
 800224e:	4603      	mov	r3, r0
 8002250:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002252:	4b34      	ldr	r3, [pc, #208]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 8002254:	7a9b      	ldrb	r3, [r3, #10]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d102      	bne.n	8002260 <mpu_set_sample_rate+0x18>
        return -1;
 800225a:	f04f 33ff 	mov.w	r3, #4294967295
 800225e:	e05c      	b.n	800231a <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8002260:	4b30      	ldr	r3, [pc, #192]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 8002262:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002266:	2b00      	cmp	r3, #0
 8002268:	d002      	beq.n	8002270 <mpu_set_sample_rate+0x28>
        return -1;
 800226a:	f04f 33ff 	mov.w	r3, #4294967295
 800226e:	e054      	b.n	800231a <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002270:	4b2c      	ldr	r3, [pc, #176]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 8002272:	7d1b      	ldrb	r3, [r3, #20]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00f      	beq.n	8002298 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002278:	88fb      	ldrh	r3, [r7, #6]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d009      	beq.n	8002292 <mpu_set_sample_rate+0x4a>
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	2b28      	cmp	r3, #40	@ 0x28
 8002282:	d806      	bhi.n	8002292 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002284:	88fb      	ldrh	r3, [r7, #6]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fbef 	bl	8001a6c <mpu_lp_accel_mode>
                return 0;
 800228e:	2300      	movs	r3, #0
 8002290:	e043      	b.n	800231a <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8002292:	2000      	movs	r0, #0
 8002294:	f7ff fbea 	bl	8001a6c <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d802      	bhi.n	80022a4 <mpu_set_sample_rate+0x5c>
            rate = 4;
 800229e:	2304      	movs	r3, #4
 80022a0:	80fb      	strh	r3, [r7, #6]
 80022a2:	e006      	b.n	80022b2 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 80022a4:	88fb      	ldrh	r3, [r7, #6]
 80022a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022aa:	d902      	bls.n	80022b2 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 80022ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022b0:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 80022c4:	4b17      	ldr	r3, [pc, #92]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	4619      	mov	r1, r3
 80022cc:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	785b      	ldrb	r3, [r3, #1]
 80022d2:	461a      	mov	r2, r3
 80022d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022d8:	9302      	str	r3, [sp, #8]
 80022da:	2301      	movs	r3, #1
 80022dc:	9301      	str	r3, [sp, #4]
 80022de:	f107 030f 	add.w	r3, r7, #15
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	2301      	movs	r3, #1
 80022e6:	4810      	ldr	r0, [pc, #64]	@ (8002328 <mpu_set_sample_rate+0xe0>)
 80022e8:	f003 ff42 	bl	8006170 <HAL_I2C_Mem_Write>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <mpu_set_sample_rate+0xb0>
            return -1;
 80022f2:	f04f 33ff 	mov.w	r3, #4294967295
 80022f6:	e010      	b.n	800231a <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	3301      	adds	r3, #1
 80022fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002300:	fb92 f3f3 	sdiv	r3, r2, r3
 8002304:	b29a      	uxth	r2, r3
 8002306:	4b07      	ldr	r3, [pc, #28]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 8002308:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 800230a:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <mpu_set_sample_rate+0xdc>)
 800230c:	89db      	ldrh	r3, [r3, #14]
 800230e:	085b      	lsrs	r3, r3, #1
 8002310:	b29b      	uxth	r3, r3
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff ff26 	bl	8002164 <mpu_set_lpf>
        return 0;
 8002318:	2300      	movs	r3, #0
    }
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	2000000c 	.word	0x2000000c
 8002328:	20000060 	.word	0x20000060

0800232c <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002334:	4b14      	ldr	r3, [pc, #80]	@ (8002388 <mpu_get_gyro_sens+0x5c>)
 8002336:	7a1b      	ldrb	r3, [r3, #8]
 8002338:	2b03      	cmp	r3, #3
 800233a:	d81b      	bhi.n	8002374 <mpu_get_gyro_sens+0x48>
 800233c:	a201      	add	r2, pc, #4	@ (adr r2, 8002344 <mpu_get_gyro_sens+0x18>)
 800233e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002342:	bf00      	nop
 8002344:	08002355 	.word	0x08002355
 8002348:	0800235d 	.word	0x0800235d
 800234c:	08002365 	.word	0x08002365
 8002350:	0800236d 	.word	0x0800236d
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a0d      	ldr	r2, [pc, #52]	@ (800238c <mpu_get_gyro_sens+0x60>)
 8002358:	601a      	str	r2, [r3, #0]
        break;
 800235a:	e00e      	b.n	800237a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a0c      	ldr	r2, [pc, #48]	@ (8002390 <mpu_get_gyro_sens+0x64>)
 8002360:	601a      	str	r2, [r3, #0]
        break;
 8002362:	e00a      	b.n	800237a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a0b      	ldr	r2, [pc, #44]	@ (8002394 <mpu_get_gyro_sens+0x68>)
 8002368:	601a      	str	r2, [r3, #0]
        break;
 800236a:	e006      	b.n	800237a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <mpu_get_gyro_sens+0x6c>)
 8002370:	601a      	str	r2, [r3, #0]
        break;
 8002372:	e002      	b.n	800237a <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002374:	f04f 33ff 	mov.w	r3, #4294967295
 8002378:	e000      	b.n	800237c <mpu_get_gyro_sens+0x50>
    }
    return 0;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	2000000c 	.word	0x2000000c
 800238c:	43030000 	.word	0x43030000
 8002390:	42830000 	.word	0x42830000
 8002394:	42033333 	.word	0x42033333
 8002398:	41833333 	.word	0x41833333

0800239c <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80023a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002414 <mpu_get_accel_sens+0x78>)
 80023a6:	7a5b      	ldrb	r3, [r3, #9]
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d81f      	bhi.n	80023ec <mpu_get_accel_sens+0x50>
 80023ac:	a201      	add	r2, pc, #4	@ (adr r2, 80023b4 <mpu_get_accel_sens+0x18>)
 80023ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b2:	bf00      	nop
 80023b4:	080023c5 	.word	0x080023c5
 80023b8:	080023cf 	.word	0x080023cf
 80023bc:	080023d9 	.word	0x080023d9
 80023c0:	080023e3 	.word	0x080023e3
    case INV_FSR_2G:
        sens[0] = 16384;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80023ca:	801a      	strh	r2, [r3, #0]
        break;
 80023cc:	e011      	b.n	80023f2 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 80023d4:	801a      	strh	r2, [r3, #0]
        break;
 80023d6:	e00c      	b.n	80023f2 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80023de:	801a      	strh	r2, [r3, #0]
        break;
 80023e0:	e007      	b.n	80023f2 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023e8:	801a      	strh	r2, [r3, #0]
        break;
 80023ea:	e002      	b.n	80023f2 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 80023ec:	f04f 33ff 	mov.w	r3, #4294967295
 80023f0:	e00a      	b.n	8002408 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 80023f2:	4b08      	ldr	r3, [pc, #32]	@ (8002414 <mpu_get_accel_sens+0x78>)
 80023f4:	7cdb      	ldrb	r3, [r3, #19]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d005      	beq.n	8002406 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	881b      	ldrh	r3, [r3, #0]
 80023fe:	085b      	lsrs	r3, r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	801a      	strh	r2, [r3, #0]
    return 0;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	2000000c 	.word	0x2000000c

08002418 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002420:	4b04      	ldr	r3, [pc, #16]	@ (8002434 <mpu_get_fifo_config+0x1c>)
 8002422:	7c1a      	ldrb	r2, [r3, #16]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	701a      	strb	r2, [r3, #0]
    return 0;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr
 8002434:	2000000c 	.word	0x2000000c

08002438 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	f023 0301 	bic.w	r3, r3, #1
 800244c:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 800244e:	4b22      	ldr	r3, [pc, #136]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 8002450:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <mpu_configure_fifo+0x24>
        return 0;
 8002458:	2300      	movs	r3, #0
 800245a:	e038      	b.n	80024ce <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 800245c:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 800245e:	7a9b      	ldrb	r3, [r3, #10]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d102      	bne.n	800246a <mpu_configure_fifo+0x32>
            return -1;
 8002464:	f04f 33ff 	mov.w	r3, #4294967295
 8002468:	e031      	b.n	80024ce <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 800246a:	4b1b      	ldr	r3, [pc, #108]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 800246c:	7c1b      	ldrb	r3, [r3, #16]
 800246e:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 8002472:	7a9a      	ldrb	r2, [r3, #10]
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	4013      	ands	r3, r2
 8002478:	b2da      	uxtb	r2, r3
 800247a:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 800247c:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 800247e:	4b16      	ldr	r3, [pc, #88]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 8002480:	7c1b      	ldrb	r3, [r3, #16]
 8002482:	79fa      	ldrb	r2, [r7, #7]
 8002484:	429a      	cmp	r2, r3
 8002486:	d003      	beq.n	8002490 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	e001      	b.n	8002494 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002494:	79fb      	ldrb	r3, [r7, #7]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d103      	bne.n	80024a2 <mpu_configure_fifo+0x6a>
 800249a:	4b0f      	ldr	r3, [pc, #60]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 800249c:	7d1b      	ldrb	r3, [r3, #20]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <mpu_configure_fifo+0x72>
            set_int_enable(1);
 80024a2:	2001      	movs	r0, #1
 80024a4:	f7ff f946 	bl	8001734 <set_int_enable>
 80024a8:	e002      	b.n	80024b0 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7ff f942 	bl	8001734 <set_int_enable>
        if (sensors) {
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00a      	beq.n	80024cc <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 80024b6:	f7ff fb69 	bl	8001b8c <mpu_reset_fifo>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d005      	beq.n	80024cc <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 80024c0:	4a05      	ldr	r2, [pc, #20]	@ (80024d8 <mpu_configure_fifo+0xa0>)
 80024c2:	7afb      	ldrb	r3, [r7, #11]
 80024c4:	7413      	strb	r3, [r2, #16]
                return -1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e000      	b.n	80024ce <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 80024cc:	68fb      	ldr	r3, [r7, #12]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	2000000c 	.word	0x2000000c

080024dc <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af04      	add	r7, sp, #16
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 80024f0:	2301      	movs	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e007      	b.n	8002506 <mpu_set_sensors+0x2a>
    else if (sensors)
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d002      	beq.n	8002502 <mpu_set_sensors+0x26>
        data = 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]
 8002500:	e001      	b.n	8002506 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8002502:	2340      	movs	r3, #64	@ 0x40
 8002504:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002506:	4b40      	ldr	r3, [pc, #256]	@ (8002608 <mpu_set_sensors+0x12c>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4619      	mov	r1, r3
 800250e:	4b3e      	ldr	r3, [pc, #248]	@ (8002608 <mpu_set_sensors+0x12c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	7d5b      	ldrb	r3, [r3, #21]
 8002514:	461a      	mov	r2, r3
 8002516:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800251a:	9302      	str	r3, [sp, #8]
 800251c:	2301      	movs	r3, #1
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	f107 030f 	add.w	r3, r7, #15
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	2301      	movs	r3, #1
 8002528:	4838      	ldr	r0, [pc, #224]	@ (800260c <mpu_set_sensors+0x130>)
 800252a:	f003 fe21 	bl	8006170 <HAL_I2C_Mem_Write>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d005      	beq.n	8002540 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8002534:	4b34      	ldr	r3, [pc, #208]	@ (8002608 <mpu_set_sensors+0x12c>)
 8002536:	2200      	movs	r2, #0
 8002538:	729a      	strb	r2, [r3, #10]
        return -1;
 800253a:	f04f 33ff 	mov.w	r3, #4294967295
 800253e:	e05f      	b.n	8002600 <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002546:	b2da      	uxtb	r2, r3
 8002548:	4b2f      	ldr	r3, [pc, #188]	@ (8002608 <mpu_set_sensors+0x12c>)
 800254a:	731a      	strb	r2, [r3, #12]

    data = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d104      	bne.n	8002564 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	f043 0304 	orr.w	r3, r3, #4
 8002560:	b2db      	uxtb	r3, r3
 8002562:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	f003 0320 	and.w	r3, r3, #32
 800256a:	2b00      	cmp	r3, #0
 800256c:	d104      	bne.n	8002578 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	f043 0302 	orr.w	r3, r3, #2
 8002574:	b2db      	uxtb	r3, r3
 8002576:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	d104      	bne.n	800258c <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8002582:	7bfb      	ldrb	r3, [r7, #15]
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	b2db      	uxtb	r3, r3
 800258a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d104      	bne.n	80025a0 <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8002596:	7bfb      	ldrb	r3, [r7, #15]
 8002598:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800259c:	b2db      	uxtb	r3, r3
 800259e:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80025a0:	4b19      	ldr	r3, [pc, #100]	@ (8002608 <mpu_set_sensors+0x12c>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	4619      	mov	r1, r3
 80025a8:	4b17      	ldr	r3, [pc, #92]	@ (8002608 <mpu_set_sensors+0x12c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	7d9b      	ldrb	r3, [r3, #22]
 80025ae:	461a      	mov	r2, r3
 80025b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025b4:	9302      	str	r3, [sp, #8]
 80025b6:	2301      	movs	r3, #1
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	f107 030f 	add.w	r3, r7, #15
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	2301      	movs	r3, #1
 80025c2:	4812      	ldr	r0, [pc, #72]	@ (800260c <mpu_set_sensors+0x130>)
 80025c4:	f003 fdd4 	bl	8006170 <HAL_I2C_Mem_Write>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d005      	beq.n	80025da <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 80025ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002608 <mpu_set_sensors+0x12c>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	729a      	strb	r2, [r3, #10]
        return -1;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295
 80025d8:	e012      	b.n	8002600 <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d005      	beq.n	80025ec <mpu_set_sensors+0x110>
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d002      	beq.n	80025ec <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 80025e6:	2000      	movs	r0, #0
 80025e8:	f000 f910 	bl	800280c <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80025ec:	4a06      	ldr	r2, [pc, #24]	@ (8002608 <mpu_set_sensors+0x12c>)
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80025f2:	4b05      	ldr	r3, [pc, #20]	@ (8002608 <mpu_set_sensors+0x12c>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80025f8:	2032      	movs	r0, #50	@ 0x32
 80025fa:	f003 f825 	bl	8005648 <HAL_Delay>
    return 0;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000000c 	.word	0x2000000c
 800260c:	20000060 	.word	0x20000060

08002610 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b088      	sub	sp, #32
 8002614:	af04      	add	r7, sp, #16
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800261a:	4b7a      	ldr	r3, [pc, #488]	@ (8002804 <mpu_set_bypass+0x1f4>)
 800261c:	7c9b      	ldrb	r3, [r3, #18]
 800261e:	79fa      	ldrb	r2, [r7, #7]
 8002620:	429a      	cmp	r2, r3
 8002622:	d101      	bne.n	8002628 <mpu_set_bypass+0x18>
        return 0;
 8002624:	2300      	movs	r3, #0
 8002626:	e0e8      	b.n	80027fa <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d06b      	beq.n	8002706 <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800262e:	4b75      	ldr	r3, [pc, #468]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	4619      	mov	r1, r3
 8002636:	4b73      	ldr	r3, [pc, #460]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	791b      	ldrb	r3, [r3, #4]
 800263c:	461a      	mov	r2, r3
 800263e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002642:	9302      	str	r3, [sp, #8]
 8002644:	2301      	movs	r3, #1
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	f107 030f 	add.w	r3, r7, #15
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	2301      	movs	r3, #1
 8002650:	486d      	ldr	r0, [pc, #436]	@ (8002808 <mpu_set_bypass+0x1f8>)
 8002652:	f003 fe87 	bl	8006364 <HAL_I2C_Mem_Read>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d002      	beq.n	8002662 <mpu_set_bypass+0x52>
            return -1;
 800265c:	f04f 33ff 	mov.w	r3, #4294967295
 8002660:	e0cb      	b.n	80027fa <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 8002662:	7bfb      	ldrb	r3, [r7, #15]
 8002664:	f023 0320 	bic.w	r3, r3, #32
 8002668:	b2db      	uxtb	r3, r3
 800266a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800266c:	4b65      	ldr	r3, [pc, #404]	@ (8002804 <mpu_set_bypass+0x1f4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	4619      	mov	r1, r3
 8002674:	4b63      	ldr	r3, [pc, #396]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	791b      	ldrb	r3, [r3, #4]
 800267a:	461a      	mov	r2, r3
 800267c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002680:	9302      	str	r3, [sp, #8]
 8002682:	2301      	movs	r3, #1
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	f107 030f 	add.w	r3, r7, #15
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	2301      	movs	r3, #1
 800268e:	485e      	ldr	r0, [pc, #376]	@ (8002808 <mpu_set_bypass+0x1f8>)
 8002690:	f003 fd6e 	bl	8006170 <HAL_I2C_Mem_Write>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <mpu_set_bypass+0x90>
            return -1;
 800269a:	f04f 33ff 	mov.w	r3, #4294967295
 800269e:	e0ac      	b.n	80027fa <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80026a0:	2003      	movs	r0, #3
 80026a2:	f002 ffd1 	bl	8005648 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 80026a6:	2302      	movs	r3, #2
 80026a8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80026aa:	4b56      	ldr	r3, [pc, #344]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80026ac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d004      	beq.n	80026be <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80026be:	4b51      	ldr	r3, [pc, #324]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80026c0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d004      	beq.n	80026d2 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80026d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	4b4a      	ldr	r3, [pc, #296]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	7ddb      	ldrb	r3, [r3, #23]
 80026e0:	461a      	mov	r2, r3
 80026e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e6:	9302      	str	r3, [sp, #8]
 80026e8:	2301      	movs	r3, #1
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	f107 030f 	add.w	r3, r7, #15
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	2301      	movs	r3, #1
 80026f4:	4844      	ldr	r0, [pc, #272]	@ (8002808 <mpu_set_bypass+0x1f8>)
 80026f6:	f003 fd3b 	bl	8006170 <HAL_I2C_Mem_Write>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d078      	beq.n	80027f2 <mpu_set_bypass+0x1e2>
            return -1;
 8002700:	f04f 33ff 	mov.w	r3, #4294967295
 8002704:	e079      	b.n	80027fa <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002706:	4b3f      	ldr	r3, [pc, #252]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	4619      	mov	r1, r3
 800270e:	4b3d      	ldr	r3, [pc, #244]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	791b      	ldrb	r3, [r3, #4]
 8002714:	461a      	mov	r2, r3
 8002716:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800271a:	9302      	str	r3, [sp, #8]
 800271c:	2301      	movs	r3, #1
 800271e:	9301      	str	r3, [sp, #4]
 8002720:	f107 030f 	add.w	r3, r7, #15
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2301      	movs	r3, #1
 8002728:	4837      	ldr	r0, [pc, #220]	@ (8002808 <mpu_set_bypass+0x1f8>)
 800272a:	f003 fe1b 	bl	8006364 <HAL_I2C_Mem_Read>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <mpu_set_bypass+0x12a>
            return -1;
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
 8002738:	e05f      	b.n	80027fa <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800273a:	4b32      	ldr	r3, [pc, #200]	@ (8002804 <mpu_set_bypass+0x1f4>)
 800273c:	7a9b      	ldrb	r3, [r3, #10]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d005      	beq.n	8002752 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 8002746:	7bfb      	ldrb	r3, [r7, #15]
 8002748:	f043 0320 	orr.w	r3, r3, #32
 800274c:	b2db      	uxtb	r3, r3
 800274e:	73fb      	strb	r3, [r7, #15]
 8002750:	e004      	b.n	800275c <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	f023 0320 	bic.w	r3, r3, #32
 8002758:	b2db      	uxtb	r3, r3
 800275a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800275c:	4b29      	ldr	r3, [pc, #164]	@ (8002804 <mpu_set_bypass+0x1f4>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	4619      	mov	r1, r3
 8002764:	4b27      	ldr	r3, [pc, #156]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	791b      	ldrb	r3, [r3, #4]
 800276a:	461a      	mov	r2, r3
 800276c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002770:	9302      	str	r3, [sp, #8]
 8002772:	2301      	movs	r3, #1
 8002774:	9301      	str	r3, [sp, #4]
 8002776:	f107 030f 	add.w	r3, r7, #15
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	2301      	movs	r3, #1
 800277e:	4822      	ldr	r0, [pc, #136]	@ (8002808 <mpu_set_bypass+0x1f8>)
 8002780:	f003 fcf6 	bl	8006170 <HAL_I2C_Mem_Write>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <mpu_set_bypass+0x180>
            return -1;
 800278a:	f04f 33ff 	mov.w	r3, #4294967295
 800278e:	e034      	b.n	80027fa <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002790:	2003      	movs	r0, #3
 8002792:	f002 ff59 	bl	8005648 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8002796:	4b1b      	ldr	r3, [pc, #108]	@ (8002804 <mpu_set_bypass+0x1f4>)
 8002798:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800279c:	2b00      	cmp	r3, #0
 800279e:	d002      	beq.n	80027a6 <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 80027a0:	2380      	movs	r3, #128	@ 0x80
 80027a2:	73fb      	strb	r3, [r7, #15]
 80027a4:	e001      	b.n	80027aa <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 80027a6:	2300      	movs	r3, #0
 80027a8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80027aa:	4b16      	ldr	r3, [pc, #88]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80027ac:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d004      	beq.n	80027be <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80027be:	4b11      	ldr	r3, [pc, #68]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	4619      	mov	r1, r3
 80027c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	7ddb      	ldrb	r3, [r3, #23]
 80027cc:	461a      	mov	r2, r3
 80027ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	2301      	movs	r3, #1
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	f107 030f 	add.w	r3, r7, #15
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2301      	movs	r3, #1
 80027e0:	4809      	ldr	r0, [pc, #36]	@ (8002808 <mpu_set_bypass+0x1f8>)
 80027e2:	f003 fcc5 	bl	8006170 <HAL_I2C_Mem_Write>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d002      	beq.n	80027f2 <mpu_set_bypass+0x1e2>
            return -1;
 80027ec:	f04f 33ff 	mov.w	r3, #4294967295
 80027f0:	e003      	b.n	80027fa <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80027f2:	4a04      	ldr	r2, [pc, #16]	@ (8002804 <mpu_set_bypass+0x1f4>)
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	7493      	strb	r3, [r2, #18]
    return 0;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	2000000c 	.word	0x2000000c
 8002808:	20000060 	.word	0x20000060

0800280c <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af04      	add	r7, sp, #16
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8002816:	4b23      	ldr	r3, [pc, #140]	@ (80028a4 <mpu_set_int_latched+0x98>)
 8002818:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800281c:	79fa      	ldrb	r2, [r7, #7]
 800281e:	429a      	cmp	r2, r3
 8002820:	d101      	bne.n	8002826 <mpu_set_int_latched+0x1a>
        return 0;
 8002822:	2300      	movs	r3, #0
 8002824:	e039      	b.n	800289a <mpu_set_int_latched+0x8e>

    if (enable)
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d002      	beq.n	8002832 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800282c:	2330      	movs	r3, #48	@ 0x30
 800282e:	73fb      	strb	r3, [r7, #15]
 8002830:	e001      	b.n	8002836 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8002832:	2300      	movs	r3, #0
 8002834:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8002836:	4b1b      	ldr	r3, [pc, #108]	@ (80028a4 <mpu_set_int_latched+0x98>)
 8002838:	7c9b      	ldrb	r3, [r3, #18]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d004      	beq.n	8002848 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	f043 0302 	orr.w	r3, r3, #2
 8002844:	b2db      	uxtb	r3, r3
 8002846:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8002848:	4b16      	ldr	r3, [pc, #88]	@ (80028a4 <mpu_set_int_latched+0x98>)
 800284a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800284e:	2b00      	cmp	r3, #0
 8002850:	d004      	beq.n	800285c <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8002852:	7bfb      	ldrb	r3, [r7, #15]
 8002854:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002858:	b2db      	uxtb	r3, r3
 800285a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800285c:	4b11      	ldr	r3, [pc, #68]	@ (80028a4 <mpu_set_int_latched+0x98>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	4619      	mov	r1, r3
 8002864:	4b0f      	ldr	r3, [pc, #60]	@ (80028a4 <mpu_set_int_latched+0x98>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	7ddb      	ldrb	r3, [r3, #23]
 800286a:	461a      	mov	r2, r3
 800286c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002870:	9302      	str	r3, [sp, #8]
 8002872:	2301      	movs	r3, #1
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	f107 030f 	add.w	r3, r7, #15
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	480a      	ldr	r0, [pc, #40]	@ (80028a8 <mpu_set_int_latched+0x9c>)
 8002880:	f003 fc76 	bl	8006170 <HAL_I2C_Mem_Write>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <mpu_set_int_latched+0x84>
        return -1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	e004      	b.n	800289a <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 8002890:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <mpu_set_int_latched+0x98>)
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	2000000c 	.word	0x2000000c
 80028a8:	20000060 	.word	0x20000060

080028ac <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80028ac:	b590      	push	{r4, r7, lr}
 80028ae:	b08b      	sub	sp, #44	@ 0x2c
 80028b0:	af04      	add	r7, sp, #16
 80028b2:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80028b4:	4b44      	ldr	r3, [pc, #272]	@ (80029c8 <get_accel_prod_shift+0x11c>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	4619      	mov	r1, r3
 80028bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028c0:	9302      	str	r3, [sp, #8]
 80028c2:	2304      	movs	r3, #4
 80028c4:	9301      	str	r3, [sp, #4]
 80028c6:	f107 0310 	add.w	r3, r7, #16
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	2301      	movs	r3, #1
 80028ce:	220d      	movs	r2, #13
 80028d0:	483e      	ldr	r0, [pc, #248]	@ (80029cc <get_accel_prod_shift+0x120>)
 80028d2:	f003 fd47 	bl	8006364 <HAL_I2C_Mem_Read>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <get_accel_prod_shift+0x34>
        return 0x07;
 80028dc:	2307      	movs	r3, #7
 80028de:	e06f      	b.n	80029c0 <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 80028e0:	7c3b      	ldrb	r3, [r7, #16]
 80028e2:	10db      	asrs	r3, r3, #3
 80028e4:	b25b      	sxtb	r3, r3
 80028e6:	f003 031c 	and.w	r3, r3, #28
 80028ea:	b25a      	sxtb	r2, r3
 80028ec:	7cfb      	ldrb	r3, [r7, #19]
 80028ee:	111b      	asrs	r3, r3, #4
 80028f0:	b25b      	sxtb	r3, r3
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	4313      	orrs	r3, r2
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002900:	7c7b      	ldrb	r3, [r7, #17]
 8002902:	10db      	asrs	r3, r3, #3
 8002904:	b25b      	sxtb	r3, r3
 8002906:	f003 031c 	and.w	r3, r3, #28
 800290a:	b25a      	sxtb	r2, r3
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	109b      	asrs	r3, r3, #2
 8002910:	b25b      	sxtb	r3, r3
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	b25b      	sxtb	r3, r3
 8002918:	4313      	orrs	r3, r2
 800291a:	b25b      	sxtb	r3, r3
 800291c:	b2db      	uxtb	r3, r3
 800291e:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002920:	7cbb      	ldrb	r3, [r7, #18]
 8002922:	10db      	asrs	r3, r3, #3
 8002924:	b25b      	sxtb	r3, r3
 8002926:	f003 031c 	and.w	r3, r3, #28
 800292a:	b25a      	sxtb	r2, r3
 800292c:	7cfb      	ldrb	r3, [r7, #19]
 800292e:	b25b      	sxtb	r3, r3
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	b25b      	sxtb	r3, r3
 8002936:	4313      	orrs	r3, r2
 8002938:	b25b      	sxtb	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800293e:	2300      	movs	r3, #0
 8002940:	75fb      	strb	r3, [r7, #23]
 8002942:	e039      	b.n	80029b8 <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 8002944:	7dfb      	ldrb	r3, [r7, #23]
 8002946:	3318      	adds	r3, #24
 8002948:	443b      	add	r3, r7
 800294a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d107      	bne.n	8002962 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 8002952:	7dfb      	ldrb	r3, [r7, #23]
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	f04f 0200 	mov.w	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
            continue;
 8002960:	e027      	b.n	80029b2 <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002962:	7dfb      	ldrb	r3, [r7, #23]
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	4413      	add	r3, r2
 800296a:	4a19      	ldr	r2, [pc, #100]	@ (80029d0 <get_accel_prod_shift+0x124>)
 800296c:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800296e:	e00d      	b.n	800298c <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 8002970:	7dfb      	ldrb	r3, [r7, #23]
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	4413      	add	r3, r2
 8002978:	6818      	ldr	r0, [r3, #0]
 800297a:	7dfb      	ldrb	r3, [r7, #23]
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	18d4      	adds	r4, r2, r3
 8002982:	4914      	ldr	r1, [pc, #80]	@ (80029d4 <get_accel_prod_shift+0x128>)
 8002984:	f7fd fd5c 	bl	8000440 <__aeabi_fmul>
 8002988:	4603      	mov	r3, r0
 800298a:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 800298c:	7dfb      	ldrb	r3, [r7, #23]
 800298e:	f103 0218 	add.w	r2, r3, #24
 8002992:	443a      	add	r2, r7
 8002994:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002998:	3a01      	subs	r2, #1
 800299a:	b2d1      	uxtb	r1, r2
 800299c:	f103 0218 	add.w	r2, r3, #24
 80029a0:	443a      	add	r2, r7
 80029a2:	f802 1c0c 	strb.w	r1, [r2, #-12]
 80029a6:	3318      	adds	r3, #24
 80029a8:	443b      	add	r3, r7
 80029aa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1de      	bne.n	8002970 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 80029b2:	7dfb      	ldrb	r3, [r7, #23]
 80029b4:	3301      	adds	r3, #1
 80029b6:	75fb      	strb	r3, [r7, #23]
 80029b8:	7dfb      	ldrb	r3, [r7, #23]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d9c2      	bls.n	8002944 <get_accel_prod_shift+0x98>
    }
    return 0;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	371c      	adds	r7, #28
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd90      	pop	{r4, r7, pc}
 80029c8:	2000000c 	.word	0x2000000c
 80029cc:	20000060 	.word	0x20000060
 80029d0:	3eae147b 	.word	0x3eae147b
 80029d4:	3f845a1d 	.word	0x3f845a1d

080029d8 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08a      	sub	sp, #40	@ 0x28
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 80029e6:	f107 030c 	add.w	r3, r7, #12
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff5e 	bl	80028ac <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80029f0:	2300      	movs	r3, #0
 80029f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80029f4:	e065      	b.n	8002ac2 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	4413      	add	r3, r2
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	6839      	ldr	r1, [r7, #0]
 8002a06:	440b      	add	r3, r1
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	bfb8      	it	lt
 8002a10:	425b      	neglt	r3, r3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fd fcc0 	bl	8000398 <__aeabi_i2f>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fd fdc2 	bl	80005a8 <__aeabi_fdiv>
 8002a24:	4603      	mov	r3, r0
 8002a26:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 8002a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	3328      	adds	r3, #40	@ 0x28
 8002a2e:	443b      	add	r3, r7
 8002a30:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002a34:	f04f 0100 	mov.w	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fd fe95 	bl	8000768 <__aeabi_fcmpeq>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d124      	bne.n	8002a8e <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	3328      	adds	r3, #40	@ 0x28
 8002a4a:	443b      	add	r3, r7
 8002a4c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002a50:	4619      	mov	r1, r3
 8002a52:	69f8      	ldr	r0, [r7, #28]
 8002a54:	f7fd fda8 	bl	80005a8 <__aeabi_fdiv>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fd fbe4 	bl	800022c <__aeabi_fsub>
 8002a64:	4603      	mov	r3, r0
 8002a66:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a6e:	4a19      	ldr	r2, [pc, #100]	@ (8002ad4 <accel_self_test+0xfc>)
 8002a70:	4611      	mov	r1, r2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fd fea0 	bl	80007b8 <__aeabi_fcmpgt>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d01e      	beq.n	8002abc <accel_self_test+0xe4>
                result |= 1 << jj;
 8002a7e:	2201      	movs	r2, #1
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	6a3a      	ldr	r2, [r7, #32]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	623b      	str	r3, [r7, #32]
 8002a8c:	e016      	b.n	8002abc <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8002a8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <accel_self_test+0x100>)
 8002a90:	4619      	mov	r1, r3
 8002a92:	69f8      	ldr	r0, [r7, #28]
 8002a94:	f7fd fe72 	bl	800077c <__aeabi_fcmplt>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d107      	bne.n	8002aae <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	69f8      	ldr	r0, [r7, #28]
 8002aa4:	f7fd fe88 	bl	80007b8 <__aeabi_fcmpgt>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <accel_self_test+0xe4>
            result |= 1 << jj;
 8002aae:	2201      	movs	r2, #1
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	6a3a      	ldr	r2, [r7, #32]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abe:	3301      	adds	r3, #1
 8002ac0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	dd96      	ble.n	80029f6 <accel_self_test+0x1e>
    }

    return result;
 8002ac8:	6a3b      	ldr	r3, [r7, #32]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3728      	adds	r7, #40	@ 0x28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	3e0f5c29 	.word	0x3e0f5c29
 8002ad8:	3e99999a 	.word	0x3e99999a
 8002adc:	3f733333 	.word	0x3f733333

08002ae0 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08c      	sub	sp, #48	@ 0x30
 8002ae4:	af04      	add	r7, sp, #16
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002aee:	4b58      	ldr	r3, [pc, #352]	@ (8002c50 <gyro_self_test+0x170>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	4619      	mov	r1, r3
 8002af6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	2303      	movs	r3, #3
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	f107 0308 	add.w	r3, r7, #8
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2301      	movs	r3, #1
 8002b08:	220d      	movs	r2, #13
 8002b0a:	4852      	ldr	r0, [pc, #328]	@ (8002c54 <gyro_self_test+0x174>)
 8002b0c:	f003 fc2a 	bl	8006364 <HAL_I2C_Mem_Read>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <gyro_self_test+0x3a>
        return 0x07;
 8002b16:	2307      	movs	r3, #7
 8002b18:	e095      	b.n	8002c46 <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 8002b1a:	7a3b      	ldrb	r3, [r7, #8]
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002b24:	7a7b      	ldrb	r3, [r7, #9]
 8002b26:	f003 031f 	and.w	r3, r3, #31
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002b2e:	7abb      	ldrb	r3, [r7, #10]
 8002b30:	f003 031f 	and.w	r3, r3, #31
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61fb      	str	r3, [r7, #28]
 8002b3c:	e07e      	b.n	8002c3c <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4413      	add	r3, r2
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	6839      	ldr	r1, [r7, #0]
 8002b4e:	440b      	add	r3, r1
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	bfb8      	it	lt
 8002b58:	425b      	neglt	r3, r3
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fd fc1c 	bl	8000398 <__aeabi_i2f>
 8002b60:	4603      	mov	r3, r0
 8002b62:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fd fd1e 	bl	80005a8 <__aeabi_fdiv>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8002b70:	f107 0208 	add.w	r2, r7, #8
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	4413      	add	r3, r2
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d044      	beq.n	8002c08 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 8002b7e:	2383      	movs	r3, #131	@ 0x83
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fd fc05 	bl	8000390 <__aeabi_ui2f>
 8002b86:	4603      	mov	r3, r0
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4833      	ldr	r0, [pc, #204]	@ (8002c58 <gyro_self_test+0x178>)
 8002b8c:	f7fd fd0c 	bl	80005a8 <__aeabi_fdiv>
 8002b90:	4603      	mov	r3, r0
 8002b92:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002b94:	e005      	b.n	8002ba2 <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 8002b96:	4931      	ldr	r1, [pc, #196]	@ (8002c5c <gyro_self_test+0x17c>)
 8002b98:	6978      	ldr	r0, [r7, #20]
 8002b9a:	f7fd fc51 	bl	8000440 <__aeabi_fmul>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002ba2:	f107 0208 	add.w	r2, r7, #8
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	4413      	add	r3, r2
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b2d9      	uxtb	r1, r3
 8002bb0:	f107 0208 	add.w	r2, r7, #8
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	460a      	mov	r2, r1
 8002bba:	701a      	strb	r2, [r3, #0]
 8002bbc:	f107 0208 	add.w	r2, r7, #8
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1e5      	bne.n	8002b96 <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002bca:	6979      	ldr	r1, [r7, #20]
 8002bcc:	6938      	ldr	r0, [r7, #16]
 8002bce:	f7fd fceb 	bl	80005a8 <__aeabi_fdiv>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7fd fb27 	bl	800022c <__aeabi_fsub>
 8002bde:	4603      	mov	r3, r0
 8002be0:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002be8:	4a1d      	ldr	r2, [pc, #116]	@ (8002c60 <gyro_self_test+0x180>)
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fd fde3 	bl	80007b8 <__aeabi_fcmpgt>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01e      	beq.n	8002c36 <gyro_self_test+0x156>
                result |= 1 << jj;
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	e016      	b.n	8002c36 <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 8002c08:	4b16      	ldr	r3, [pc, #88]	@ (8002c64 <gyro_self_test+0x184>)
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	6938      	ldr	r0, [r7, #16]
 8002c0e:	f7fd fdb5 	bl	800077c <__aeabi_fcmplt>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d107      	bne.n	8002c28 <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 8002c18:	4b13      	ldr	r3, [pc, #76]	@ (8002c68 <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	6938      	ldr	r0, [r7, #16]
 8002c1e:	f7fd fdcb 	bl	80007b8 <__aeabi_fcmpgt>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d006      	beq.n	8002c36 <gyro_self_test+0x156>
            result |= 1 << jj;
 8002c28:	2201      	movs	r2, #1
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	61fb      	str	r3, [r7, #28]
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	f77f af7d 	ble.w	8002b3e <gyro_self_test+0x5e>
    }
    return result;
 8002c44:	69bb      	ldr	r3, [r7, #24]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3720      	adds	r7, #32
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	2000000c 	.word	0x2000000c
 8002c54:	20000060 	.word	0x20000060
 8002c58:	454cb000 	.word	0x454cb000
 8002c5c:	3f85e354 	.word	0x3f85e354
 8002c60:	3e0f5c29 	.word	0x3e0f5c29
 8002c64:	41200000 	.word	0x41200000
 8002c68:	42d20000 	.word	0x42d20000

08002c6c <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c70:	b0bc      	sub	sp, #240	@ 0xf0
 8002c72:	af04      	add	r7, sp, #16
 8002c74:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8002c78:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002c82:	2301      	movs	r3, #1
 8002c84:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002c8e:	4bab      	ldr	r3, [pc, #684]	@ (8002f3c <get_st_biases+0x2d0>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	4619      	mov	r1, r3
 8002c96:	4ba9      	ldr	r3, [pc, #676]	@ (8002f3c <get_st_biases+0x2d0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	7d5b      	ldrb	r3, [r3, #21]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ca2:	9302      	str	r3, [sp, #8]
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	2301      	movs	r3, #1
 8002cb0:	48a3      	ldr	r0, [pc, #652]	@ (8002f40 <get_st_biases+0x2d4>)
 8002cb2:	f003 fa5d 	bl	8006170 <HAL_I2C_Mem_Write>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d002      	beq.n	8002cc2 <get_st_biases+0x56>
        return -1;
 8002cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc0:	e3d6      	b.n	8003470 <get_st_biases+0x804>
    delay_ms(200);
 8002cc2:	20c8      	movs	r0, #200	@ 0xc8
 8002cc4:	f002 fcc0 	bl	8005648 <HAL_Delay>
    data[0] = 0;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002cce:	4b9b      	ldr	r3, [pc, #620]	@ (8002f3c <get_st_biases+0x2d0>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4b99      	ldr	r3, [pc, #612]	@ (8002f3c <get_st_biases+0x2d0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	7c5b      	ldrb	r3, [r3, #17]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ce2:	9302      	str	r3, [sp, #8]
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	9301      	str	r3, [sp, #4]
 8002ce8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	2301      	movs	r3, #1
 8002cf0:	4893      	ldr	r0, [pc, #588]	@ (8002f40 <get_st_biases+0x2d4>)
 8002cf2:	f003 fa3d 	bl	8006170 <HAL_I2C_Mem_Write>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d002      	beq.n	8002d02 <get_st_biases+0x96>
        return -1;
 8002cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8002d00:	e3b6      	b.n	8003470 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002d02:	4b8e      	ldr	r3, [pc, #568]	@ (8002f3c <get_st_biases+0x2d0>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4b8c      	ldr	r3, [pc, #560]	@ (8002f3c <get_st_biases+0x2d0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	795b      	ldrb	r3, [r3, #5]
 8002d10:	461a      	mov	r2, r3
 8002d12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d16:	9302      	str	r3, [sp, #8]
 8002d18:	2301      	movs	r3, #1
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	2301      	movs	r3, #1
 8002d24:	4886      	ldr	r0, [pc, #536]	@ (8002f40 <get_st_biases+0x2d4>)
 8002d26:	f003 fa23 	bl	8006170 <HAL_I2C_Mem_Write>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d002      	beq.n	8002d36 <get_st_biases+0xca>
        return -1;
 8002d30:	f04f 33ff 	mov.w	r3, #4294967295
 8002d34:	e39c      	b.n	8003470 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002d36:	4b81      	ldr	r3, [pc, #516]	@ (8002f3c <get_st_biases+0x2d0>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f3c <get_st_biases+0x2d0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	7d5b      	ldrb	r3, [r3, #21]
 8002d44:	461a      	mov	r2, r3
 8002d46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d4a:	9302      	str	r3, [sp, #8]
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	9301      	str	r3, [sp, #4]
 8002d50:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d54:	9300      	str	r3, [sp, #0]
 8002d56:	2301      	movs	r3, #1
 8002d58:	4879      	ldr	r0, [pc, #484]	@ (8002f40 <get_st_biases+0x2d4>)
 8002d5a:	f003 fa09 	bl	8006170 <HAL_I2C_Mem_Write>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <get_st_biases+0xfe>
        return -1;
 8002d64:	f04f 33ff 	mov.w	r3, #4294967295
 8002d68:	e382      	b.n	8003470 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002d6a:	4b74      	ldr	r3, [pc, #464]	@ (8002f3c <get_st_biases+0x2d0>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	4619      	mov	r1, r3
 8002d72:	4b72      	ldr	r3, [pc, #456]	@ (8002f3c <get_st_biases+0x2d0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	7e9b      	ldrb	r3, [r3, #26]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d7e:	9302      	str	r3, [sp, #8]
 8002d80:	2301      	movs	r3, #1
 8002d82:	9301      	str	r3, [sp, #4]
 8002d84:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	486c      	ldr	r0, [pc, #432]	@ (8002f40 <get_st_biases+0x2d4>)
 8002d8e:	f003 f9ef 	bl	8006170 <HAL_I2C_Mem_Write>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <get_st_biases+0x132>
        return -1;
 8002d98:	f04f 33ff 	mov.w	r3, #4294967295
 8002d9c:	e368      	b.n	8003470 <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002d9e:	4b67      	ldr	r3, [pc, #412]	@ (8002f3c <get_st_biases+0x2d0>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	4619      	mov	r1, r3
 8002da6:	4b65      	ldr	r3, [pc, #404]	@ (8002f3c <get_st_biases+0x2d0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	791b      	ldrb	r3, [r3, #4]
 8002dac:	461a      	mov	r2, r3
 8002dae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002db2:	9302      	str	r3, [sp, #8]
 8002db4:	2301      	movs	r3, #1
 8002db6:	9301      	str	r3, [sp, #4]
 8002db8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	485f      	ldr	r0, [pc, #380]	@ (8002f40 <get_st_biases+0x2d4>)
 8002dc2:	f003 f9d5 	bl	8006170 <HAL_I2C_Mem_Write>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d002      	beq.n	8002dd2 <get_st_biases+0x166>
        return -1;
 8002dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd0:	e34e      	b.n	8003470 <get_st_biases+0x804>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002dd2:	230c      	movs	r3, #12
 8002dd4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002dd8:	4b58      	ldr	r3, [pc, #352]	@ (8002f3c <get_st_biases+0x2d0>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	4619      	mov	r1, r3
 8002de0:	4b56      	ldr	r3, [pc, #344]	@ (8002f3c <get_st_biases+0x2d0>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	791b      	ldrb	r3, [r3, #4]
 8002de6:	461a      	mov	r2, r3
 8002de8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dec:	9302      	str	r3, [sp, #8]
 8002dee:	2301      	movs	r3, #1
 8002df0:	9301      	str	r3, [sp, #4]
 8002df2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	2301      	movs	r3, #1
 8002dfa:	4851      	ldr	r0, [pc, #324]	@ (8002f40 <get_st_biases+0x2d4>)
 8002dfc:	f003 f9b8 	bl	8006170 <HAL_I2C_Mem_Write>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <get_st_biases+0x1a0>
        return -1;
 8002e06:	f04f 33ff 	mov.w	r3, #4294967295
 8002e0a:	e331      	b.n	8003470 <get_st_biases+0x804>
    delay_ms(15);
 8002e0c:	200f      	movs	r0, #15
 8002e0e:	f002 fc1b 	bl	8005648 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002e12:	4b4a      	ldr	r3, [pc, #296]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e16:	7a5b      	ldrb	r3, [r3, #9]
 8002e18:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002e1c:	4b47      	ldr	r3, [pc, #284]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	4619      	mov	r1, r3
 8002e24:	4b45      	ldr	r3, [pc, #276]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	789b      	ldrb	r3, [r3, #2]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e30:	9302      	str	r3, [sp, #8]
 8002e32:	2301      	movs	r3, #1
 8002e34:	9301      	str	r3, [sp, #4]
 8002e36:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	4840      	ldr	r0, [pc, #256]	@ (8002f40 <get_st_biases+0x2d4>)
 8002e40:	f003 f996 	bl	8006170 <HAL_I2C_Mem_Write>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <get_st_biases+0x1e4>
        return -1;
 8002e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e4e:	e30f      	b.n	8003470 <get_st_biases+0x804>
    data[0] = st.test->reg_rate_div;
 8002e50:	4b3a      	ldr	r3, [pc, #232]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e54:	7a1b      	ldrb	r3, [r3, #8]
 8002e56:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002e5a:	4b38      	ldr	r3, [pc, #224]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	4619      	mov	r1, r3
 8002e62:	4b36      	ldr	r3, [pc, #216]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	785b      	ldrb	r3, [r3, #1]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e6e:	9302      	str	r3, [sp, #8]
 8002e70:	2301      	movs	r3, #1
 8002e72:	9301      	str	r3, [sp, #4]
 8002e74:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	4830      	ldr	r0, [pc, #192]	@ (8002f40 <get_st_biases+0x2d4>)
 8002e7e:	f003 f977 	bl	8006170 <HAL_I2C_Mem_Write>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <get_st_biases+0x222>
        return -1;
 8002e88:	f04f 33ff 	mov.w	r3, #4294967295
 8002e8c:	e2f0      	b.n	8003470 <get_st_biases+0x804>
    if (hw_test)
 8002e8e:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d008      	beq.n	8002ea8 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002e96:	4b29      	ldr	r3, [pc, #164]	@ (8002f3c <get_st_biases+0x2d0>)
 8002e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9a:	7a9b      	ldrb	r3, [r3, #10]
 8002e9c:	f063 031f 	orn	r3, r3, #31
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002ea6:	e004      	b.n	8002eb2 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002ea8:	4b24      	ldr	r3, [pc, #144]	@ (8002f3c <get_st_biases+0x2d0>)
 8002eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eac:	7a9b      	ldrb	r3, [r3, #10]
 8002eae:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002eb2:	4b22      	ldr	r3, [pc, #136]	@ (8002f3c <get_st_biases+0x2d0>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4b20      	ldr	r3, [pc, #128]	@ (8002f3c <get_st_biases+0x2d0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	799b      	ldrb	r3, [r3, #6]
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ec6:	9302      	str	r3, [sp, #8]
 8002ec8:	2301      	movs	r3, #1
 8002eca:	9301      	str	r3, [sp, #4]
 8002ecc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	481a      	ldr	r0, [pc, #104]	@ (8002f40 <get_st_biases+0x2d4>)
 8002ed6:	f003 f94b 	bl	8006170 <HAL_I2C_Mem_Write>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d002      	beq.n	8002ee6 <get_st_biases+0x27a>
        return -1;
 8002ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee4:	e2c4      	b.n	8003470 <get_st_biases+0x804>

    if (hw_test)
 8002ee6:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d008      	beq.n	8002f00 <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002eee:	4b13      	ldr	r3, [pc, #76]	@ (8002f3c <get_st_biases+0x2d0>)
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef2:	7adb      	ldrb	r3, [r3, #11]
 8002ef4:	f063 031f 	orn	r3, r3, #31
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002efe:	e002      	b.n	8002f06 <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 8002f00:	2318      	movs	r3, #24
 8002f02:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002f06:	4b0d      	ldr	r3, [pc, #52]	@ (8002f3c <get_st_biases+0x2d0>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <get_st_biases+0x2d0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	79db      	ldrb	r3, [r3, #7]
 8002f14:	461a      	mov	r2, r3
 8002f16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f1a:	9302      	str	r3, [sp, #8]
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	9301      	str	r3, [sp, #4]
 8002f20:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2301      	movs	r3, #1
 8002f28:	4805      	ldr	r0, [pc, #20]	@ (8002f40 <get_st_biases+0x2d4>)
 8002f2a:	f003 f921 	bl	8006170 <HAL_I2C_Mem_Write>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d007      	beq.n	8002f44 <get_st_biases+0x2d8>
        return -1;
 8002f34:	f04f 33ff 	mov.w	r3, #4294967295
 8002f38:	e29a      	b.n	8003470 <get_st_biases+0x804>
 8002f3a:	bf00      	nop
 8002f3c:	2000000c 	.word	0x2000000c
 8002f40:	20000060 	.word	0x20000060
    if (hw_test)
 8002f44:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d002      	beq.n	8002f52 <get_st_biases+0x2e6>
        delay_ms(200);
 8002f4c:	20c8      	movs	r0, #200	@ 0xc8
 8002f4e:	f002 fb7b 	bl	8005648 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002f52:	2340      	movs	r3, #64	@ 0x40
 8002f54:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002f58:	4b60      	ldr	r3, [pc, #384]	@ (80030dc <get_st_biases+0x470>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	4619      	mov	r1, r3
 8002f60:	4b5e      	ldr	r3, [pc, #376]	@ (80030dc <get_st_biases+0x470>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	791b      	ldrb	r3, [r3, #4]
 8002f66:	461a      	mov	r2, r3
 8002f68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f6c:	9302      	str	r3, [sp, #8]
 8002f6e:	2301      	movs	r3, #1
 8002f70:	9301      	str	r3, [sp, #4]
 8002f72:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2301      	movs	r3, #1
 8002f7a:	4859      	ldr	r0, [pc, #356]	@ (80030e0 <get_st_biases+0x474>)
 8002f7c:	f003 f8f8 	bl	8006170 <HAL_I2C_Mem_Write>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <get_st_biases+0x320>
        return -1;
 8002f86:	f04f 33ff 	mov.w	r3, #4294967295
 8002f8a:	e271      	b.n	8003470 <get_st_biases+0x804>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002f8c:	2378      	movs	r3, #120	@ 0x78
 8002f8e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002f92:	4b52      	ldr	r3, [pc, #328]	@ (80030dc <get_st_biases+0x470>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4b50      	ldr	r3, [pc, #320]	@ (80030dc <get_st_biases+0x470>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	795b      	ldrb	r3, [r3, #5]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fa6:	9302      	str	r3, [sp, #8]
 8002fa8:	2301      	movs	r3, #1
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	484a      	ldr	r0, [pc, #296]	@ (80030e0 <get_st_biases+0x474>)
 8002fb6:	f003 f8db 	bl	8006170 <HAL_I2C_Mem_Write>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d002      	beq.n	8002fc6 <get_st_biases+0x35a>
        return -1;
 8002fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc4:	e254      	b.n	8003470 <get_st_biases+0x804>
    delay_ms(test.wait_ms);
 8002fc6:	2332      	movs	r3, #50	@ 0x32
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f002 fb3d 	bl	8005648 <HAL_Delay>
    data[0] = 0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002fd4:	4b41      	ldr	r3, [pc, #260]	@ (80030dc <get_st_biases+0x470>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4b3f      	ldr	r3, [pc, #252]	@ (80030dc <get_st_biases+0x470>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	795b      	ldrb	r3, [r3, #5]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fe8:	9302      	str	r3, [sp, #8]
 8002fea:	2301      	movs	r3, #1
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	483a      	ldr	r0, [pc, #232]	@ (80030e0 <get_st_biases+0x474>)
 8002ff8:	f003 f8ba 	bl	8006170 <HAL_I2C_Mem_Write>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <get_st_biases+0x39c>
        return -1;
 8003002:	f04f 33ff 	mov.w	r3, #4294967295
 8003006:	e233      	b.n	8003470 <get_st_biases+0x804>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8003008:	4b34      	ldr	r3, [pc, #208]	@ (80030dc <get_st_biases+0x470>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	4619      	mov	r1, r3
 8003010:	4b32      	ldr	r3, [pc, #200]	@ (80030dc <get_st_biases+0x470>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	7b1b      	ldrb	r3, [r3, #12]
 8003016:	461a      	mov	r2, r3
 8003018:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800301c:	9302      	str	r3, [sp, #8]
 800301e:	2302      	movs	r3, #2
 8003020:	9301      	str	r3, [sp, #4]
 8003022:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	2301      	movs	r3, #1
 800302a:	482d      	ldr	r0, [pc, #180]	@ (80030e0 <get_st_biases+0x474>)
 800302c:	f003 f99a 	bl	8006364 <HAL_I2C_Mem_Read>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d002      	beq.n	800303c <get_st_biases+0x3d0>
        return -1;
 8003036:	f04f 33ff 	mov.w	r3, #4294967295
 800303a:	e219      	b.n	8003470 <get_st_biases+0x804>

    fifo_count = (data[0] << 8) | data[1];
 800303c:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	b21a      	sxth	r2, r3
 8003044:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003048:	b21b      	sxth	r3, r3
 800304a:	4313      	orrs	r3, r2
 800304c:	b21b      	sxth	r3, r3
 800304e:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003052:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8003056:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <get_st_biases+0x478>)
 8003058:	fba3 2302 	umull	r2, r3, r3, r2
 800305c:	08db      	lsrs	r3, r3, #3
 800305e:	b29b      	uxth	r3, r3
 8003060:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003064:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003068:	f103 0108 	add.w	r1, r3, #8
 800306c:	2300      	movs	r3, #0
 800306e:	600b      	str	r3, [r1, #0]
 8003070:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003074:	1d1a      	adds	r2, r3, #4
 8003076:	680b      	ldr	r3, [r1, #0]
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003080:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003082:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003086:	f103 0108 	add.w	r1, r3, #8
 800308a:	2300      	movs	r3, #0
 800308c:	600b      	str	r3, [r1, #0]
 800308e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003092:	1d1a      	adds	r2, r3, #4
 8003094:	680b      	ldr	r3, [r1, #0]
 8003096:	6013      	str	r3, [r2, #0]
 8003098:	6812      	ldr	r2, [r2, #0]
 800309a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800309e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 80030a0:	2300      	movs	r3, #0
 80030a2:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80030a6:	e0aa      	b.n	80031fe <get_st_biases+0x592>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 80030a8:	4b0c      	ldr	r3, [pc, #48]	@ (80030dc <get_st_biases+0x470>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	4619      	mov	r1, r3
 80030b0:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <get_st_biases+0x470>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	7b5b      	ldrb	r3, [r3, #13]
 80030b6:	461a      	mov	r2, r3
 80030b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030bc:	9302      	str	r3, [sp, #8]
 80030be:	230c      	movs	r3, #12
 80030c0:	9301      	str	r3, [sp, #4]
 80030c2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2301      	movs	r3, #1
 80030ca:	4805      	ldr	r0, [pc, #20]	@ (80030e0 <get_st_biases+0x474>)
 80030cc:	f003 f94a 	bl	8006364 <HAL_I2C_Mem_Read>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d008      	beq.n	80030e8 <get_st_biases+0x47c>
            return -1;
 80030d6:	f04f 33ff 	mov.w	r3, #4294967295
 80030da:	e1c9      	b.n	8003470 <get_st_biases+0x804>
 80030dc:	2000000c 	.word	0x2000000c
 80030e0:	20000060 	.word	0x20000060
 80030e4:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 80030e8:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	b21a      	sxth	r2, r3
 80030f0:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 80030f4:	b21b      	sxth	r3, r3
 80030f6:	4313      	orrs	r3, r2
 80030f8:	b21b      	sxth	r3, r3
 80030fa:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 80030fe:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8003102:	021b      	lsls	r3, r3, #8
 8003104:	b21a      	sxth	r2, r3
 8003106:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 800310a:	b21b      	sxth	r3, r3
 800310c:	4313      	orrs	r3, r2
 800310e:	b21b      	sxth	r3, r3
 8003110:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8003114:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8003118:	021b      	lsls	r3, r3, #8
 800311a:	b21a      	sxth	r2, r3
 800311c:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003120:	b21b      	sxth	r3, r3
 8003122:	4313      	orrs	r3, r2
 8003124:	b21b      	sxth	r3, r3
 8003126:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 800312a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8003134:	441a      	add	r2, r3
 8003136:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800313a:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 800313c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003140:	3304      	adds	r3, #4
 8003142:	6819      	ldr	r1, [r3, #0]
 8003144:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8003148:	4618      	mov	r0, r3
 800314a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800314e:	1d1a      	adds	r2, r3, #4
 8003150:	180b      	adds	r3, r1, r0
 8003152:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003154:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003158:	3308      	adds	r3, #8
 800315a:	6819      	ldr	r1, [r3, #0]
 800315c:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8003160:	4618      	mov	r0, r3
 8003162:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003166:	f103 0208 	add.w	r2, r3, #8
 800316a:	180b      	adds	r3, r1, r0
 800316c:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 800316e:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8003172:	021b      	lsls	r3, r3, #8
 8003174:	b21a      	sxth	r2, r3
 8003176:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800317a:	b21b      	sxth	r3, r3
 800317c:	4313      	orrs	r3, r2
 800317e:	b21b      	sxth	r3, r3
 8003180:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003184:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003188:	021b      	lsls	r3, r3, #8
 800318a:	b21a      	sxth	r2, r3
 800318c:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003190:	b21b      	sxth	r3, r3
 8003192:	4313      	orrs	r3, r2
 8003194:	b21b      	sxth	r3, r3
 8003196:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 800319a:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 800319e:	021b      	lsls	r3, r3, #8
 80031a0:	b21a      	sxth	r2, r3
 80031a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80031a6:	b21b      	sxth	r3, r3
 80031a8:	4313      	orrs	r3, r2
 80031aa:	b21b      	sxth	r3, r3
 80031ac:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 80031b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 80031ba:	441a      	add	r2, r3
 80031bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031c0:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 80031c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031c6:	3304      	adds	r3, #4
 80031c8:	6819      	ldr	r1, [r3, #0]
 80031ca:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 80031ce:	4618      	mov	r0, r3
 80031d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031d4:	1d1a      	adds	r2, r3, #4
 80031d6:	180b      	adds	r3, r1, r0
 80031d8:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 80031da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031de:	3308      	adds	r3, #8
 80031e0:	6819      	ldr	r1, [r3, #0]
 80031e2:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031ec:	f103 0208 	add.w	r2, r3, #8
 80031f0:	180b      	adds	r3, r1, r0
 80031f2:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 80031f4:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80031f8:	3301      	adds	r3, #1
 80031fa:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80031fe:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8003202:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003206:	429a      	cmp	r2, r3
 8003208:	f4ff af4e 	bcc.w	80030a8 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 800320c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	17da      	asrs	r2, r3, #31
 8003214:	461c      	mov	r4, r3
 8003216:	4615      	mov	r5, r2
 8003218:	1423      	asrs	r3, r4, #16
 800321a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800321e:	0423      	lsls	r3, r4, #16
 8003220:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003224:	2283      	movs	r2, #131	@ 0x83
 8003226:	2300      	movs	r3, #0
 8003228:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800322c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003230:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003234:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003238:	f7fd fb0e 	bl	8000858 <__aeabi_ldivmod>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	4610      	mov	r0, r2
 8003242:	4619      	mov	r1, r3
 8003244:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003248:	2200      	movs	r2, #0
 800324a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800324e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003252:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003256:	f7fd faff 	bl	8000858 <__aeabi_ldivmod>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003262:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003264:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003268:	3304      	adds	r3, #4
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	17da      	asrs	r2, r3, #31
 800326e:	4698      	mov	r8, r3
 8003270:	4691      	mov	r9, r2
 8003272:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003276:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800327a:	ea4f 4308 	mov.w	r3, r8, lsl #16
 800327e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003282:	2283      	movs	r2, #131	@ 0x83
 8003284:	2300      	movs	r3, #0
 8003286:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800328a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800328e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003292:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003296:	f7fd fadf 	bl	8000858 <__aeabi_ldivmod>
 800329a:	4602      	mov	r2, r0
 800329c:	460b      	mov	r3, r1
 800329e:	4610      	mov	r0, r2
 80032a0:	4619      	mov	r1, r3
 80032a2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80032a6:	2200      	movs	r2, #0
 80032a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032ac:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80032b0:	f7fd fad2 	bl	8000858 <__aeabi_ldivmod>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032c0:	1d1a      	adds	r2, r3, #4
 80032c2:	4603      	mov	r3, r0
 80032c4:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 80032c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032ca:	3308      	adds	r3, #8
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	17da      	asrs	r2, r3, #31
 80032d0:	469a      	mov	sl, r3
 80032d2:	4693      	mov	fp, r2
 80032d4:	ea4f 432a 	mov.w	r3, sl, asr #16
 80032d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80032da:	ea4f 430a 	mov.w	r3, sl, lsl #16
 80032de:	673b      	str	r3, [r7, #112]	@ 0x70
 80032e0:	2283      	movs	r2, #131	@ 0x83
 80032e2:	2300      	movs	r3, #0
 80032e4:	66ba      	str	r2, [r7, #104]	@ 0x68
 80032e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032e8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80032ec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80032f0:	f7fd fab2 	bl	8000858 <__aeabi_ldivmod>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	4610      	mov	r0, r2
 80032fa:	4619      	mov	r1, r3
 80032fc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003300:	2200      	movs	r2, #0
 8003302:	663b      	str	r3, [r7, #96]	@ 0x60
 8003304:	667a      	str	r2, [r7, #100]	@ 0x64
 8003306:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800330a:	f7fd faa5 	bl	8000858 <__aeabi_ldivmod>
 800330e:	4602      	mov	r2, r0
 8003310:	460b      	mov	r3, r1
 8003312:	4610      	mov	r0, r2
 8003314:	4619      	mov	r1, r3
 8003316:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800331a:	f103 0208 	add.w	r2, r3, #8
 800331e:	4603      	mov	r3, r0
 8003320:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003322:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	17da      	asrs	r2, r3, #31
 800332a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800332c:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800332e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003332:	460b      	mov	r3, r1
 8003334:	141b      	asrs	r3, r3, #16
 8003336:	657b      	str	r3, [r7, #84]	@ 0x54
 8003338:	460b      	mov	r3, r1
 800333a:	041b      	lsls	r3, r3, #16
 800333c:	653b      	str	r3, [r7, #80]	@ 0x50
 800333e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003342:	2300      	movs	r3, #0
 8003344:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003348:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800334c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003350:	f7fd fa82 	bl	8000858 <__aeabi_ldivmod>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	4610      	mov	r0, r2
 800335a:	4619      	mov	r1, r3
 800335c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003360:	2200      	movs	r2, #0
 8003362:	643b      	str	r3, [r7, #64]	@ 0x40
 8003364:	647a      	str	r2, [r7, #68]	@ 0x44
 8003366:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800336a:	f7fd fa75 	bl	8000858 <__aeabi_ldivmod>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003376:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003378:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800337c:	3304      	adds	r3, #4
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	17da      	asrs	r2, r3, #31
 8003382:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003384:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003386:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800338a:	460b      	mov	r3, r1
 800338c:	141b      	asrs	r3, r3, #16
 800338e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003390:	460b      	mov	r3, r1
 8003392:	041b      	lsls	r3, r3, #16
 8003394:	633b      	str	r3, [r7, #48]	@ 0x30
 8003396:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800339a:	2300      	movs	r3, #0
 800339c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800339e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033a4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80033a8:	f7fd fa56 	bl	8000858 <__aeabi_ldivmod>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4610      	mov	r0, r2
 80033b2:	4619      	mov	r1, r3
 80033b4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80033b8:	2200      	movs	r2, #0
 80033ba:	623b      	str	r3, [r7, #32]
 80033bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80033be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033c2:	f7fd fa49 	bl	8000858 <__aeabi_ldivmod>
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	4610      	mov	r0, r2
 80033cc:	4619      	mov	r1, r3
 80033ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033d2:	3304      	adds	r3, #4
 80033d4:	4602      	mov	r2, r0
 80033d6:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 80033d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033dc:	3308      	adds	r3, #8
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	17da      	asrs	r2, r3, #31
 80033e2:	61bb      	str	r3, [r7, #24]
 80033e4:	61fa      	str	r2, [r7, #28]
 80033e6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80033ea:	460b      	mov	r3, r1
 80033ec:	141b      	asrs	r3, r3, #16
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	460b      	mov	r3, r1
 80033f2:	041b      	lsls	r3, r3, #16
 80033f4:	613b      	str	r3, [r7, #16]
 80033f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033fa:	2300      	movs	r3, #0
 80033fc:	60ba      	str	r2, [r7, #8]
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003404:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003408:	f7fd fa26 	bl	8000858 <__aeabi_ldivmod>
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	4610      	mov	r0, r2
 8003412:	4619      	mov	r1, r3
 8003414:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003418:	2200      	movs	r2, #0
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003422:	f7fd fa19 	bl	8000858 <__aeabi_ldivmod>
 8003426:	4602      	mov	r2, r0
 8003428:	460b      	mov	r3, r1
 800342a:	4610      	mov	r0, r2
 800342c:	4619      	mov	r1, r3
 800342e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003432:	3308      	adds	r3, #8
 8003434:	4602      	mov	r2, r0
 8003436:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8003438:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800343c:	3308      	adds	r3, #8
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	dd0a      	ble.n	800345a <get_st_biases+0x7ee>
        accel[2] -= 65536L;
 8003444:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003448:	3308      	adds	r3, #8
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003450:	3308      	adds	r3, #8
 8003452:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	e009      	b.n	800346e <get_st_biases+0x802>
    else
        accel[2] += 65536L;
 800345a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800345e:	3308      	adds	r3, #8
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003466:	3308      	adds	r3, #8
 8003468:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 800346c:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	37e0      	adds	r7, #224	@ 0xe0
 8003474:	46bd      	mov	sp, r7
 8003476:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800347a:	bf00      	nop

0800347c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b08e      	sub	sp, #56	@ 0x38
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8003486:	2302      	movs	r3, #2
 8003488:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 800348c:	4b64      	ldr	r3, [pc, #400]	@ (8003620 <mpu_run_self_test+0x1a4>)
 800348e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003492:	2b00      	cmp	r3, #0
 8003494:	d006      	beq.n	80034a4 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8003496:	2000      	movs	r0, #0
 8003498:	f000 fa18 	bl	80038cc <mpu_set_dmp_state>
        dmp_was_on = 1;
 800349c:	2301      	movs	r3, #1
 800349e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80034a2:	e002      	b.n	80034aa <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 80034a4:	2300      	movs	r3, #0
 80034a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 80034aa:	f107 030c 	add.w	r3, r7, #12
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe fcdc 	bl	8001e6c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 80034b4:	f107 030f 	add.w	r3, r7, #15
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fe fd6b 	bl	8001f94 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 80034be:	f107 0308 	add.w	r3, r7, #8
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe fe12 	bl	80020ec <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80034c8:	f107 030a 	add.w	r3, r7, #10
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fe fea3 	bl	8002218 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80034d2:	4b53      	ldr	r3, [pc, #332]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80034d4:	7a9b      	ldrb	r3, [r3, #10]
 80034d6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 80034da:	f107 030e 	add.w	r3, r7, #14
 80034de:	4618      	mov	r0, r3
 80034e0:	f7fe ff9a 	bl	8002418 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 80034e4:	2300      	movs	r3, #0
 80034e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80034e8:	e00a      	b.n	8003500 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 80034ea:	2200      	movs	r2, #0
 80034ec:	6839      	ldr	r1, [r7, #0]
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f7ff fbbc 	bl	8002c6c <get_st_biases>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80034fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034fc:	3301      	adds	r3, #1
 80034fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003500:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003506:	429a      	cmp	r2, r3
 8003508:	dbef      	blt.n	80034ea <mpu_run_self_test+0x6e>
 800350a:	e000      	b.n	800350e <mpu_run_self_test+0x92>
            break;
 800350c:	bf00      	nop
    if (ii == tries) {
 800350e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003512:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003514:	429a      	cmp	r2, r3
 8003516:	d102      	bne.n	800351e <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8003518:	2300      	movs	r3, #0
 800351a:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 800351c:	e045      	b.n	80035aa <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 800351e:	2300      	movs	r3, #0
 8003520:	637b      	str	r3, [r7, #52]	@ 0x34
 8003522:	e00d      	b.n	8003540 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8003524:	f107 0110 	add.w	r1, r7, #16
 8003528:	f107 031c 	add.w	r3, r7, #28
 800352c:	2201      	movs	r2, #1
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff fb9c 	bl	8002c6c <get_st_biases>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d008      	beq.n	800354c <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 800353a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800353c:	3301      	adds	r3, #1
 800353e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003540:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003544:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003546:	429a      	cmp	r2, r3
 8003548:	dbec      	blt.n	8003524 <mpu_run_self_test+0xa8>
 800354a:	e000      	b.n	800354e <mpu_run_self_test+0xd2>
            break;
 800354c:	bf00      	nop
    if (ii == tries) {
 800354e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003552:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003554:	429a      	cmp	r2, r3
 8003556:	d102      	bne.n	800355e <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8003558:	2300      	movs	r3, #0
 800355a:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 800355c:	e025      	b.n	80035aa <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 800355e:	f107 0310 	add.w	r3, r7, #16
 8003562:	4619      	mov	r1, r3
 8003564:	6838      	ldr	r0, [r7, #0]
 8003566:	f7ff fa37 	bl	80029d8 <accel_self_test>
 800356a:	4603      	mov	r3, r0
 800356c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8003570:	f107 031c 	add.w	r3, r7, #28
 8003574:	4619      	mov	r1, r3
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7ff fab2 	bl	8002ae0 <gyro_self_test>
 800357c:	4603      	mov	r3, r0
 800357e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8003582:	2300      	movs	r3, #0
 8003584:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003586:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800358a:	2b00      	cmp	r3, #0
 800358c:	d103      	bne.n	8003596 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800358e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003590:	f043 0301 	orr.w	r3, r3, #1
 8003594:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003596:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d104      	bne.n	80035a8 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800359e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035a0:	f043 0302 	orr.w	r3, r3, #2
 80035a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80035a6:	e000      	b.n	80035aa <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 80035a8:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 80035aa:	4b1d      	ldr	r3, [pc, #116]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035ac:	22ff      	movs	r2, #255	@ 0xff
 80035ae:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80035b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035b2:	22ff      	movs	r2, #255	@ 0xff
 80035b4:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80035b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035b8:	22ff      	movs	r2, #255	@ 0xff
 80035ba:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80035bc:	4b18      	ldr	r3, [pc, #96]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035c2:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 80035c4:	4b16      	ldr	r3, [pc, #88]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035c6:	22ff      	movs	r2, #255	@ 0xff
 80035c8:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 80035ca:	4b15      	ldr	r3, [pc, #84]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035cc:	22ff      	movs	r2, #255	@ 0xff
 80035ce:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80035d0:	4b13      	ldr	r3, [pc, #76]	@ (8003620 <mpu_run_self_test+0x1a4>)
 80035d2:	2201      	movs	r2, #1
 80035d4:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 80035d6:	89bb      	ldrh	r3, [r7, #12]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fe fc7b 	bl	8001ed4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fe fd11 	bl	8002008 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 80035e6:	893b      	ldrh	r3, [r7, #8]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fdbb 	bl	8002164 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 80035ee:	897b      	ldrh	r3, [r7, #10]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7fe fe29 	bl	8002248 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80035f6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe ff6e 	bl	80024dc <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8003600:	7bbb      	ldrb	r3, [r7, #14]
 8003602:	4618      	mov	r0, r3
 8003604:	f7fe ff18 	bl	8002438 <mpu_configure_fifo>

    if (dmp_was_on)
 8003608:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800360c:	2b00      	cmp	r3, #0
 800360e:	d002      	beq.n	8003616 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8003610:	2001      	movs	r0, #1
 8003612:	f000 f95b 	bl	80038cc <mpu_set_dmp_state>

    return result;
 8003616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003618:	4618      	mov	r0, r3
 800361a:	3738      	adds	r7, #56	@ 0x38
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	2000000c 	.word	0x2000000c

08003624 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af04      	add	r7, sp, #16
 800362a:	4603      	mov	r3, r0
 800362c:	603a      	str	r2, [r7, #0]
 800362e:	80fb      	strh	r3, [r7, #6]
 8003630:	460b      	mov	r3, r1
 8003632:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d102      	bne.n	8003640 <mpu_write_mem+0x1c>
        return -1;
 800363a:	f04f 33ff 	mov.w	r3, #4294967295
 800363e:	e04e      	b.n	80036de <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003640:	4b29      	ldr	r3, [pc, #164]	@ (80036e8 <mpu_write_mem+0xc4>)
 8003642:	7a9b      	ldrb	r3, [r3, #10]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d102      	bne.n	800364e <mpu_write_mem+0x2a>
        return -1;
 8003648:	f04f 33ff 	mov.w	r3, #4294967295
 800364c:	e047      	b.n	80036de <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800364e:	88fb      	ldrh	r3, [r7, #6]
 8003650:	0a1b      	lsrs	r3, r3, #8
 8003652:	b29b      	uxth	r3, r3
 8003654:	b2db      	uxtb	r3, r3
 8003656:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	b2db      	uxtb	r3, r3
 800365c:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800365e:	7b7b      	ldrb	r3, [r7, #13]
 8003660:	461a      	mov	r2, r3
 8003662:	88bb      	ldrh	r3, [r7, #4]
 8003664:	4413      	add	r3, r2
 8003666:	4a20      	ldr	r2, [pc, #128]	@ (80036e8 <mpu_write_mem+0xc4>)
 8003668:	6852      	ldr	r2, [r2, #4]
 800366a:	8952      	ldrh	r2, [r2, #10]
 800366c:	4293      	cmp	r3, r2
 800366e:	dd02      	ble.n	8003676 <mpu_write_mem+0x52>
        return -1;
 8003670:	f04f 33ff 	mov.w	r3, #4294967295
 8003674:	e033      	b.n	80036de <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003676:	4b1c      	ldr	r3, [pc, #112]	@ (80036e8 <mpu_write_mem+0xc4>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	4619      	mov	r1, r3
 800367e:	4b1a      	ldr	r3, [pc, #104]	@ (80036e8 <mpu_write_mem+0xc4>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	7edb      	ldrb	r3, [r3, #27]
 8003684:	461a      	mov	r2, r3
 8003686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800368a:	9302      	str	r3, [sp, #8]
 800368c:	2302      	movs	r3, #2
 800368e:	9301      	str	r3, [sp, #4]
 8003690:	f107 030c 	add.w	r3, r7, #12
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	2301      	movs	r3, #1
 8003698:	4814      	ldr	r0, [pc, #80]	@ (80036ec <mpu_write_mem+0xc8>)
 800369a:	f002 fd69 	bl	8006170 <HAL_I2C_Mem_Write>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <mpu_write_mem+0x86>
        return -1;
 80036a4:	f04f 33ff 	mov.w	r3, #4294967295
 80036a8:	e019      	b.n	80036de <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80036aa:	4b0f      	ldr	r3, [pc, #60]	@ (80036e8 <mpu_write_mem+0xc4>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	4619      	mov	r1, r3
 80036b2:	4b0d      	ldr	r3, [pc, #52]	@ (80036e8 <mpu_write_mem+0xc4>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	7e1b      	ldrb	r3, [r3, #24]
 80036b8:	461a      	mov	r2, r3
 80036ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036be:	9302      	str	r3, [sp, #8]
 80036c0:	88bb      	ldrh	r3, [r7, #4]
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	2301      	movs	r3, #1
 80036ca:	4808      	ldr	r0, [pc, #32]	@ (80036ec <mpu_write_mem+0xc8>)
 80036cc:	f002 fd50 	bl	8006170 <HAL_I2C_Mem_Write>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d002      	beq.n	80036dc <mpu_write_mem+0xb8>
        return -1;
 80036d6:	f04f 33ff 	mov.w	r3, #4294967295
 80036da:	e000      	b.n	80036de <mpu_write_mem+0xba>
    return 0;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	2000000c 	.word	0x2000000c
 80036ec:	20000060 	.word	0x20000060

080036f0 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b088      	sub	sp, #32
 80036f4:	af04      	add	r7, sp, #16
 80036f6:	4603      	mov	r3, r0
 80036f8:	603a      	str	r2, [r7, #0]
 80036fa:	80fb      	strh	r3, [r7, #6]
 80036fc:	460b      	mov	r3, r1
 80036fe:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d102      	bne.n	800370c <mpu_read_mem+0x1c>
        return -1;
 8003706:	f04f 33ff 	mov.w	r3, #4294967295
 800370a:	e04e      	b.n	80037aa <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 800370c:	4b29      	ldr	r3, [pc, #164]	@ (80037b4 <mpu_read_mem+0xc4>)
 800370e:	7a9b      	ldrb	r3, [r3, #10]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d102      	bne.n	800371a <mpu_read_mem+0x2a>
        return -1;
 8003714:	f04f 33ff 	mov.w	r3, #4294967295
 8003718:	e047      	b.n	80037aa <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800371a:	88fb      	ldrh	r3, [r7, #6]
 800371c:	0a1b      	lsrs	r3, r3, #8
 800371e:	b29b      	uxth	r3, r3
 8003720:	b2db      	uxtb	r3, r3
 8003722:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	b2db      	uxtb	r3, r3
 8003728:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800372a:	7b7b      	ldrb	r3, [r7, #13]
 800372c:	461a      	mov	r2, r3
 800372e:	88bb      	ldrh	r3, [r7, #4]
 8003730:	4413      	add	r3, r2
 8003732:	4a20      	ldr	r2, [pc, #128]	@ (80037b4 <mpu_read_mem+0xc4>)
 8003734:	6852      	ldr	r2, [r2, #4]
 8003736:	8952      	ldrh	r2, [r2, #10]
 8003738:	4293      	cmp	r3, r2
 800373a:	dd02      	ble.n	8003742 <mpu_read_mem+0x52>
        return -1;
 800373c:	f04f 33ff 	mov.w	r3, #4294967295
 8003740:	e033      	b.n	80037aa <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003742:	4b1c      	ldr	r3, [pc, #112]	@ (80037b4 <mpu_read_mem+0xc4>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	4619      	mov	r1, r3
 800374a:	4b1a      	ldr	r3, [pc, #104]	@ (80037b4 <mpu_read_mem+0xc4>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	7edb      	ldrb	r3, [r3, #27]
 8003750:	461a      	mov	r2, r3
 8003752:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003756:	9302      	str	r3, [sp, #8]
 8003758:	2302      	movs	r3, #2
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	f107 030c 	add.w	r3, r7, #12
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	2301      	movs	r3, #1
 8003764:	4814      	ldr	r0, [pc, #80]	@ (80037b8 <mpu_read_mem+0xc8>)
 8003766:	f002 fd03 	bl	8006170 <HAL_I2C_Mem_Write>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <mpu_read_mem+0x86>
        return -1;
 8003770:	f04f 33ff 	mov.w	r3, #4294967295
 8003774:	e019      	b.n	80037aa <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003776:	4b0f      	ldr	r3, [pc, #60]	@ (80037b4 <mpu_read_mem+0xc4>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	4619      	mov	r1, r3
 800377e:	4b0d      	ldr	r3, [pc, #52]	@ (80037b4 <mpu_read_mem+0xc4>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	7e1b      	ldrb	r3, [r3, #24]
 8003784:	461a      	mov	r2, r3
 8003786:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800378a:	9302      	str	r3, [sp, #8]
 800378c:	88bb      	ldrh	r3, [r7, #4]
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	2301      	movs	r3, #1
 8003796:	4808      	ldr	r0, [pc, #32]	@ (80037b8 <mpu_read_mem+0xc8>)
 8003798:	f002 fde4 	bl	8006364 <HAL_I2C_Mem_Read>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <mpu_read_mem+0xb8>
        return -1;
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295
 80037a6:	e000      	b.n	80037aa <mpu_read_mem+0xba>
    return 0;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	2000000c 	.word	0x2000000c
 80037b8:	20000060 	.word	0x20000060

080037bc <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08e      	sub	sp, #56	@ 0x38
 80037c0:	af04      	add	r7, sp, #16
 80037c2:	60b9      	str	r1, [r7, #8]
 80037c4:	4611      	mov	r1, r2
 80037c6:	461a      	mov	r2, r3
 80037c8:	4603      	mov	r3, r0
 80037ca:	81fb      	strh	r3, [r7, #14]
 80037cc:	460b      	mov	r3, r1
 80037ce:	81bb      	strh	r3, [r7, #12]
 80037d0:	4613      	mov	r3, r2
 80037d2:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80037d4:	4b3b      	ldr	r3, [pc, #236]	@ (80038c4 <mpu_load_firmware+0x108>)
 80037d6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 80037de:	f04f 33ff 	mov.w	r3, #4294967295
 80037e2:	e06b      	b.n	80038bc <mpu_load_firmware+0x100>

    if (!firmware)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d102      	bne.n	80037f0 <mpu_load_firmware+0x34>
        return -1;
 80037ea:	f04f 33ff 	mov.w	r3, #4294967295
 80037ee:	e065      	b.n	80038bc <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80037f0:	2300      	movs	r3, #0
 80037f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80037f4:	e034      	b.n	8003860 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 80037f6:	89fa      	ldrh	r2, [r7, #14]
 80037f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	bfa8      	it	ge
 8003800:	2310      	movge	r3, #16
 8003802:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003804:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	441a      	add	r2, r3
 800380a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800380c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff ff08 	bl	8003624 <mpu_write_mem>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <mpu_load_firmware+0x64>
            return -1;
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	e04d      	b.n	80038bc <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 8003820:	f107 0214 	add.w	r2, r7, #20
 8003824:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003826:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff ff61 	bl	80036f0 <mpu_read_mem>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <mpu_load_firmware+0x7e>
            return -1;
 8003834:	f04f 33ff 	mov.w	r3, #4294967295
 8003838:	e040      	b.n	80038bc <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 800383a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	4413      	add	r3, r2
 8003840:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003842:	f107 0114 	add.w	r1, r7, #20
 8003846:	4618      	mov	r0, r3
 8003848:	f005 fa40 	bl	8008ccc <memcmp>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <mpu_load_firmware+0x9c>
            return -2;
 8003852:	f06f 0301 	mvn.w	r3, #1
 8003856:	e031      	b.n	80038bc <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 8003858:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800385a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800385c:	4413      	add	r3, r2
 800385e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003860:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003862:	89fb      	ldrh	r3, [r7, #14]
 8003864:	429a      	cmp	r2, r3
 8003866:	d3c6      	bcc.n	80037f6 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003868:	89bb      	ldrh	r3, [r7, #12]
 800386a:	0a1b      	lsrs	r3, r3, #8
 800386c:	b29b      	uxth	r3, r3
 800386e:	b2db      	uxtb	r3, r3
 8003870:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8003872:	89bb      	ldrh	r3, [r7, #12]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003878:	4b12      	ldr	r3, [pc, #72]	@ (80038c4 <mpu_load_firmware+0x108>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	4619      	mov	r1, r3
 8003880:	4b10      	ldr	r3, [pc, #64]	@ (80038c4 <mpu_load_firmware+0x108>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	7f5b      	ldrb	r3, [r3, #29]
 8003886:	461a      	mov	r2, r3
 8003888:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800388c:	9302      	str	r3, [sp, #8]
 800388e:	2302      	movs	r3, #2
 8003890:	9301      	str	r3, [sp, #4]
 8003892:	f107 0310 	add.w	r3, r7, #16
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	2301      	movs	r3, #1
 800389a:	480b      	ldr	r0, [pc, #44]	@ (80038c8 <mpu_load_firmware+0x10c>)
 800389c:	f002 fc68 	bl	8006170 <HAL_I2C_Mem_Write>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <mpu_load_firmware+0xf0>
        return -1;
 80038a6:	f04f 33ff 	mov.w	r3, #4294967295
 80038aa:	e007      	b.n	80038bc <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 80038ac:	4b05      	ldr	r3, [pc, #20]	@ (80038c4 <mpu_load_firmware+0x108>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 80038b4:	4a03      	ldr	r2, [pc, #12]	@ (80038c4 <mpu_load_firmware+0x108>)
 80038b6:	88fb      	ldrh	r3, [r7, #6]
 80038b8:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3728      	adds	r7, #40	@ 0x28
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	2000000c 	.word	0x2000000c
 80038c8:	20000060 	.word	0x20000060

080038cc <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af04      	add	r7, sp, #16
 80038d2:	4603      	mov	r3, r0
 80038d4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80038d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 80038d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038dc:	79fa      	ldrb	r2, [r7, #7]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d101      	bne.n	80038e6 <mpu_set_dmp_state+0x1a>
        return 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	e050      	b.n	8003988 <mpu_set_dmp_state+0xbc>

    if (enable) {
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d02f      	beq.n	800394c <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 80038ec:	4b28      	ldr	r3, [pc, #160]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 80038ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d102      	bne.n	80038fc <mpu_set_dmp_state+0x30>
            return -1;
 80038f6:	f04f 33ff 	mov.w	r3, #4294967295
 80038fa:	e045      	b.n	8003988 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f7fd ff19 	bl	8001734 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8003902:	2000      	movs	r0, #0
 8003904:	f7fe fe84 	bl	8002610 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003908:	4b21      	ldr	r3, [pc, #132]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 800390a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800390c:	4618      	mov	r0, r3
 800390e:	f7fe fc9b 	bl	8002248 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8003912:	2300      	movs	r3, #0
 8003914:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003916:	4b1e      	ldr	r3, [pc, #120]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	4619      	mov	r1, r3
 800391e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003922:	9302      	str	r3, [sp, #8]
 8003924:	2301      	movs	r3, #1
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	f107 030f 	add.w	r3, r7, #15
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	2301      	movs	r3, #1
 8003930:	2223      	movs	r2, #35	@ 0x23
 8003932:	4818      	ldr	r0, [pc, #96]	@ (8003994 <mpu_set_dmp_state+0xc8>)
 8003934:	f002 fc1c 	bl	8006170 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8003938:	4b15      	ldr	r3, [pc, #84]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8003940:	2001      	movs	r0, #1
 8003942:	f7fd fef7 	bl	8001734 <set_int_enable>
        mpu_reset_fifo();
 8003946:	f7fe f921 	bl	8001b8c <mpu_reset_fifo>
 800394a:	e01c      	b.n	8003986 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 800394c:	2000      	movs	r0, #0
 800394e:	f7fd fef1 	bl	8001734 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8003952:	4b0f      	ldr	r3, [pc, #60]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 8003954:	7c1b      	ldrb	r3, [r3, #16]
 8003956:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003958:	4b0d      	ldr	r3, [pc, #52]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	4619      	mov	r1, r3
 8003960:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003964:	9302      	str	r3, [sp, #8]
 8003966:	2301      	movs	r3, #1
 8003968:	9301      	str	r3, [sp, #4]
 800396a:	f107 030f 	add.w	r3, r7, #15
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	2301      	movs	r3, #1
 8003972:	2223      	movs	r2, #35	@ 0x23
 8003974:	4807      	ldr	r0, [pc, #28]	@ (8003994 <mpu_set_dmp_state+0xc8>)
 8003976:	f002 fbfb 	bl	8006170 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 800397a:	4b05      	ldr	r3, [pc, #20]	@ (8003990 <mpu_set_dmp_state+0xc4>)
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8003982:	f7fe f903 	bl	8001b8c <mpu_reset_fifo>
    }
    return 0;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	2000000c 	.word	0x2000000c
 8003994:	20000060 	.word	0x20000060

08003998 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800399c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039a0:	23c8      	movs	r3, #200	@ 0xc8
 80039a2:	4904      	ldr	r1, [pc, #16]	@ (80039b4 <dmp_load_motion_driver_firmware+0x1c>)
 80039a4:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 80039a8:	f7ff ff08 	bl	80037bc <mpu_load_firmware>
 80039ac:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	08008e18 	.word	0x08008e18

080039b8 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b088      	sub	sp, #32
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80039c2:	4a6e      	ldr	r2, [pc, #440]	@ (8003b7c <dmp_set_orientation+0x1c4>)
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	6812      	ldr	r2, [r2, #0]
 80039ca:	4611      	mov	r1, r2
 80039cc:	8019      	strh	r1, [r3, #0]
 80039ce:	3302      	adds	r3, #2
 80039d0:	0c12      	lsrs	r2, r2, #16
 80039d2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80039d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003b80 <dmp_set_orientation+0x1c8>)
 80039d6:	f107 0310 	add.w	r3, r7, #16
 80039da:	6812      	ldr	r2, [r2, #0]
 80039dc:	4611      	mov	r1, r2
 80039de:	8019      	strh	r1, [r3, #0]
 80039e0:	3302      	adds	r3, #2
 80039e2:	0c12      	lsrs	r2, r2, #16
 80039e4:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 80039e6:	4a67      	ldr	r2, [pc, #412]	@ (8003b84 <dmp_set_orientation+0x1cc>)
 80039e8:	f107 030c 	add.w	r3, r7, #12
 80039ec:	6812      	ldr	r2, [r2, #0]
 80039ee:	4611      	mov	r1, r2
 80039f0:	8019      	strh	r1, [r3, #0]
 80039f2:	3302      	adds	r3, #2
 80039f4:	0c12      	lsrs	r2, r2, #16
 80039f6:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80039f8:	4a63      	ldr	r2, [pc, #396]	@ (8003b88 <dmp_set_orientation+0x1d0>)
 80039fa:	f107 0308 	add.w	r3, r7, #8
 80039fe:	6812      	ldr	r2, [r2, #0]
 8003a00:	4611      	mov	r1, r2
 8003a02:	8019      	strh	r1, [r3, #0]
 8003a04:	3302      	adds	r3, #2
 8003a06:	0c12      	lsrs	r2, r2, #16
 8003a08:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8003a0a:	88fb      	ldrh	r3, [r7, #6]
 8003a0c:	f003 0303 	and.w	r3, r3, #3
 8003a10:	3320      	adds	r3, #32
 8003a12:	443b      	add	r3, r7
 8003a14:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003a18:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8003a1a:	88fb      	ldrh	r3, [r7, #6]
 8003a1c:	08db      	lsrs	r3, r3, #3
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	f003 0303 	and.w	r3, r3, #3
 8003a24:	3320      	adds	r3, #32
 8003a26:	443b      	add	r3, r7
 8003a28:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003a2c:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8003a2e:	88fb      	ldrh	r3, [r7, #6]
 8003a30:	099b      	lsrs	r3, r3, #6
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	3320      	adds	r3, #32
 8003a3a:	443b      	add	r3, r7
 8003a3c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003a40:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8003a42:	88fb      	ldrh	r3, [r7, #6]
 8003a44:	f003 0303 	and.w	r3, r3, #3
 8003a48:	3320      	adds	r3, #32
 8003a4a:	443b      	add	r3, r7
 8003a4c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003a50:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8003a52:	88fb      	ldrh	r3, [r7, #6]
 8003a54:	08db      	lsrs	r3, r3, #3
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	3320      	adds	r3, #32
 8003a5e:	443b      	add	r3, r7
 8003a60:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003a64:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003a66:	88fb      	ldrh	r3, [r7, #6]
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	f003 0303 	and.w	r3, r3, #3
 8003a70:	3320      	adds	r3, #32
 8003a72:	443b      	add	r3, r7
 8003a74:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003a78:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003a7a:	f107 031c 	add.w	r3, r7, #28
 8003a7e:	461a      	mov	r2, r3
 8003a80:	2103      	movs	r1, #3
 8003a82:	f240 4026 	movw	r0, #1062	@ 0x426
 8003a86:	f7ff fdcd 	bl	8003624 <mpu_write_mem>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <dmp_set_orientation+0xde>
        return -1;
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295
 8003a94:	e06e      	b.n	8003b74 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003a96:	f107 0318 	add.w	r3, r7, #24
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	2103      	movs	r1, #3
 8003a9e:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003aa2:	f7ff fdbf 	bl	8003624 <mpu_write_mem>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d002      	beq.n	8003ab2 <dmp_set_orientation+0xfa>
        return -1;
 8003aac:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab0:	e060      	b.n	8003b74 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003ab2:	f107 031c 	add.w	r3, r7, #28
 8003ab6:	f107 020c 	add.w	r2, r7, #12
 8003aba:	6812      	ldr	r2, [r2, #0]
 8003abc:	4611      	mov	r1, r2
 8003abe:	8019      	strh	r1, [r3, #0]
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	0c12      	lsrs	r2, r2, #16
 8003ac4:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003ac6:	f107 0318 	add.w	r3, r7, #24
 8003aca:	f107 0208 	add.w	r2, r7, #8
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	4611      	mov	r1, r2
 8003ad2:	8019      	strh	r1, [r3, #0]
 8003ad4:	3302      	adds	r3, #2
 8003ad6:	0c12      	lsrs	r2, r2, #16
 8003ad8:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003ada:	88fb      	ldrh	r3, [r7, #6]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d009      	beq.n	8003af8 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003ae4:	7f3b      	ldrb	r3, [r7, #28]
 8003ae6:	f043 0301 	orr.w	r3, r3, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003aee:	7e3b      	ldrb	r3, [r7, #24]
 8003af0:	f043 0301 	orr.w	r3, r3, #1
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d009      	beq.n	8003b16 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003b02:	7f7b      	ldrb	r3, [r7, #29]
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003b0c:	7e7b      	ldrb	r3, [r7, #25]
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003b16:	88fb      	ldrh	r3, [r7, #6]
 8003b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d009      	beq.n	8003b34 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003b20:	7fbb      	ldrb	r3, [r7, #30]
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8003b2a:	7ebb      	ldrb	r3, [r7, #26]
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003b34:	f107 031c 	add.w	r3, r7, #28
 8003b38:	461a      	mov	r2, r3
 8003b3a:	2103      	movs	r1, #3
 8003b3c:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 8003b40:	f7ff fd70 	bl	8003624 <mpu_write_mem>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d002      	beq.n	8003b50 <dmp_set_orientation+0x198>
        return -1;
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4e:	e011      	b.n	8003b74 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8003b50:	f107 0318 	add.w	r3, r7, #24
 8003b54:	461a      	mov	r2, r3
 8003b56:	2103      	movs	r1, #3
 8003b58:	f240 4031 	movw	r0, #1073	@ 0x431
 8003b5c:	f7ff fd62 	bl	8003624 <mpu_write_mem>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <dmp_set_orientation+0x1b4>
        return -1;
 8003b66:	f04f 33ff 	mov.w	r3, #4294967295
 8003b6a:	e003      	b.n	8003b74 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8003b6c:	4a07      	ldr	r2, [pc, #28]	@ (8003b8c <dmp_set_orientation+0x1d4>)
 8003b6e:	88fb      	ldrh	r3, [r7, #6]
 8003b70:	8113      	strh	r3, [r2, #8]
    return 0;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3720      	adds	r7, #32
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	08008d78 	.word	0x08008d78
 8003b80:	08008d7c 	.word	0x08008d7c
 8003b84:	08008d80 	.word	0x08008d80
 8003b88:	08008d84 	.word	0x08008d84
 8003b8c:	200000b4 	.word	0x200000b4

08003b90 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b94:	b08c      	sub	sp, #48	@ 0x30
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003b9a:	4b80      	ldr	r3, [pc, #512]	@ (8003d9c <dmp_set_gyro_bias+0x20c>)
 8003b9c:	891b      	ldrh	r3, [r3, #8]
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	69fa      	ldr	r2, [r7, #28]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8003bac:	4b7b      	ldr	r3, [pc, #492]	@ (8003d9c <dmp_set_gyro_bias+0x20c>)
 8003bae:	891b      	ldrh	r3, [r3, #8]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	425b      	negs	r3, r3
 8003bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003bbe:	4b77      	ldr	r3, [pc, #476]	@ (8003d9c <dmp_set_gyro_bias+0x20c>)
 8003bc0:	891b      	ldrh	r3, [r3, #8]
 8003bc2:	08db      	lsrs	r3, r3, #3
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	69fa      	ldr	r2, [r7, #28]
 8003bce:	4413      	add	r3, r2
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003bd4:	4b71      	ldr	r3, [pc, #452]	@ (8003d9c <dmp_set_gyro_bias+0x20c>)
 8003bd6:	891b      	ldrh	r3, [r3, #8]
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be2:	425b      	negs	r3, r3
 8003be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003be6:	4b6d      	ldr	r3, [pc, #436]	@ (8003d9c <dmp_set_gyro_bias+0x20c>)
 8003be8:	891b      	ldrh	r3, [r3, #8]
 8003bea:	099b      	lsrs	r3, r3, #6
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	69fa      	ldr	r2, [r7, #28]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8003bfc:	4b67      	ldr	r3, [pc, #412]	@ (8003d9c <dmp_set_gyro_bias+0x20c>)
 8003bfe:	891b      	ldrh	r3, [r3, #8]
 8003c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	425b      	negs	r3, r3
 8003c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	17da      	asrs	r2, r3, #31
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	617a      	str	r2, [r7, #20]
 8003c16:	4b62      	ldr	r3, [pc, #392]	@ (8003da0 <dmp_set_gyro_bias+0x210>)
 8003c18:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c1c:	460a      	mov	r2, r1
 8003c1e:	fb03 f202 	mul.w	r2, r3, r2
 8003c22:	2300      	movs	r3, #0
 8003c24:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003c28:	4601      	mov	r1, r0
 8003c2a:	fb01 f303 	mul.w	r3, r1, r3
 8003c2e:	4413      	add	r3, r2
 8003c30:	4a5b      	ldr	r2, [pc, #364]	@ (8003da0 <dmp_set_gyro_bias+0x210>)
 8003c32:	6939      	ldr	r1, [r7, #16]
 8003c34:	fba1 ab02 	umull	sl, fp, r1, r2
 8003c38:	445b      	add	r3, fp
 8003c3a:	469b      	mov	fp, r3
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003c48:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003c4c:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003c50:	4613      	mov	r3, r2
 8003c52:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8003c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c56:	17da      	asrs	r2, r3, #31
 8003c58:	60bb      	str	r3, [r7, #8]
 8003c5a:	60fa      	str	r2, [r7, #12]
 8003c5c:	4b50      	ldr	r3, [pc, #320]	@ (8003da0 <dmp_set_gyro_bias+0x210>)
 8003c5e:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c62:	465a      	mov	r2, fp
 8003c64:	fb03 f202 	mul.w	r2, r3, r2
 8003c68:	2300      	movs	r3, #0
 8003c6a:	4651      	mov	r1, sl
 8003c6c:	fb01 f303 	mul.w	r3, r1, r3
 8003c70:	4413      	add	r3, r2
 8003c72:	4a4b      	ldr	r2, [pc, #300]	@ (8003da0 <dmp_set_gyro_bias+0x210>)
 8003c74:	4651      	mov	r1, sl
 8003c76:	fba1 8902 	umull	r8, r9, r1, r2
 8003c7a:	444b      	add	r3, r9
 8003c7c:	4699      	mov	r9, r3
 8003c7e:	f04f 0200 	mov.w	r2, #0
 8003c82:	f04f 0300 	mov.w	r3, #0
 8003c86:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003c8a:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003c8e:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003c92:	4613      	mov	r3, r2
 8003c94:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c98:	17da      	asrs	r2, r3, #31
 8003c9a:	603b      	str	r3, [r7, #0]
 8003c9c:	607a      	str	r2, [r7, #4]
 8003c9e:	4b40      	ldr	r3, [pc, #256]	@ (8003da0 <dmp_set_gyro_bias+0x210>)
 8003ca0:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003ca4:	464a      	mov	r2, r9
 8003ca6:	fb03 f202 	mul.w	r2, r3, r2
 8003caa:	2300      	movs	r3, #0
 8003cac:	4641      	mov	r1, r8
 8003cae:	fb01 f303 	mul.w	r3, r1, r3
 8003cb2:	4413      	add	r3, r2
 8003cb4:	4a3a      	ldr	r2, [pc, #232]	@ (8003da0 <dmp_set_gyro_bias+0x210>)
 8003cb6:	4641      	mov	r1, r8
 8003cb8:	fba1 4502 	umull	r4, r5, r1, r2
 8003cbc:	442b      	add	r3, r5
 8003cbe:	461d      	mov	r5, r3
 8003cc0:	f04f 0200 	mov.w	r2, #0
 8003cc4:	f04f 0300 	mov.w	r3, #0
 8003cc8:	0fa2      	lsrs	r2, r4, #30
 8003cca:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003cce:	17ab      	asrs	r3, r5, #30
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd6:	161b      	asrs	r3, r3, #24
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	141b      	asrs	r3, r3, #16
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	121b      	asrs	r3, r3, #8
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003cfa:	f107 0320 	add.w	r3, r7, #32
 8003cfe:	461a      	mov	r2, r3
 8003d00:	2104      	movs	r1, #4
 8003d02:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003d06:	f7ff fc8d 	bl	8003624 <mpu_write_mem>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <dmp_set_gyro_bias+0x186>
        return -1;
 8003d10:	f04f 33ff 	mov.w	r3, #4294967295
 8003d14:	e03c      	b.n	8003d90 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d18:	161b      	asrs	r3, r3, #24
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d22:	141b      	asrs	r3, r3, #16
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2c:	121b      	asrs	r3, r3, #8
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003d3c:	f107 0320 	add.w	r3, r7, #32
 8003d40:	461a      	mov	r2, r3
 8003d42:	2104      	movs	r1, #4
 8003d44:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8003d48:	f7ff fc6c 	bl	8003624 <mpu_write_mem>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8003d52:	f04f 33ff 	mov.w	r3, #4294967295
 8003d56:	e01b      	b.n	8003d90 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8003d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5a:	161b      	asrs	r3, r3, #24
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d64:	141b      	asrs	r3, r3, #16
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8003d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d6e:	121b      	asrs	r3, r3, #8
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8003d7e:	f107 0320 	add.w	r3, r7, #32
 8003d82:	461a      	mov	r2, r3
 8003d84:	2104      	movs	r1, #4
 8003d86:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8003d8a:	f7ff fc4b 	bl	8003624 <mpu_write_mem>
 8003d8e:	4603      	mov	r3, r0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3730      	adds	r7, #48	@ 0x30
 8003d94:	46bd      	mov	sp, r7
 8003d96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d9a:	bf00      	nop
 8003d9c:	200000b4 	.word	0x200000b4
 8003da0:	02cae309 	.word	0x02cae309

08003da4 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003da8:	b094      	sub	sp, #80	@ 0x50
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8003dae:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe faf2 	bl	800239c <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003db8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	617a      	str	r2, [r7, #20]
 8003dc2:	f04f 0200 	mov.w	r2, #0
 8003dc6:	f04f 0300 	mov.w	r3, #0
 8003dca:	6979      	ldr	r1, [r7, #20]
 8003dcc:	03cb      	lsls	r3, r1, #15
 8003dce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003dd2:	4684      	mov	ip, r0
 8003dd4:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8003dd8:	4601      	mov	r1, r0
 8003dda:	03ca      	lsls	r2, r1, #15
 8003ddc:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 8003de0:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 8003de2:	4b72      	ldr	r3, [pc, #456]	@ (8003fac <dmp_set_accel_bias+0x208>)
 8003de4:	891b      	ldrh	r3, [r3, #8]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dee:	4413      	add	r3, r2
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8003df4:	4b6d      	ldr	r3, [pc, #436]	@ (8003fac <dmp_set_accel_bias+0x208>)
 8003df6:	891b      	ldrh	r3, [r3, #8]
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 8003e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e02:	425b      	negs	r3, r3
 8003e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003e06:	4b69      	ldr	r3, [pc, #420]	@ (8003fac <dmp_set_accel_bias+0x208>)
 8003e08:	891b      	ldrh	r3, [r3, #8]
 8003e0a:	08db      	lsrs	r3, r3, #3
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	f003 0303 	and.w	r3, r3, #3
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e16:	4413      	add	r3, r2
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8003e1c:	4b63      	ldr	r3, [pc, #396]	@ (8003fac <dmp_set_accel_bias+0x208>)
 8003e1e:	891b      	ldrh	r3, [r3, #8]
 8003e20:	f003 0320 	and.w	r3, r3, #32
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 8003e28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e2a:	425b      	negs	r3, r3
 8003e2c:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003e2e:	4b5f      	ldr	r3, [pc, #380]	@ (8003fac <dmp_set_accel_bias+0x208>)
 8003e30:	891b      	ldrh	r3, [r3, #8]
 8003e32:	099b      	lsrs	r3, r3, #6
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3e:	4413      	add	r3, r2
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8003e44:	4b59      	ldr	r3, [pc, #356]	@ (8003fac <dmp_set_accel_bias+0x208>)
 8003e46:	891b      	ldrh	r3, [r3, #8]
 8003e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 8003e50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e52:	425b      	negs	r3, r3
 8003e54:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8003e56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e58:	17da      	asrs	r2, r3, #31
 8003e5a:	61bb      	str	r3, [r7, #24]
 8003e5c:	61fa      	str	r2, [r7, #28]
 8003e5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e60:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003e64:	460a      	mov	r2, r1
 8003e66:	fb02 f203 	mul.w	r2, r2, r3
 8003e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e6c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003e70:	4601      	mov	r1, r0
 8003e72:	fb01 f303 	mul.w	r3, r1, r3
 8003e76:	4413      	add	r3, r2
 8003e78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e7a:	69b9      	ldr	r1, [r7, #24]
 8003e7c:	fba2 ab01 	umull	sl, fp, r2, r1
 8003e80:	445b      	add	r3, fp
 8003e82:	469b      	mov	fp, r3
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003e90:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003e94:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003e98:	4613      	mov	r3, r2
 8003e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8003e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e9e:	17da      	asrs	r2, r3, #31
 8003ea0:	60bb      	str	r3, [r7, #8]
 8003ea2:	60fa      	str	r2, [r7, #12]
 8003ea4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ea6:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003eaa:	465a      	mov	r2, fp
 8003eac:	fb02 f203 	mul.w	r2, r2, r3
 8003eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eb2:	4651      	mov	r1, sl
 8003eb4:	fb01 f303 	mul.w	r3, r1, r3
 8003eb8:	4413      	add	r3, r2
 8003eba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ebc:	4651      	mov	r1, sl
 8003ebe:	fba2 8901 	umull	r8, r9, r2, r1
 8003ec2:	444b      	add	r3, r9
 8003ec4:	4699      	mov	r9, r3
 8003ec6:	f04f 0200 	mov.w	r2, #0
 8003eca:	f04f 0300 	mov.w	r3, #0
 8003ece:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003ed2:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003ed6:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003eda:	4613      	mov	r3, r2
 8003edc:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003ede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ee0:	17da      	asrs	r2, r3, #31
 8003ee2:	603b      	str	r3, [r7, #0]
 8003ee4:	607a      	str	r2, [r7, #4]
 8003ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ee8:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003eec:	464a      	mov	r2, r9
 8003eee:	fb02 f203 	mul.w	r2, r2, r3
 8003ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ef4:	4641      	mov	r1, r8
 8003ef6:	fb01 f303 	mul.w	r3, r1, r3
 8003efa:	4413      	add	r3, r2
 8003efc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003efe:	4641      	mov	r1, r8
 8003f00:	fba2 4501 	umull	r4, r5, r2, r1
 8003f04:	442b      	add	r3, r5
 8003f06:	461d      	mov	r5, r3
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	0fa2      	lsrs	r2, r4, #30
 8003f12:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003f16:	17ab      	asrs	r3, r5, #30
 8003f18:	4613      	mov	r3, r2
 8003f1a:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8003f1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f1e:	161b      	asrs	r3, r3, #24
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8003f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f28:	141b      	asrs	r3, r3, #16
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8003f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f32:	121b      	asrs	r3, r3, #8
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8003f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8003f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f44:	161b      	asrs	r3, r3, #24
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8003f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f4e:	141b      	asrs	r3, r3, #16
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8003f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f58:	121b      	asrs	r3, r3, #8
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8003f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8003f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f6a:	161b      	asrs	r3, r3, #24
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8003f72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f74:	141b      	asrs	r3, r3, #16
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8003f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f7e:	121b      	asrs	r3, r3, #8
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8003f86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8003f8e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003f92:	461a      	mov	r2, r3
 8003f94:	210c      	movs	r1, #12
 8003f96:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8003f9a:	f7ff fb43 	bl	8003624 <mpu_write_mem>
 8003f9e:	4603      	mov	r3, r0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3750      	adds	r7, #80	@ 0x50
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003faa:	bf00      	nop
 8003fac:	200000b4 	.word	0x200000b4

08003fb0 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003fba:	4a1f      	ldr	r2, [pc, #124]	@ (8004038 <dmp_set_fifo_rate+0x88>)
 8003fbc:	f107 0310 	add.w	r3, r7, #16
 8003fc0:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	2bc8      	cmp	r3, #200	@ 0xc8
 8003fca:	d902      	bls.n	8003fd2 <dmp_set_fifo_rate+0x22>
        return -1;
 8003fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd0:	e02e      	b.n	8004030 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	22c8      	movs	r2, #200	@ 0xc8
 8003fd6:	fb92 f3f3 	sdiv	r3, r2, r3
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003fe0:	8bfb      	ldrh	r3, [r7, #30]
 8003fe2:	0a1b      	lsrs	r3, r3, #8
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003fea:	8bfb      	ldrh	r3, [r7, #30]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003ff0:	f107 0308 	add.w	r3, r7, #8
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	2102      	movs	r1, #2
 8003ff8:	f240 2016 	movw	r0, #534	@ 0x216
 8003ffc:	f7ff fb12 	bl	8003624 <mpu_write_mem>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <dmp_set_fifo_rate+0x5c>
        return -1;
 8004006:	f04f 33ff 	mov.w	r3, #4294967295
 800400a:	e011      	b.n	8004030 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 800400c:	f107 0310 	add.w	r3, r7, #16
 8004010:	461a      	mov	r2, r3
 8004012:	210c      	movs	r1, #12
 8004014:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8004018:	f7ff fb04 	bl	8003624 <mpu_write_mem>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <dmp_set_fifo_rate+0x78>
        return -1;
 8004022:	f04f 33ff 	mov.w	r3, #4294967295
 8004026:	e003      	b.n	8004030 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004028:	4a04      	ldr	r2, [pc, #16]	@ (800403c <dmp_set_fifo_rate+0x8c>)
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	8193      	strh	r3, [r2, #12]
    return 0;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3720      	adds	r7, #32
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	08008d88 	.word	0x08008d88
 800403c:	200000b4 	.word	0x200000b4

08004040 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b086      	sub	sp, #24
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	460a      	mov	r2, r1
 800404a:	71fb      	strb	r3, [r7, #7]
 800404c:	4613      	mov	r3, r2
 800404e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004050:	79fb      	ldrb	r3, [r7, #7]
 8004052:	f003 0307 	and.w	r3, r3, #7
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <dmp_set_tap_thresh+0x22>
 800405a:	88bb      	ldrh	r3, [r7, #4]
 800405c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004060:	d902      	bls.n	8004068 <dmp_set_tap_thresh+0x28>
        return -1;
 8004062:	f04f 33ff 	mov.w	r3, #4294967295
 8004066:	e107      	b.n	8004278 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004068:	88bb      	ldrh	r3, [r7, #4]
 800406a:	4618      	mov	r0, r3
 800406c:	f7fc f990 	bl	8000390 <__aeabi_ui2f>
 8004070:	4603      	mov	r3, r0
 8004072:	4983      	ldr	r1, [pc, #524]	@ (8004280 <dmp_set_tap_thresh+0x240>)
 8004074:	4618      	mov	r0, r3
 8004076:	f7fc fa97 	bl	80005a8 <__aeabi_fdiv>
 800407a:	4603      	mov	r3, r0
 800407c:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800407e:	f107 030b 	add.w	r3, r7, #11
 8004082:	4618      	mov	r0, r3
 8004084:	f7fd ff86 	bl	8001f94 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8004088:	7afb      	ldrb	r3, [r7, #11]
 800408a:	3b02      	subs	r3, #2
 800408c:	2b0e      	cmp	r3, #14
 800408e:	d879      	bhi.n	8004184 <dmp_set_tap_thresh+0x144>
 8004090:	a201      	add	r2, pc, #4	@ (adr r2, 8004098 <dmp_set_tap_thresh+0x58>)
 8004092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004096:	bf00      	nop
 8004098:	080040d5 	.word	0x080040d5
 800409c:	08004185 	.word	0x08004185
 80040a0:	08004101 	.word	0x08004101
 80040a4:	08004185 	.word	0x08004185
 80040a8:	08004185 	.word	0x08004185
 80040ac:	08004185 	.word	0x08004185
 80040b0:	0800412d 	.word	0x0800412d
 80040b4:	08004185 	.word	0x08004185
 80040b8:	08004185 	.word	0x08004185
 80040bc:	08004185 	.word	0x08004185
 80040c0:	08004185 	.word	0x08004185
 80040c4:	08004185 	.word	0x08004185
 80040c8:	08004185 	.word	0x08004185
 80040cc:	08004185 	.word	0x08004185
 80040d0:	08004159 	.word	0x08004159
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 80040d4:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80040d8:	6938      	ldr	r0, [r7, #16]
 80040da:	f7fc f9b1 	bl	8000440 <__aeabi_fmul>
 80040de:	4603      	mov	r3, r0
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7fc fb99 	bl	8000818 <__aeabi_f2uiz>
 80040e6:	4603      	mov	r3, r0
 80040e8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 80040ea:	4966      	ldr	r1, [pc, #408]	@ (8004284 <dmp_set_tap_thresh+0x244>)
 80040ec:	6938      	ldr	r0, [r7, #16]
 80040ee:	f7fc f9a7 	bl	8000440 <__aeabi_fmul>
 80040f2:	4603      	mov	r3, r0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fc fb8f 	bl	8000818 <__aeabi_f2uiz>
 80040fa:	4603      	mov	r3, r0
 80040fc:	82bb      	strh	r3, [r7, #20]
        break;
 80040fe:	e044      	b.n	800418a <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004100:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004104:	6938      	ldr	r0, [r7, #16]
 8004106:	f7fc f99b 	bl	8000440 <__aeabi_fmul>
 800410a:	4603      	mov	r3, r0
 800410c:	4618      	mov	r0, r3
 800410e:	f7fc fb83 	bl	8000818 <__aeabi_f2uiz>
 8004112:	4603      	mov	r3, r0
 8004114:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8004116:	495c      	ldr	r1, [pc, #368]	@ (8004288 <dmp_set_tap_thresh+0x248>)
 8004118:	6938      	ldr	r0, [r7, #16]
 800411a:	f7fc f991 	bl	8000440 <__aeabi_fmul>
 800411e:	4603      	mov	r3, r0
 8004120:	4618      	mov	r0, r3
 8004122:	f7fc fb79 	bl	8000818 <__aeabi_f2uiz>
 8004126:	4603      	mov	r3, r0
 8004128:	82bb      	strh	r3, [r7, #20]
        break;
 800412a:	e02e      	b.n	800418a <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 800412c:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8004130:	6938      	ldr	r0, [r7, #16]
 8004132:	f7fc f985 	bl	8000440 <__aeabi_fmul>
 8004136:	4603      	mov	r3, r0
 8004138:	4618      	mov	r0, r3
 800413a:	f7fc fb6d 	bl	8000818 <__aeabi_f2uiz>
 800413e:	4603      	mov	r3, r0
 8004140:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004142:	4952      	ldr	r1, [pc, #328]	@ (800428c <dmp_set_tap_thresh+0x24c>)
 8004144:	6938      	ldr	r0, [r7, #16]
 8004146:	f7fc f97b 	bl	8000440 <__aeabi_fmul>
 800414a:	4603      	mov	r3, r0
 800414c:	4618      	mov	r0, r3
 800414e:	f7fc fb63 	bl	8000818 <__aeabi_f2uiz>
 8004152:	4603      	mov	r3, r0
 8004154:	82bb      	strh	r3, [r7, #20]
        break;
 8004156:	e018      	b.n	800418a <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8004158:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 800415c:	6938      	ldr	r0, [r7, #16]
 800415e:	f7fc f96f 	bl	8000440 <__aeabi_fmul>
 8004162:	4603      	mov	r3, r0
 8004164:	4618      	mov	r0, r3
 8004166:	f7fc fb57 	bl	8000818 <__aeabi_f2uiz>
 800416a:	4603      	mov	r3, r0
 800416c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800416e:	4948      	ldr	r1, [pc, #288]	@ (8004290 <dmp_set_tap_thresh+0x250>)
 8004170:	6938      	ldr	r0, [r7, #16]
 8004172:	f7fc f965 	bl	8000440 <__aeabi_fmul>
 8004176:	4603      	mov	r3, r0
 8004178:	4618      	mov	r0, r3
 800417a:	f7fc fb4d 	bl	8000818 <__aeabi_f2uiz>
 800417e:	4603      	mov	r3, r0
 8004180:	82bb      	strh	r3, [r7, #20]
        break;
 8004182:	e002      	b.n	800418a <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004184:	f04f 33ff 	mov.w	r3, #4294967295
 8004188:	e076      	b.n	8004278 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800418a:	8afb      	ldrh	r3, [r7, #22]
 800418c:	0a1b      	lsrs	r3, r3, #8
 800418e:	b29b      	uxth	r3, r3
 8004190:	b2db      	uxtb	r3, r3
 8004192:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004194:	8afb      	ldrh	r3, [r7, #22]
 8004196:	b2db      	uxtb	r3, r3
 8004198:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800419a:	8abb      	ldrh	r3, [r7, #20]
 800419c:	0a1b      	lsrs	r3, r3, #8
 800419e:	b29b      	uxth	r3, r3
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 80041a4:	8abb      	ldrh	r3, [r7, #20]
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01c      	beq.n	80041ee <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 80041b4:	f107 030c 	add.w	r3, r7, #12
 80041b8:	461a      	mov	r2, r3
 80041ba:	2102      	movs	r1, #2
 80041bc:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 80041c0:	f7ff fa30 	bl	8003624 <mpu_write_mem>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <dmp_set_tap_thresh+0x190>
            return -1;
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	e053      	b.n	8004278 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 80041d0:	f107 030c 	add.w	r3, r7, #12
 80041d4:	3302      	adds	r3, #2
 80041d6:	461a      	mov	r2, r3
 80041d8:	2102      	movs	r1, #2
 80041da:	f44f 7092 	mov.w	r0, #292	@ 0x124
 80041de:	f7ff fa21 	bl	8003624 <mpu_write_mem>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <dmp_set_tap_thresh+0x1ae>
            return -1;
 80041e8:	f04f 33ff 	mov.w	r3, #4294967295
 80041ec:	e044      	b.n	8004278 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 80041ee:	79fb      	ldrb	r3, [r7, #7]
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d01c      	beq.n	8004232 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 80041f8:	f107 030c 	add.w	r3, r7, #12
 80041fc:	461a      	mov	r2, r3
 80041fe:	2102      	movs	r1, #2
 8004200:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004204:	f7ff fa0e 	bl	8003624 <mpu_write_mem>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <dmp_set_tap_thresh+0x1d4>
            return -1;
 800420e:	f04f 33ff 	mov.w	r3, #4294967295
 8004212:	e031      	b.n	8004278 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004214:	f107 030c 	add.w	r3, r7, #12
 8004218:	3302      	adds	r3, #2
 800421a:	461a      	mov	r2, r3
 800421c:	2102      	movs	r1, #2
 800421e:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8004222:	f7ff f9ff 	bl	8003624 <mpu_write_mem>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <dmp_set_tap_thresh+0x1f2>
            return -1;
 800422c:	f04f 33ff 	mov.w	r3, #4294967295
 8004230:	e022      	b.n	8004278 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b00      	cmp	r3, #0
 800423a:	d01c      	beq.n	8004276 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 800423c:	f107 030c 	add.w	r3, r7, #12
 8004240:	461a      	mov	r2, r3
 8004242:	2102      	movs	r1, #2
 8004244:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8004248:	f7ff f9ec 	bl	8003624 <mpu_write_mem>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <dmp_set_tap_thresh+0x218>
            return -1;
 8004252:	f04f 33ff 	mov.w	r3, #4294967295
 8004256:	e00f      	b.n	8004278 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004258:	f107 030c 	add.w	r3, r7, #12
 800425c:	3302      	adds	r3, #2
 800425e:	461a      	mov	r2, r3
 8004260:	2102      	movs	r1, #2
 8004262:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004266:	f7ff f9dd 	bl	8003624 <mpu_write_mem>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d002      	beq.n	8004276 <dmp_set_tap_thresh+0x236>
            return -1;
 8004270:	f04f 33ff 	mov.w	r3, #4294967295
 8004274:	e000      	b.n	8004278 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	43480000 	.word	0x43480000
 8004284:	46400000 	.word	0x46400000
 8004288:	45c00000 	.word	0x45c00000
 800428c:	45400000 	.word	0x45400000
 8004290:	44c00000 	.word	0x44c00000

08004294 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	4603      	mov	r3, r0
 800429c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800429e:	2300      	movs	r3, #0
 80042a0:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 80042a2:	79fb      	ldrb	r3, [r7, #7]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d004      	beq.n	80042b6 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 80042ac:	7bfb      	ldrb	r3, [r7, #15]
 80042ae:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d004      	beq.n	80042ca <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
 80042c2:	f043 030c 	orr.w	r3, r3, #12
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d004      	beq.n	80042de <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 80042d4:	7bfb      	ldrb	r3, [r7, #15]
 80042d6:	f043 0303 	orr.w	r3, r3, #3
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 80042de:	f107 030f 	add.w	r3, r7, #15
 80042e2:	461a      	mov	r2, r3
 80042e4:	2101      	movs	r1, #1
 80042e6:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 80042ea:	f7ff f99b 	bl	8003624 <mpu_write_mem>
 80042ee:	4603      	mov	r3, r0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004302:	79fb      	ldrb	r3, [r7, #7]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d102      	bne.n	800430e <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004308:	2301      	movs	r3, #1
 800430a:	71fb      	strb	r3, [r7, #7]
 800430c:	e004      	b.n	8004318 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 800430e:	79fb      	ldrb	r3, [r7, #7]
 8004310:	2b04      	cmp	r3, #4
 8004312:	d901      	bls.n	8004318 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004314:	2304      	movs	r3, #4
 8004316:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004318:	79fb      	ldrb	r3, [r7, #7]
 800431a:	3b01      	subs	r3, #1
 800431c:	b2db      	uxtb	r3, r3
 800431e:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004320:	f107 030f 	add.w	r3, r7, #15
 8004324:	461a      	mov	r2, r3
 8004326:	2101      	movs	r1, #1
 8004328:	f240 104f 	movw	r0, #335	@ 0x14f
 800432c:	f7ff f97a 	bl	8003624 <mpu_write_mem>
 8004330:	4603      	mov	r3, r0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
	...

0800433c <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004346:	88fb      	ldrh	r3, [r7, #6]
 8004348:	4a0c      	ldr	r2, [pc, #48]	@ (800437c <dmp_set_tap_time+0x40>)
 800434a:	fba2 2303 	umull	r2, r3, r2, r3
 800434e:	089b      	lsrs	r3, r3, #2
 8004350:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004352:	89fb      	ldrh	r3, [r7, #14]
 8004354:	0a1b      	lsrs	r3, r3, #8
 8004356:	b29b      	uxth	r3, r3
 8004358:	b2db      	uxtb	r3, r3
 800435a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800435c:	89fb      	ldrh	r3, [r7, #14]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004362:	f107 030c 	add.w	r3, r7, #12
 8004366:	461a      	mov	r2, r3
 8004368:	2102      	movs	r1, #2
 800436a:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 800436e:	f7ff f959 	bl	8003624 <mpu_write_mem>
 8004372:	4603      	mov	r3, r0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	cccccccd 	.word	0xcccccccd

08004380 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	4603      	mov	r3, r0
 8004388:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	4a0c      	ldr	r2, [pc, #48]	@ (80043c0 <dmp_set_tap_time_multi+0x40>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	089b      	lsrs	r3, r3, #2
 8004394:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004396:	89fb      	ldrh	r3, [r7, #14]
 8004398:	0a1b      	lsrs	r3, r3, #8
 800439a:	b29b      	uxth	r3, r3
 800439c:	b2db      	uxtb	r3, r3
 800439e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 80043a0:	89fb      	ldrh	r3, [r7, #14]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 80043a6:	f107 030c 	add.w	r3, r7, #12
 80043aa:	461a      	mov	r2, r3
 80043ac:	2102      	movs	r1, #2
 80043ae:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 80043b2:	f7ff f937 	bl	8003624 <mpu_write_mem>
 80043b6:	4603      	mov	r3, r0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	cccccccd 	.word	0xcccccccd

080043c4 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	460b      	mov	r3, r1
 80043ce:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a13      	ldr	r2, [pc, #76]	@ (8004420 <dmp_set_shake_reject_thresh+0x5c>)
 80043d4:	fb82 1203 	smull	r1, r2, r2, r3
 80043d8:	1192      	asrs	r2, r2, #6
 80043da:	17db      	asrs	r3, r3, #31
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	887a      	ldrh	r2, [r7, #2]
 80043e0:	fb02 f303 	mul.w	r3, r2, r3
 80043e4:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	161b      	asrs	r3, r3, #24
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	141b      	asrs	r3, r3, #16
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	121b      	asrs	r3, r3, #8
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	b2db      	uxtb	r3, r3
 8004402:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004404:	f107 0308 	add.w	r3, r7, #8
 8004408:	461a      	mov	r2, r3
 800440a:	2104      	movs	r1, #4
 800440c:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004410:	f7ff f908 	bl	8003624 <mpu_write_mem>
 8004414:	4603      	mov	r3, r0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	10624dd3 	.word	0x10624dd3

08004424 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800442e:	88fb      	ldrh	r3, [r7, #6]
 8004430:	4a0c      	ldr	r2, [pc, #48]	@ (8004464 <dmp_set_shake_reject_time+0x40>)
 8004432:	fba2 2303 	umull	r2, r3, r2, r3
 8004436:	089b      	lsrs	r3, r3, #2
 8004438:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	0a1b      	lsrs	r3, r3, #8
 800443e:	b29b      	uxth	r3, r3
 8004440:	b2db      	uxtb	r3, r3
 8004442:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004444:	88fb      	ldrh	r3, [r7, #6]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 800444a:	f107 030c 	add.w	r3, r7, #12
 800444e:	461a      	mov	r2, r3
 8004450:	2102      	movs	r1, #2
 8004452:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8004456:	f7ff f8e5 	bl	8003624 <mpu_write_mem>
 800445a:	4603      	mov	r3, r0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	cccccccd 	.word	0xcccccccd

08004468 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	4603      	mov	r3, r0
 8004470:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	4a0c      	ldr	r2, [pc, #48]	@ (80044a8 <dmp_set_shake_reject_timeout+0x40>)
 8004476:	fba2 2303 	umull	r2, r3, r2, r3
 800447a:	089b      	lsrs	r3, r3, #2
 800447c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800447e:	88fb      	ldrh	r3, [r7, #6]
 8004480:	0a1b      	lsrs	r3, r3, #8
 8004482:	b29b      	uxth	r3, r3
 8004484:	b2db      	uxtb	r3, r3
 8004486:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800448e:	f107 030c 	add.w	r3, r7, #12
 8004492:	461a      	mov	r2, r3
 8004494:	2102      	movs	r1, #2
 8004496:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 800449a:	f7ff f8c3 	bl	8003624 <mpu_write_mem>
 800449e:	4603      	mov	r3, r0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	cccccccd 	.word	0xcccccccd

080044ac <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	4603      	mov	r3, r0
 80044b4:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 80044b6:	2302      	movs	r3, #2
 80044b8:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80044ba:	23ca      	movs	r3, #202	@ 0xca
 80044bc:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80044be:	23e3      	movs	r3, #227	@ 0xe3
 80044c0:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80044c2:	2309      	movs	r3, #9
 80044c4:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80044c6:	f107 030c 	add.w	r3, r7, #12
 80044ca:	461a      	mov	r2, r3
 80044cc:	2104      	movs	r1, #4
 80044ce:	2068      	movs	r0, #104	@ 0x68
 80044d0:	f7ff f8a8 	bl	8003624 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80044d4:	23a3      	movs	r3, #163	@ 0xa3
 80044d6:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80044d8:	88fb      	ldrh	r3, [r7, #6]
 80044da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d006      	beq.n	80044f0 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80044e2:	23c0      	movs	r3, #192	@ 0xc0
 80044e4:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80044e6:	23c8      	movs	r3, #200	@ 0xc8
 80044e8:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80044ea:	23c2      	movs	r3, #194	@ 0xc2
 80044ec:	73fb      	strb	r3, [r7, #15]
 80044ee:	e005      	b.n	80044fc <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80044f0:	23a3      	movs	r3, #163	@ 0xa3
 80044f2:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80044f4:	23a3      	movs	r3, #163	@ 0xa3
 80044f6:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80044f8:	23a3      	movs	r3, #163	@ 0xa3
 80044fa:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004502:	2b00      	cmp	r3, #0
 8004504:	d006      	beq.n	8004514 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8004506:	23c4      	movs	r3, #196	@ 0xc4
 8004508:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800450a:	23cc      	movs	r3, #204	@ 0xcc
 800450c:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 800450e:	23c6      	movs	r3, #198	@ 0xc6
 8004510:	74bb      	strb	r3, [r7, #18]
 8004512:	e005      	b.n	8004520 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004514:	23a3      	movs	r3, #163	@ 0xa3
 8004516:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8004518:	23a3      	movs	r3, #163	@ 0xa3
 800451a:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 800451c:	23a3      	movs	r3, #163	@ 0xa3
 800451e:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004520:	23a3      	movs	r3, #163	@ 0xa3
 8004522:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8004524:	23a3      	movs	r3, #163	@ 0xa3
 8004526:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8004528:	23a3      	movs	r3, #163	@ 0xa3
 800452a:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 800452c:	f107 030c 	add.w	r3, r7, #12
 8004530:	461a      	mov	r2, r3
 8004532:	210a      	movs	r1, #10
 8004534:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8004538:	f7ff f874 	bl	8003624 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800453c:	88fb      	ldrh	r3, [r7, #6]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8004546:	2320      	movs	r3, #32
 8004548:	733b      	strb	r3, [r7, #12]
 800454a:	e001      	b.n	8004550 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 800454c:	23d8      	movs	r3, #216	@ 0xd8
 800454e:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004550:	f107 030c 	add.w	r3, r7, #12
 8004554:	461a      	mov	r2, r3
 8004556:	2101      	movs	r1, #1
 8004558:	f640 20b6 	movw	r0, #2742	@ 0xab6
 800455c:	f7ff f862 	bl	8003624 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004560:	88fb      	ldrh	r3, [r7, #6]
 8004562:	f003 0320 	and.w	r3, r3, #32
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800456a:	2001      	movs	r0, #1
 800456c:	f000 f8c6 	bl	80046fc <dmp_enable_gyro_cal>
 8004570:	e002      	b.n	8004578 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004572:	2000      	movs	r0, #0
 8004574:	f000 f8c2 	bl	80046fc <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800457e:	2b00      	cmp	r3, #0
 8004580:	d01d      	beq.n	80045be <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004582:	88fb      	ldrh	r3, [r7, #6]
 8004584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d008      	beq.n	800459e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800458c:	23b2      	movs	r3, #178	@ 0xb2
 800458e:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004590:	238b      	movs	r3, #139	@ 0x8b
 8004592:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004594:	23b6      	movs	r3, #182	@ 0xb6
 8004596:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004598:	239b      	movs	r3, #155	@ 0x9b
 800459a:	73fb      	strb	r3, [r7, #15]
 800459c:	e007      	b.n	80045ae <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800459e:	23b0      	movs	r3, #176	@ 0xb0
 80045a0:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 80045a2:	2380      	movs	r3, #128	@ 0x80
 80045a4:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 80045a6:	23b4      	movs	r3, #180	@ 0xb4
 80045a8:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 80045aa:	2390      	movs	r3, #144	@ 0x90
 80045ac:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 80045ae:	f107 030c 	add.w	r3, r7, #12
 80045b2:	461a      	mov	r2, r3
 80045b4:	2104      	movs	r1, #4
 80045b6:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80045ba:	f7ff f833 	bl	8003624 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80045be:	88fb      	ldrh	r3, [r7, #6]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d025      	beq.n	8004614 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80045c8:	23f8      	movs	r3, #248	@ 0xf8
 80045ca:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80045cc:	f107 030c 	add.w	r3, r7, #12
 80045d0:	461a      	mov	r2, r3
 80045d2:	2101      	movs	r1, #1
 80045d4:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80045d8:	f7ff f824 	bl	8003624 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80045dc:	21fa      	movs	r1, #250	@ 0xfa
 80045de:	2007      	movs	r0, #7
 80045e0:	f7ff fd2e 	bl	8004040 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80045e4:	2007      	movs	r0, #7
 80045e6:	f7ff fe55 	bl	8004294 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80045ea:	2001      	movs	r0, #1
 80045ec:	f7ff fe84 	bl	80042f8 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80045f0:	2064      	movs	r0, #100	@ 0x64
 80045f2:	f7ff fea3 	bl	800433c <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80045f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80045fa:	f7ff fec1 	bl	8004380 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80045fe:	21c8      	movs	r1, #200	@ 0xc8
 8004600:	483c      	ldr	r0, [pc, #240]	@ (80046f4 <dmp_enable_feature+0x248>)
 8004602:	f7ff fedf 	bl	80043c4 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004606:	2028      	movs	r0, #40	@ 0x28
 8004608:	f7ff ff0c 	bl	8004424 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800460c:	200a      	movs	r0, #10
 800460e:	f7ff ff2b 	bl	8004468 <dmp_set_shake_reject_timeout>
 8004612:	e009      	b.n	8004628 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004614:	23d8      	movs	r3, #216	@ 0xd8
 8004616:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004618:	f107 030c 	add.w	r3, r7, #12
 800461c:	461a      	mov	r2, r3
 800461e:	2101      	movs	r1, #1
 8004620:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004624:	f7fe fffe 	bl	8003624 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004628:	88fb      	ldrh	r3, [r7, #6]
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8004632:	23d9      	movs	r3, #217	@ 0xd9
 8004634:	733b      	strb	r3, [r7, #12]
 8004636:	e001      	b.n	800463c <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8004638:	23d8      	movs	r3, #216	@ 0xd8
 800463a:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800463c:	f107 030c 	add.w	r3, r7, #12
 8004640:	461a      	mov	r2, r3
 8004642:	2101      	movs	r1, #1
 8004644:	f240 703d 	movw	r0, #1853	@ 0x73d
 8004648:	f7fe ffec 	bl	8003624 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 800464c:	88fb      	ldrh	r3, [r7, #6]
 800464e:	f003 0304 	and.w	r3, r3, #4
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004656:	2001      	movs	r0, #1
 8004658:	f000 f880 	bl	800475c <dmp_enable_lp_quat>
 800465c:	e002      	b.n	8004664 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800465e:	2000      	movs	r0, #0
 8004660:	f000 f87c 	bl	800475c <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004664:	88fb      	ldrh	r3, [r7, #6]
 8004666:	f003 0310 	and.w	r3, r3, #16
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800466e:	2001      	movs	r0, #1
 8004670:	f000 f89b 	bl	80047aa <dmp_enable_6x_lp_quat>
 8004674:	e002      	b.n	800467c <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004676:	2000      	movs	r0, #0
 8004678:	f000 f897 	bl	80047aa <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800467c:	88fb      	ldrh	r3, [r7, #6]
 800467e:	f043 0308 	orr.w	r3, r3, #8
 8004682:	b29a      	uxth	r2, r3
 8004684:	4b1c      	ldr	r3, [pc, #112]	@ (80046f8 <dmp_enable_feature+0x24c>)
 8004686:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004688:	f7fd fa80 	bl	8001b8c <mpu_reset_fifo>

    dmp.packet_length = 0;
 800468c:	4b1a      	ldr	r3, [pc, #104]	@ (80046f8 <dmp_enable_feature+0x24c>)
 800468e:	2200      	movs	r2, #0
 8004690:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004692:	88fb      	ldrh	r3, [r7, #6]
 8004694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800469c:	4b16      	ldr	r3, [pc, #88]	@ (80046f8 <dmp_enable_feature+0x24c>)
 800469e:	7b9b      	ldrb	r3, [r3, #14]
 80046a0:	3306      	adds	r3, #6
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	4b14      	ldr	r3, [pc, #80]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046a6:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 80046a8:	88fb      	ldrh	r3, [r7, #6]
 80046aa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d005      	beq.n	80046be <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 80046b2:	4b11      	ldr	r3, [pc, #68]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046b4:	7b9b      	ldrb	r3, [r3, #14]
 80046b6:	3306      	adds	r3, #6
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	4b0f      	ldr	r3, [pc, #60]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046bc:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80046be:	88fb      	ldrh	r3, [r7, #6]
 80046c0:	f003 0314 	and.w	r3, r3, #20
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80046c8:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046ca:	7b9b      	ldrb	r3, [r3, #14]
 80046cc:	3310      	adds	r3, #16
 80046ce:	b2da      	uxtb	r2, r3
 80046d0:	4b09      	ldr	r3, [pc, #36]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046d2:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80046d4:	88fb      	ldrh	r3, [r7, #6]
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80046de:	4b06      	ldr	r3, [pc, #24]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046e0:	7b9b      	ldrb	r3, [r3, #14]
 80046e2:	3304      	adds	r3, #4
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	4b04      	ldr	r3, [pc, #16]	@ (80046f8 <dmp_enable_feature+0x24c>)
 80046e8:	739a      	strb	r2, [r3, #14]

    return 0;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3718      	adds	r7, #24
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	02cae309 	.word	0x02cae309
 80046f8:	200000b4 	.word	0x200000b4

080046fc <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	4603      	mov	r3, r0
 8004704:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004706:	79fb      	ldrb	r3, [r7, #7]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00f      	beq.n	800472c <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800470c:	4a11      	ldr	r2, [pc, #68]	@ (8004754 <dmp_enable_gyro_cal+0x58>)
 800470e:	f107 0314 	add.w	r3, r7, #20
 8004712:	ca07      	ldmia	r2, {r0, r1, r2}
 8004714:	c303      	stmia	r3!, {r0, r1}
 8004716:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004718:	f107 0314 	add.w	r3, r7, #20
 800471c:	461a      	mov	r2, r3
 800471e:	2109      	movs	r1, #9
 8004720:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004724:	f7fe ff7e 	bl	8003624 <mpu_write_mem>
 8004728:	4603      	mov	r3, r0
 800472a:	e00e      	b.n	800474a <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800472c:	4a0a      	ldr	r2, [pc, #40]	@ (8004758 <dmp_enable_gyro_cal+0x5c>)
 800472e:	f107 0308 	add.w	r3, r7, #8
 8004732:	ca07      	ldmia	r2, {r0, r1, r2}
 8004734:	c303      	stmia	r3!, {r0, r1}
 8004736:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004738:	f107 0308 	add.w	r3, r7, #8
 800473c:	461a      	mov	r2, r3
 800473e:	2109      	movs	r1, #9
 8004740:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004744:	f7fe ff6e 	bl	8003624 <mpu_write_mem>
 8004748:	4603      	mov	r3, r0
    }
}
 800474a:	4618      	mov	r0, r3
 800474c:	3720      	adds	r7, #32
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	08008d94 	.word	0x08008d94
 8004758:	08008da0 	.word	0x08008da0

0800475c <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	4603      	mov	r3, r0
 8004764:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d008      	beq.n	800477e <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800476c:	23c0      	movs	r3, #192	@ 0xc0
 800476e:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004770:	23c2      	movs	r3, #194	@ 0xc2
 8004772:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004774:	23c4      	movs	r3, #196	@ 0xc4
 8004776:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004778:	23c6      	movs	r3, #198	@ 0xc6
 800477a:	73fb      	strb	r3, [r7, #15]
 800477c:	e006      	b.n	800478c <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800477e:	f107 030c 	add.w	r3, r7, #12
 8004782:	2204      	movs	r2, #4
 8004784:	218b      	movs	r1, #139	@ 0x8b
 8004786:	4618      	mov	r0, r3
 8004788:	f004 fab0 	bl	8008cec <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800478c:	f107 030c 	add.w	r3, r7, #12
 8004790:	461a      	mov	r2, r3
 8004792:	2104      	movs	r1, #4
 8004794:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004798:	f7fe ff44 	bl	8003624 <mpu_write_mem>

    return mpu_reset_fifo();
 800479c:	f7fd f9f6 	bl	8001b8c <mpu_reset_fifo>
 80047a0:	4603      	mov	r3, r0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b084      	sub	sp, #16
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	4603      	mov	r3, r0
 80047b2:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80047b4:	79fb      	ldrb	r3, [r7, #7]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d008      	beq.n	80047cc <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80047ba:	2320      	movs	r3, #32
 80047bc:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80047be:	2328      	movs	r3, #40	@ 0x28
 80047c0:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80047c2:	2330      	movs	r3, #48	@ 0x30
 80047c4:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80047c6:	2338      	movs	r3, #56	@ 0x38
 80047c8:	73fb      	strb	r3, [r7, #15]
 80047ca:	e006      	b.n	80047da <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80047cc:	f107 030c 	add.w	r3, r7, #12
 80047d0:	2204      	movs	r2, #4
 80047d2:	21a3      	movs	r1, #163	@ 0xa3
 80047d4:	4618      	mov	r0, r3
 80047d6:	f004 fa89 	bl	8008cec <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80047da:	f107 030c 	add.w	r3, r7, #12
 80047de:	461a      	mov	r2, r3
 80047e0:	2104      	movs	r1, #4
 80047e2:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80047e6:	f7fe ff1d 	bl	8003624 <mpu_write_mem>

    return mpu_reset_fifo();
 80047ea:	f7fd f9cf 	bl	8001b8c <mpu_reset_fifo>
 80047ee:	4603      	mov	r3, r0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80047fe:	f000 fec1 	bl	8005584 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004802:	f7fc fdd3 	bl	80013ac <MX_GPIO_Init>
  MX_TIM4_Init();
 8004806:	f000 fa33 	bl	8004c70 <MX_TIM4_Init>
  MX_TIM2_Init();
 800480a:	f000 f9e5 	bl	8004bd8 <MX_TIM2_Init>
  MX_TIM5_Init();
 800480e:	f000 fac9 	bl	8004da4 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8004812:	f000 fbf3 	bl	8004ffc <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8004816:	f7fc fe6d 	bl	80014f4 <MX_I2C2_Init>
  MX_TIM1_Init();
 800481a:	f000 f98b 	bl	8004b34 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800481e:	2100      	movs	r1, #0
 8004820:	480b      	ldr	r0, [pc, #44]	@ (8004850 <main+0x58>)
 8004822:	f002 fd1f 	bl	8007264 <HAL_TIM_PWM_Start>
  motorInit();
 8004826:	f000 fc8b 	bl	8005140 <motorInit>
  motorBreak();
 800482a:	f000 fc9f 	bl	800516c <motorBreak>
  int ret = 0;
 800482e:	2300      	movs	r3, #0
 8004830:	607b      	str	r3, [r7, #4]
  do{
	  ret = MPU6050_DMP_init();
 8004832:	f7fc fa91 	bl	8000d58 <MPU6050_DMP_init>
 8004836:	6078      	str	r0, [r7, #4]
  } while(ret);	//初始化mpu 直到初始化完�???
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1f9      	bne.n	8004832 <main+0x3a>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // Start interrupt receive
 800483e:	2201      	movs	r2, #1
 8004840:	4904      	ldr	r1, [pc, #16]	@ (8004854 <main+0x5c>)
 8004842:	4805      	ldr	r0, [pc, #20]	@ (8004858 <main+0x60>)
 8004844:	f003 fcb3 	bl	80081ae <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  MPU6050_DMP_Get_Date(&pitch, &roll, &yaw);

	  SearchRun();
 8004848:	f7fc fec2 	bl	80015d0 <SearchRun>
 800484c:	e7fc      	b.n	8004848 <main+0x50>
 800484e:	bf00      	nop
 8004850:	200001ec 	.word	0x200001ec
 8004854:	200000c4 	.word	0x200000c4
 8004858:	20000234 	.word	0x20000234

0800485c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004860:	b672      	cpsid	i
}
 8004862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004864:	bf00      	nop
 8004866:	e7fd      	b.n	8004864 <Error_Handler+0x8>

08004868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800486e:	4b16      	ldr	r3, [pc, #88]	@ (80048c8 <HAL_MspInit+0x60>)
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	4a15      	ldr	r2, [pc, #84]	@ (80048c8 <HAL_MspInit+0x60>)
 8004874:	f043 0301 	orr.w	r3, r3, #1
 8004878:	6193      	str	r3, [r2, #24]
 800487a:	4b13      	ldr	r3, [pc, #76]	@ (80048c8 <HAL_MspInit+0x60>)
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	60bb      	str	r3, [r7, #8]
 8004884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004886:	4b10      	ldr	r3, [pc, #64]	@ (80048c8 <HAL_MspInit+0x60>)
 8004888:	69db      	ldr	r3, [r3, #28]
 800488a:	4a0f      	ldr	r2, [pc, #60]	@ (80048c8 <HAL_MspInit+0x60>)
 800488c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004890:	61d3      	str	r3, [r2, #28]
 8004892:	4b0d      	ldr	r3, [pc, #52]	@ (80048c8 <HAL_MspInit+0x60>)
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800489a:	607b      	str	r3, [r7, #4]
 800489c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800489e:	2005      	movs	r0, #5
 80048a0:	f000 ffc2 	bl	8005828 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80048a4:	4b09      	ldr	r3, [pc, #36]	@ (80048cc <HAL_MspInit+0x64>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80048b0:	60fb      	str	r3, [r7, #12]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	4a04      	ldr	r2, [pc, #16]	@ (80048cc <HAL_MspInit+0x64>)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048c0:	bf00      	nop
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40021000 	.word	0x40021000
 80048cc:	40010000 	.word	0x40010000

080048d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80048d4:	bf00      	nop
 80048d6:	e7fd      	b.n	80048d4 <NMI_Handler+0x4>

080048d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <HardFault_Handler+0x4>

080048e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048e4:	bf00      	nop
 80048e6:	e7fd      	b.n	80048e4 <MemManage_Handler+0x4>

080048e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048ec:	bf00      	nop
 80048ee:	e7fd      	b.n	80048ec <BusFault_Handler+0x4>

080048f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048f4:	bf00      	nop
 80048f6:	e7fd      	b.n	80048f4 <UsageFault_Handler+0x4>

080048f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048f8:	b480      	push	{r7}
 80048fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048fc:	bf00      	nop
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr

08004904 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004904:	b480      	push	{r7}
 8004906:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004908:	bf00      	nop
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004914:	bf00      	nop
 8004916:	46bd      	mov	sp, r7
 8004918:	bc80      	pop	{r7}
 800491a:	4770      	bx	lr

0800491c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004920:	f000 fe76 	bl	8005610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004924:	bf00      	nop
 8004926:	bd80      	pop	{r7, pc}

08004928 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 800492c:	2002      	movs	r0, #2
 800492e:	f001 fac3 	bl	8005eb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004932:	bf00      	nop
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800493c:	4802      	ldr	r0, [pc, #8]	@ (8004948 <TIM4_IRQHandler+0x10>)
 800493e:	f002 fd4b 	bl	80073d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004942:	bf00      	nop
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	200001a4 	.word	0x200001a4

0800494c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004950:	4802      	ldr	r0, [pc, #8]	@ (800495c <USART2_IRQHandler+0x10>)
 8004952:	f003 fc51 	bl	80081f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004956:	bf00      	nop
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	20000234 	.word	0x20000234

08004960 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(10);
 800496a:	200a      	movs	r0, #10
 800496c:	f000 fe6c 	bl	8005648 <HAL_Delay>
	switch(GPIO_Pin) {
 8004970:	88fb      	ldrh	r3, [r7, #6]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d127      	bne.n	80049c6 <HAL_GPIO_EXTI_Callback+0x66>

	case ECHO_Pin:
			TIM2->CNT = 0;
 8004976:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800497a:	2200      	movs	r2, #0
 800497c:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim2);  // 启动定时2
 800497e:	4814      	ldr	r0, [pc, #80]	@ (80049d0 <HAL_GPIO_EXTI_Callback+0x70>)
 8004980:	f002 fb9a 	bl	80070b8 <HAL_TIM_Base_Start>

			// 等待 ECHO_PIN 为低电平
			while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin));
 8004984:	bf00      	nop
 8004986:	2102      	movs	r1, #2
 8004988:	4812      	ldr	r0, [pc, #72]	@ (80049d4 <HAL_GPIO_EXTI_Callback+0x74>)
 800498a:	f001 fa65 	bl	8005e58 <HAL_GPIO_ReadPin>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1f8      	bne.n	8004986 <HAL_GPIO_EXTI_Callback+0x26>

			HAL_TIM_Base_Stop(&htim2);  // 停止定时2
 8004994:	480e      	ldr	r0, [pc, #56]	@ (80049d0 <HAL_GPIO_EXTI_Callback+0x70>)
 8004996:	f002 fbe7 	bl	8007168 <HAL_TIM_Base_Stop>

			// 获取定时器计数，计算距离
			ultrasonicWaveDist = (int)(TIM2->CNT) * 0.034f / 2.0f;
 800499a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800499e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7fb fcf9 	bl	8000398 <__aeabi_i2f>
 80049a6:	4603      	mov	r3, r0
 80049a8:	490b      	ldr	r1, [pc, #44]	@ (80049d8 <HAL_GPIO_EXTI_Callback+0x78>)
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fb fd48 	bl	8000440 <__aeabi_fmul>
 80049b0:	4603      	mov	r3, r0
 80049b2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fb fdf6 	bl	80005a8 <__aeabi_fdiv>
 80049bc:	4603      	mov	r3, r0
 80049be:	461a      	mov	r2, r3
 80049c0:	4b06      	ldr	r3, [pc, #24]	@ (80049dc <HAL_GPIO_EXTI_Callback+0x7c>)
 80049c2:	601a      	str	r2, [r3, #0]

			break;
 80049c4:	e000      	b.n	80049c8 <HAL_GPIO_EXTI_Callback+0x68>
	default: break;
 80049c6:	bf00      	nop
	}
}
 80049c8:	bf00      	nop
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	2000015c 	.word	0x2000015c
 80049d4:	40011000 	.word	0x40011000
 80049d8:	3d0b4396 	.word	0x3d0b4396
 80049dc:	2000027c 	.word	0x2000027c

080049e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
    static UART_Package_t receivedPackage;
    static uint8_t receiveState = 0;
    static uint8_t dataCount = 0;
    
    if(huart->Instance == USART2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a48      	ldr	r2, [pc, #288]	@ (8004b10 <HAL_UART_RxCpltCallback+0x130>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	f040 8089 	bne.w	8004b06 <HAL_UART_RxCpltCallback+0x126>
    {
        switch(receiveState) {
 80049f4:	4b47      	ldr	r3, [pc, #284]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	f200 8084 	bhi.w	8004b06 <HAL_UART_RxCpltCallback+0x126>
 80049fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004a04 <HAL_UART_RxCpltCallback+0x24>)
 8004a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a04:	08004a19 	.word	0x08004a19
 8004a08:	08004a47 	.word	0x08004a47
 8004a0c:	08004a61 	.word	0x08004a61
 8004a10:	08004aa3 	.word	0x08004aa3
 8004a14:	08004ae5 	.word	0x08004ae5
            case 0:  // 等待包头
                if(rxBuffer[0] == FRAME_HEADER) {
 8004a18:	4b3f      	ldr	r3, [pc, #252]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	2baa      	cmp	r3, #170	@ 0xaa
 8004a1e:	d10c      	bne.n	8004a3a <HAL_UART_RxCpltCallback+0x5a>
                    receivedPackage.header = rxBuffer[0];
 8004a20:	4b3d      	ldr	r3, [pc, #244]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a22:	781a      	ldrb	r2, [r3, #0]
 8004a24:	4b3d      	ldr	r3, [pc, #244]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004a26:	701a      	strb	r2, [r3, #0]
                    receiveState = 1;
 8004a28:	4b3a      	ldr	r3, [pc, #232]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收命令类型
 8004a2e:	2201      	movs	r2, #1
 8004a30:	4939      	ldr	r1, [pc, #228]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a32:	483b      	ldr	r0, [pc, #236]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004a34:	f003 fbbb 	bl	80081ae <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续等待包头
                }
                break;
 8004a38:	e065      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续等待包头
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	4936      	ldr	r1, [pc, #216]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a3e:	4838      	ldr	r0, [pc, #224]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004a40:	f003 fbb5 	bl	80081ae <HAL_UART_Receive_IT>
                break;
 8004a44:	e05f      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                
            case 1:  // 接收命令类型
                receivedPackage.cmd_type = rxBuffer[0];
 8004a46:	4b34      	ldr	r3, [pc, #208]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a48:	781a      	ldrb	r2, [r3, #0]
 8004a4a:	4b34      	ldr	r3, [pc, #208]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004a4c:	705a      	strb	r2, [r3, #1]
                receiveState = 2;
 8004a4e:	4b31      	ldr	r3, [pc, #196]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 8004a50:	2202      	movs	r2, #2
 8004a52:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收数据长度
 8004a54:	2201      	movs	r2, #1
 8004a56:	4930      	ldr	r1, [pc, #192]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a58:	4831      	ldr	r0, [pc, #196]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004a5a:	f003 fba8 	bl	80081ae <HAL_UART_Receive_IT>
                break;
 8004a5e:	e052      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                
            case 2:  // 接收数据长度
                receivedPackage.data_len = rxBuffer[0];
 8004a60:	4b2d      	ldr	r3, [pc, #180]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a62:	781a      	ldrb	r2, [r3, #0]
 8004a64:	4b2d      	ldr	r3, [pc, #180]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004a66:	709a      	strb	r2, [r3, #2]
                if(receivedPackage.data_len > 0 && receivedPackage.data_len <= 32) {
 8004a68:	4b2c      	ldr	r3, [pc, #176]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004a6a:	789b      	ldrb	r3, [r3, #2]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00f      	beq.n	8004a90 <HAL_UART_RxCpltCallback+0xb0>
 8004a70:	4b2a      	ldr	r3, [pc, #168]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004a72:	789b      	ldrb	r3, [r3, #2]
 8004a74:	2b20      	cmp	r3, #32
 8004a76:	d80b      	bhi.n	8004a90 <HAL_UART_RxCpltCallback+0xb0>
                    receiveState = 3;
 8004a78:	4b26      	ldr	r3, [pc, #152]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	701a      	strb	r2, [r3, #0]
                    dataCount = 0;
 8004a7e:	4b29      	ldr	r3, [pc, #164]	@ (8004b24 <HAL_UART_RxCpltCallback+0x144>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ??始接收数??
 8004a84:	2201      	movs	r2, #1
 8004a86:	4924      	ldr	r1, [pc, #144]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a88:	4825      	ldr	r0, [pc, #148]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004a8a:	f003 fb90 	bl	80081ae <HAL_UART_Receive_IT>
                }
                else {
                    receiveState = 0;  // 数据长度错误，重新等待包??
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
                }
                break;
 8004a8e:	e03a      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                    receiveState = 0;  // 数据长度错误，重新等待包??
 8004a90:	4b20      	ldr	r3, [pc, #128]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8004a96:	2201      	movs	r2, #1
 8004a98:	491f      	ldr	r1, [pc, #124]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004a9a:	4821      	ldr	r0, [pc, #132]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004a9c:	f003 fb87 	bl	80081ae <HAL_UART_Receive_IT>
                break;
 8004aa0:	e031      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                
            case 3:  // 接收数据
                receivedPackage.data[dataCount++] = rxBuffer[0];
 8004aa2:	4b20      	ldr	r3, [pc, #128]	@ (8004b24 <HAL_UART_RxCpltCallback+0x144>)
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	1c5a      	adds	r2, r3, #1
 8004aa8:	b2d1      	uxtb	r1, r2
 8004aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8004b24 <HAL_UART_RxCpltCallback+0x144>)
 8004aac:	7011      	strb	r1, [r2, #0]
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4b19      	ldr	r3, [pc, #100]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004ab2:	781a      	ldrb	r2, [r3, #0]
 8004ab4:	4b19      	ldr	r3, [pc, #100]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004ab6:	440b      	add	r3, r1
 8004ab8:	70da      	strb	r2, [r3, #3]
                if(dataCount >= receivedPackage.data_len) {
 8004aba:	4b18      	ldr	r3, [pc, #96]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004abc:	789a      	ldrb	r2, [r3, #2]
 8004abe:	4b19      	ldr	r3, [pc, #100]	@ (8004b24 <HAL_UART_RxCpltCallback+0x144>)
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d808      	bhi.n	8004ad8 <HAL_UART_RxCpltCallback+0xf8>
                    receiveState = 4;
 8004ac6:	4b13      	ldr	r3, [pc, #76]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 8004ac8:	2204      	movs	r2, #4
 8004aca:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收校验??
 8004acc:	2201      	movs	r2, #1
 8004ace:	4912      	ldr	r1, [pc, #72]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004ad0:	4813      	ldr	r0, [pc, #76]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004ad2:	f003 fb6c 	bl	80081ae <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续接收数据
                }
                break;
 8004ad6:	e016      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续接收数据
 8004ad8:	2201      	movs	r2, #1
 8004ada:	490f      	ldr	r1, [pc, #60]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004adc:	4810      	ldr	r0, [pc, #64]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004ade:	f003 fb66 	bl	80081ae <HAL_UART_Receive_IT>
                break;
 8004ae2:	e010      	b.n	8004b06 <HAL_UART_RxCpltCallback+0x126>
                
            case 4:  // 接收校验??
                receivedPackage.checksum = rxBuffer[0];
 8004ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004ae6:	781a      	ldrb	r2, [r3, #0]
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004aea:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                ProcessReceivedPackage(&receivedPackage);  // 处理接收到的完整数据??
 8004aee:	480b      	ldr	r0, [pc, #44]	@ (8004b1c <HAL_UART_RxCpltCallback+0x13c>)
 8004af0:	f7fc f9f0 	bl	8000ed4 <ProcessReceivedPackage>
                receiveState = 0;  // 重置状�?�，等待下一个包
 8004af4:	4b07      	ldr	r3, [pc, #28]	@ (8004b14 <HAL_UART_RxCpltCallback+0x134>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8004afa:	2201      	movs	r2, #1
 8004afc:	4906      	ldr	r1, [pc, #24]	@ (8004b18 <HAL_UART_RxCpltCallback+0x138>)
 8004afe:	4808      	ldr	r0, [pc, #32]	@ (8004b20 <HAL_UART_RxCpltCallback+0x140>)
 8004b00:	f003 fb55 	bl	80081ae <HAL_UART_Receive_IT>
                break;
 8004b04:	bf00      	nop
        }
    }
}
 8004b06:	bf00      	nop
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	40004400 	.word	0x40004400
 8004b14:	200000eb 	.word	0x200000eb
 8004b18:	200000c4 	.word	0x200000c4
 8004b1c:	200000ec 	.word	0x200000ec
 8004b20:	20000234 	.word	0x20000234
 8004b24:	20000110 	.word	0x20000110

08004b28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b2c:	bf00      	nop
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr

08004b34 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b3a:	f107 0308 	add.w	r3, r7, #8
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	605a      	str	r2, [r3, #4]
 8004b44:	609a      	str	r2, [r3, #8]
 8004b46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b48:	463b      	mov	r3, r7
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004b50:	4b1f      	ldr	r3, [pc, #124]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b52:	4a20      	ldr	r2, [pc, #128]	@ (8004bd4 <MX_TIM1_Init+0xa0>)
 8004b54:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8004b56:	4b1e      	ldr	r3, [pc, #120]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b58:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8004b5c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004b64:	4b1a      	ldr	r3, [pc, #104]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b6c:	4b18      	ldr	r3, [pc, #96]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004b72:	4b17      	ldr	r3, [pc, #92]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b78:	4b15      	ldr	r3, [pc, #84]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004b7e:	4814      	ldr	r0, [pc, #80]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b80:	f002 fa4a 	bl	8007018 <HAL_TIM_Base_Init>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8004b8a:	f7ff fe67 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004b94:	f107 0308 	add.w	r3, r7, #8
 8004b98:	4619      	mov	r1, r3
 8004b9a:	480d      	ldr	r0, [pc, #52]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004b9c:	f002 fdce 	bl	800773c <HAL_TIM_ConfigClockSource>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8004ba6:	f7ff fe59 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004baa:	2300      	movs	r3, #0
 8004bac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004bb2:	463b      	mov	r3, r7
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4806      	ldr	r0, [pc, #24]	@ (8004bd0 <MX_TIM1_Init+0x9c>)
 8004bb8:	f003 f9a0 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8004bc2:	f7ff fe4b 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004bc6:	bf00      	nop
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	20000114 	.word	0x20000114
 8004bd4:	40012c00 	.word	0x40012c00

08004bd8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bde:	f107 0308 	add.w	r3, r7, #8
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	605a      	str	r2, [r3, #4]
 8004be8:	609a      	str	r2, [r3, #8]
 8004bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bec:	463b      	mov	r3, r7
 8004bee:	2200      	movs	r2, #0
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004bf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004bfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8004bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004bfe:	2247      	movs	r2, #71	@ 0x47
 8004c00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c02:	4b1a      	ldr	r3, [pc, #104]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004c08:	4b18      	ldr	r3, [pc, #96]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c10:	4b16      	ldr	r3, [pc, #88]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c16:	4b15      	ldr	r3, [pc, #84]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c18:	2280      	movs	r2, #128	@ 0x80
 8004c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004c1c:	4813      	ldr	r0, [pc, #76]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c1e:	f002 f9fb 	bl	8007018 <HAL_TIM_Base_Init>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004c28:	f7ff fe18 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004c32:	f107 0308 	add.w	r3, r7, #8
 8004c36:	4619      	mov	r1, r3
 8004c38:	480c      	ldr	r0, [pc, #48]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c3a:	f002 fd7f 	bl	800773c <HAL_TIM_ConfigClockSource>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004c44:	f7ff fe0a 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004c50:	463b      	mov	r3, r7
 8004c52:	4619      	mov	r1, r3
 8004c54:	4805      	ldr	r0, [pc, #20]	@ (8004c6c <MX_TIM2_Init+0x94>)
 8004c56:	f003 f951 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004c60:	f7ff fdfc 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004c64:	bf00      	nop
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	2000015c 	.word	0x2000015c

08004c70 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b08e      	sub	sp, #56	@ 0x38
 8004c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	605a      	str	r2, [r3, #4]
 8004c80:	609a      	str	r2, [r3, #8]
 8004c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c84:	f107 0320 	add.w	r3, r7, #32
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c8e:	1d3b      	adds	r3, r7, #4
 8004c90:	2200      	movs	r2, #0
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	605a      	str	r2, [r3, #4]
 8004c96:	609a      	str	r2, [r3, #8]
 8004c98:	60da      	str	r2, [r3, #12]
 8004c9a:	611a      	str	r2, [r3, #16]
 8004c9c:	615a      	str	r2, [r3, #20]
 8004c9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004ca0:	4b3e      	ldr	r3, [pc, #248]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004ca2:	4a3f      	ldr	r2, [pc, #252]	@ (8004da0 <MX_TIM4_Init+0x130>)
 8004ca4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cac:	4b3b      	ldr	r3, [pc, #236]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8004cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004cb4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8004cb8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cba:	4b38      	ldr	r3, [pc, #224]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004cc0:	4b36      	ldr	r3, [pc, #216]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004cc2:	2280      	movs	r2, #128	@ 0x80
 8004cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004cc6:	4835      	ldr	r0, [pc, #212]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004cc8:	f002 f9a6 	bl	8007018 <HAL_TIM_Base_Init>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8004cd2:	f7ff fdc3 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004cdc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	482e      	ldr	r0, [pc, #184]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004ce4:	f002 fd2a 	bl	800773c <HAL_TIM_ConfigClockSource>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8004cee:	f7ff fdb5 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004cf2:	482a      	ldr	r0, [pc, #168]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004cf4:	f002 fa5e 	bl	80071b4 <HAL_TIM_PWM_Init>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8004cfe:	f7ff fdad 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d02:	2300      	movs	r3, #0
 8004d04:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d06:	2300      	movs	r3, #0
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004d0a:	f107 0320 	add.w	r3, r7, #32
 8004d0e:	4619      	mov	r1, r3
 8004d10:	4822      	ldr	r0, [pc, #136]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004d12:	f003 f8f3 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004d1c:	f7ff fd9e 	bl	800485c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004d20:	2370      	movs	r3, #112	@ 0x70
 8004d22:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004d24:	2300      	movs	r3, #0
 8004d26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d30:	1d3b      	adds	r3, r7, #4
 8004d32:	2200      	movs	r2, #0
 8004d34:	4619      	mov	r1, r3
 8004d36:	4819      	ldr	r0, [pc, #100]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004d38:	f002 fc3e 	bl	80075b8 <HAL_TIM_PWM_ConfigChannel>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8004d42:	f7ff fd8b 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d46:	1d3b      	adds	r3, r7, #4
 8004d48:	2204      	movs	r2, #4
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	4813      	ldr	r0, [pc, #76]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004d4e:	f002 fc33 	bl	80075b8 <HAL_TIM_PWM_ConfigChannel>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8004d58:	f7ff fd80 	bl	800485c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d5c:	2360      	movs	r3, #96	@ 0x60
 8004d5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004d60:	1d3b      	adds	r3, r7, #4
 8004d62:	2208      	movs	r2, #8
 8004d64:	4619      	mov	r1, r3
 8004d66:	480d      	ldr	r0, [pc, #52]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004d68:	f002 fc26 	bl	80075b8 <HAL_TIM_PWM_ConfigChannel>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8004d72:	f7ff fd73 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004d76:	1d3b      	adds	r3, r7, #4
 8004d78:	220c      	movs	r2, #12
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4807      	ldr	r0, [pc, #28]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004d7e:	f002 fc1b 	bl	80075b8 <HAL_TIM_PWM_ConfigChannel>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8004d88:	f7ff fd68 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004d8c:	4803      	ldr	r0, [pc, #12]	@ (8004d9c <MX_TIM4_Init+0x12c>)
 8004d8e:	f000 f8df 	bl	8004f50 <HAL_TIM_MspPostInit>

}
 8004d92:	bf00      	nop
 8004d94:	3738      	adds	r7, #56	@ 0x38
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	200001a4 	.word	0x200001a4
 8004da0:	40000800 	.word	0x40000800

08004da4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08e      	sub	sp, #56	@ 0x38
 8004da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004daa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004dae:	2200      	movs	r2, #0
 8004db0:	601a      	str	r2, [r3, #0]
 8004db2:	605a      	str	r2, [r3, #4]
 8004db4:	609a      	str	r2, [r3, #8]
 8004db6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004db8:	f107 0320 	add.w	r3, r7, #32
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004dc2:	1d3b      	adds	r3, r7, #4
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	605a      	str	r2, [r3, #4]
 8004dca:	609a      	str	r2, [r3, #8]
 8004dcc:	60da      	str	r2, [r3, #12]
 8004dce:	611a      	str	r2, [r3, #16]
 8004dd0:	615a      	str	r2, [r3, #20]
 8004dd2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004dd4:	4b2c      	ldr	r3, [pc, #176]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004dd6:	4a2d      	ldr	r2, [pc, #180]	@ (8004e8c <MX_TIM5_Init+0xe8>)
 8004dd8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 143;
 8004dda:	4b2b      	ldr	r3, [pc, #172]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004ddc:	228f      	movs	r2, #143	@ 0x8f
 8004dde:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004de0:	4b29      	ldr	r3, [pc, #164]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004de2:	2200      	movs	r2, #0
 8004de4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8004de6:	4b28      	ldr	r3, [pc, #160]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004de8:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004dec:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004dee:	4b26      	ldr	r3, [pc, #152]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004df4:	4b24      	ldr	r3, [pc, #144]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004df6:	2280      	movs	r2, #128	@ 0x80
 8004df8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004dfa:	4823      	ldr	r0, [pc, #140]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004dfc:	f002 f90c 	bl	8007018 <HAL_TIM_Base_Init>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8004e06:	f7ff fd29 	bl	800485c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004e10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e14:	4619      	mov	r1, r3
 8004e16:	481c      	ldr	r0, [pc, #112]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004e18:	f002 fc90 	bl	800773c <HAL_TIM_ConfigClockSource>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8004e22:	f7ff fd1b 	bl	800485c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004e26:	4818      	ldr	r0, [pc, #96]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004e28:	f002 f9c4 	bl	80071b4 <HAL_TIM_PWM_Init>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8004e32:	f7ff fd13 	bl	800485c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e36:	2300      	movs	r3, #0
 8004e38:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004e3e:	f107 0320 	add.w	r3, r7, #32
 8004e42:	4619      	mov	r1, r3
 8004e44:	4810      	ldr	r0, [pc, #64]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004e46:	f003 f859 	bl	8007efc <HAL_TIMEx_MasterConfigSynchronization>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8004e50:	f7ff fd04 	bl	800485c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004e54:	2360      	movs	r3, #96	@ 0x60
 8004e56:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004e64:	1d3b      	adds	r3, r7, #4
 8004e66:	2200      	movs	r2, #0
 8004e68:	4619      	mov	r1, r3
 8004e6a:	4807      	ldr	r0, [pc, #28]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004e6c:	f002 fba4 	bl	80075b8 <HAL_TIM_PWM_ConfigChannel>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8004e76:	f7ff fcf1 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8004e7a:	4803      	ldr	r0, [pc, #12]	@ (8004e88 <MX_TIM5_Init+0xe4>)
 8004e7c:	f000 f868 	bl	8004f50 <HAL_TIM_MspPostInit>

}
 8004e80:	bf00      	nop
 8004e82:	3738      	adds	r7, #56	@ 0x38
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	200001ec 	.word	0x200001ec
 8004e8c:	40000c00 	.word	0x40000c00

08004e90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a28      	ldr	r2, [pc, #160]	@ (8004f40 <HAL_TIM_Base_MspInit+0xb0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d10c      	bne.n	8004ebc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004ea2:	4b28      	ldr	r3, [pc, #160]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	4a27      	ldr	r2, [pc, #156]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ea8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004eac:	6193      	str	r3, [r2, #24]
 8004eae:	4b25      	ldr	r3, [pc, #148]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004eba:	e03c      	b.n	8004f36 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM2)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ec4:	d10c      	bne.n	8004ee0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	4a1e      	ldr	r2, [pc, #120]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ecc:	f043 0301 	orr.w	r3, r3, #1
 8004ed0:	61d3      	str	r3, [r2, #28]
 8004ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	693b      	ldr	r3, [r7, #16]
}
 8004ede:	e02a      	b.n	8004f36 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM4)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a18      	ldr	r2, [pc, #96]	@ (8004f48 <HAL_TIM_Base_MspInit+0xb8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d114      	bne.n	8004f14 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004eea:	4b16      	ldr	r3, [pc, #88]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004eec:	69db      	ldr	r3, [r3, #28]
 8004eee:	4a15      	ldr	r2, [pc, #84]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ef0:	f043 0304 	orr.w	r3, r3, #4
 8004ef4:	61d3      	str	r3, [r2, #28]
 8004ef6:	4b13      	ldr	r3, [pc, #76]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004ef8:	69db      	ldr	r3, [r3, #28]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	60fb      	str	r3, [r7, #12]
 8004f00:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8004f02:	2200      	movs	r2, #0
 8004f04:	2101      	movs	r1, #1
 8004f06:	201e      	movs	r0, #30
 8004f08:	f000 fc99 	bl	800583e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004f0c:	201e      	movs	r0, #30
 8004f0e:	f000 fcb2 	bl	8005876 <HAL_NVIC_EnableIRQ>
}
 8004f12:	e010      	b.n	8004f36 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a0c      	ldr	r2, [pc, #48]	@ (8004f4c <HAL_TIM_Base_MspInit+0xbc>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d10b      	bne.n	8004f36 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004f1e:	4b09      	ldr	r3, [pc, #36]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	4a08      	ldr	r2, [pc, #32]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004f24:	f043 0308 	orr.w	r3, r3, #8
 8004f28:	61d3      	str	r3, [r2, #28]
 8004f2a:	4b06      	ldr	r3, [pc, #24]	@ (8004f44 <HAL_TIM_Base_MspInit+0xb4>)
 8004f2c:	69db      	ldr	r3, [r3, #28]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	60bb      	str	r3, [r7, #8]
 8004f34:	68bb      	ldr	r3, [r7, #8]
}
 8004f36:	bf00      	nop
 8004f38:	3718      	adds	r7, #24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40021000 	.word	0x40021000
 8004f48:	40000800 	.word	0x40000800
 8004f4c:	40000c00 	.word	0x40000c00

08004f50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f58:	f107 0310 	add.w	r3, r7, #16
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	605a      	str	r2, [r3, #4]
 8004f62:	609a      	str	r2, [r3, #8]
 8004f64:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8004fe8 <HAL_TIM_MspPostInit+0x98>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d119      	bne.n	8004fa4 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f70:	4b1e      	ldr	r3, [pc, #120]	@ (8004fec <HAL_TIM_MspPostInit+0x9c>)
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	4a1d      	ldr	r2, [pc, #116]	@ (8004fec <HAL_TIM_MspPostInit+0x9c>)
 8004f76:	f043 0308 	orr.w	r3, r3, #8
 8004f7a:	6193      	str	r3, [r2, #24]
 8004f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004fec <HAL_TIM_MspPostInit+0x9c>)
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	f003 0308 	and.w	r3, r3, #8
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|LEFT2_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin|RIGHT2_MOTOR_PWM_Pin;
 8004f88:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004f8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f8e:	2302      	movs	r3, #2
 8004f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f92:	2303      	movs	r3, #3
 8004f94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f96:	f107 0310 	add.w	r3, r7, #16
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4814      	ldr	r0, [pc, #80]	@ (8004ff0 <HAL_TIM_MspPostInit+0xa0>)
 8004f9e:	f000 fdc7 	bl	8005b30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004fa2:	e01c      	b.n	8004fde <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM5)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a12      	ldr	r2, [pc, #72]	@ (8004ff4 <HAL_TIM_MspPostInit+0xa4>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d117      	bne.n	8004fde <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fae:	4b0f      	ldr	r3, [pc, #60]	@ (8004fec <HAL_TIM_MspPostInit+0x9c>)
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8004fec <HAL_TIM_MspPostInit+0x9c>)
 8004fb4:	f043 0304 	orr.w	r3, r3, #4
 8004fb8:	6193      	str	r3, [r2, #24]
 8004fba:	4b0c      	ldr	r3, [pc, #48]	@ (8004fec <HAL_TIM_MspPostInit+0x9c>)
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	f003 0304 	and.w	r3, r3, #4
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fca:	2302      	movs	r3, #2
 8004fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fce:	2302      	movs	r3, #2
 8004fd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fd2:	f107 0310 	add.w	r3, r7, #16
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	4807      	ldr	r0, [pc, #28]	@ (8004ff8 <HAL_TIM_MspPostInit+0xa8>)
 8004fda:	f000 fda9 	bl	8005b30 <HAL_GPIO_Init>
}
 8004fde:	bf00      	nop
 8004fe0:	3720      	adds	r7, #32
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	40010c00 	.word	0x40010c00
 8004ff4:	40000c00 	.word	0x40000c00
 8004ff8:	40010800 	.word	0x40010800

08004ffc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005000:	4b11      	ldr	r3, [pc, #68]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005002:	4a12      	ldr	r2, [pc, #72]	@ (800504c <MX_USART2_UART_Init+0x50>)
 8005004:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005006:	4b10      	ldr	r3, [pc, #64]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005008:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800500c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800500e:	4b0e      	ldr	r3, [pc, #56]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005010:	2200      	movs	r2, #0
 8005012:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005014:	4b0c      	ldr	r3, [pc, #48]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005016:	2200      	movs	r2, #0
 8005018:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800501a:	4b0b      	ldr	r3, [pc, #44]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 800501c:	2200      	movs	r2, #0
 800501e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005020:	4b09      	ldr	r3, [pc, #36]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005022:	220c      	movs	r2, #12
 8005024:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005026:	4b08      	ldr	r3, [pc, #32]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005028:	2200      	movs	r2, #0
 800502a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800502c:	4b06      	ldr	r3, [pc, #24]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 800502e:	2200      	movs	r2, #0
 8005030:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005032:	4805      	ldr	r0, [pc, #20]	@ (8005048 <MX_USART2_UART_Init+0x4c>)
 8005034:	f002 ffe0 	bl	8007ff8 <HAL_UART_Init>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800503e:	f7ff fc0d 	bl	800485c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005042:	bf00      	nop
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	20000234 	.word	0x20000234
 800504c:	40004400 	.word	0x40004400

08005050 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005058:	f107 0310 	add.w	r3, r7, #16
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	605a      	str	r2, [r3, #4]
 8005062:	609a      	str	r2, [r3, #8]
 8005064:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a1f      	ldr	r2, [pc, #124]	@ (80050e8 <HAL_UART_MspInit+0x98>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d137      	bne.n	80050e0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005070:	4b1e      	ldr	r3, [pc, #120]	@ (80050ec <HAL_UART_MspInit+0x9c>)
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	4a1d      	ldr	r2, [pc, #116]	@ (80050ec <HAL_UART_MspInit+0x9c>)
 8005076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800507a:	61d3      	str	r3, [r2, #28]
 800507c:	4b1b      	ldr	r3, [pc, #108]	@ (80050ec <HAL_UART_MspInit+0x9c>)
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005084:	60fb      	str	r3, [r7, #12]
 8005086:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005088:	4b18      	ldr	r3, [pc, #96]	@ (80050ec <HAL_UART_MspInit+0x9c>)
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	4a17      	ldr	r2, [pc, #92]	@ (80050ec <HAL_UART_MspInit+0x9c>)
 800508e:	f043 0304 	orr.w	r3, r3, #4
 8005092:	6193      	str	r3, [r2, #24]
 8005094:	4b15      	ldr	r3, [pc, #84]	@ (80050ec <HAL_UART_MspInit+0x9c>)
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	f003 0304 	and.w	r3, r3, #4
 800509c:	60bb      	str	r3, [r7, #8]
 800509e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80050a0:	2304      	movs	r3, #4
 80050a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a4:	2302      	movs	r3, #2
 80050a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80050a8:	2303      	movs	r3, #3
 80050aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050ac:	f107 0310 	add.w	r3, r7, #16
 80050b0:	4619      	mov	r1, r3
 80050b2:	480f      	ldr	r0, [pc, #60]	@ (80050f0 <HAL_UART_MspInit+0xa0>)
 80050b4:	f000 fd3c 	bl	8005b30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80050b8:	2308      	movs	r3, #8
 80050ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050bc:	2300      	movs	r3, #0
 80050be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050c0:	2300      	movs	r3, #0
 80050c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050c4:	f107 0310 	add.w	r3, r7, #16
 80050c8:	4619      	mov	r1, r3
 80050ca:	4809      	ldr	r0, [pc, #36]	@ (80050f0 <HAL_UART_MspInit+0xa0>)
 80050cc:	f000 fd30 	bl	8005b30 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80050d0:	2200      	movs	r2, #0
 80050d2:	2101      	movs	r1, #1
 80050d4:	2026      	movs	r0, #38	@ 0x26
 80050d6:	f000 fbb2 	bl	800583e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80050da:	2026      	movs	r0, #38	@ 0x26
 80050dc:	f000 fbcb 	bl	8005876 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80050e0:	bf00      	nop
 80050e2:	3720      	adds	r7, #32
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	40004400 	.word	0x40004400
 80050ec:	40021000 	.word	0x40021000
 80050f0:	40010800 	.word	0x40010800

080050f4 <Reset_Handler>:
 80050f4:	f7ff fd18 	bl	8004b28 <SystemInit>
 80050f8:	480b      	ldr	r0, [pc, #44]	@ (8005128 <LoopFillZerobss+0xe>)
 80050fa:	490c      	ldr	r1, [pc, #48]	@ (800512c <LoopFillZerobss+0x12>)
 80050fc:	4a0c      	ldr	r2, [pc, #48]	@ (8005130 <LoopFillZerobss+0x16>)
 80050fe:	2300      	movs	r3, #0
 8005100:	e002      	b.n	8005108 <LoopCopyDataInit>

08005102 <CopyDataInit>:
 8005102:	58d4      	ldr	r4, [r2, r3]
 8005104:	50c4      	str	r4, [r0, r3]
 8005106:	3304      	adds	r3, #4

08005108 <LoopCopyDataInit>:
 8005108:	18c4      	adds	r4, r0, r3
 800510a:	428c      	cmp	r4, r1
 800510c:	d3f9      	bcc.n	8005102 <CopyDataInit>
 800510e:	4a09      	ldr	r2, [pc, #36]	@ (8005134 <LoopFillZerobss+0x1a>)
 8005110:	4c09      	ldr	r4, [pc, #36]	@ (8005138 <LoopFillZerobss+0x1e>)
 8005112:	2300      	movs	r3, #0
 8005114:	e001      	b.n	800511a <LoopFillZerobss>

08005116 <FillZerobss>:
 8005116:	6013      	str	r3, [r2, #0]
 8005118:	3204      	adds	r2, #4

0800511a <LoopFillZerobss>:
 800511a:	42a2      	cmp	r2, r4
 800511c:	d3fb      	bcc.n	8005116 <FillZerobss>
 800511e:	f003 fded 	bl	8008cfc <__libc_init_array>
 8005122:	f7ff fb69 	bl	80047f8 <main>
 8005126:	4770      	bx	lr
 8005128:	20000000 	.word	0x20000000
 800512c:	20000044 	.word	0x20000044
 8005130:	08009a28 	.word	0x08009a28
 8005134:	20000044 	.word	0x20000044
 8005138:	20000284 	.word	0x20000284

0800513c <ADC1_2_IRQHandler>:
 800513c:	e7fe      	b.n	800513c <ADC1_2_IRQHandler>
	...

08005140 <motorInit>:

extern TIM_HandleTypeDef htim4;

//start PWM timer
void motorInit()
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8005144:	2100      	movs	r1, #0
 8005146:	4808      	ldr	r0, [pc, #32]	@ (8005168 <motorInit+0x28>)
 8005148:	f002 f88c 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800514c:	2104      	movs	r1, #4
 800514e:	4806      	ldr	r0, [pc, #24]	@ (8005168 <motorInit+0x28>)
 8005150:	f002 f888 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8005154:	2108      	movs	r1, #8
 8005156:	4804      	ldr	r0, [pc, #16]	@ (8005168 <motorInit+0x28>)
 8005158:	f002 f884 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800515c:	210c      	movs	r1, #12
 800515e:	4802      	ldr	r0, [pc, #8]	@ (8005168 <motorInit+0x28>)
 8005160:	f002 f880 	bl	8007264 <HAL_TIM_PWM_Start>
}
 8005164:	bf00      	nop
 8005166:	bd80      	pop	{r7, pc}
 8005168:	200001a4 	.word	0x200001a4

0800516c <motorBreak>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, speed);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, speed);
//}

void motorBreak()
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005170:	2200      	movs	r2, #0
 8005172:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005176:	4814      	ldr	r0, [pc, #80]	@ (80051c8 <motorBreak+0x5c>)
 8005178:	f000 fe85 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800517c:	2200      	movs	r2, #0
 800517e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005182:	4811      	ldr	r0, [pc, #68]	@ (80051c8 <motorBreak+0x5c>)
 8005184:	f000 fe7f 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005188:	2200      	movs	r2, #0
 800518a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800518e:	480e      	ldr	r0, [pc, #56]	@ (80051c8 <motorBreak+0x5c>)
 8005190:	f000 fe79 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005194:	2200      	movs	r2, #0
 8005196:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800519a:	480b      	ldr	r0, [pc, #44]	@ (80051c8 <motorBreak+0x5c>)
 800519c:	f000 fe73 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 7200);
 80051a0:	4b0a      	ldr	r3, [pc, #40]	@ (80051cc <motorBreak+0x60>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80051a8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 7200);
 80051aa:	4b08      	ldr	r3, [pc, #32]	@ (80051cc <motorBreak+0x60>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80051b2:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80051b4:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <motorBreak+0x60>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2200      	movs	r2, #0
 80051ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80051bc:	4b03      	ldr	r3, [pc, #12]	@ (80051cc <motorBreak+0x60>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2200      	movs	r2, #0
 80051c2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80051c4:	bf00      	nop
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	40010c00 	.word	0x40010c00
 80051cc:	200001a4 	.word	0x200001a4

080051d0 <moveForward>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_2, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, 0);
//}
void moveForward(TIM_HandleTypeDef *htim)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051d8:	2200      	movs	r2, #0
 80051da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80051de:	4815      	ldr	r0, [pc, #84]	@ (8005234 <moveForward+0x64>)
 80051e0:	f000 fe51 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051e4:	2200      	movs	r2, #0
 80051e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80051ea:	4812      	ldr	r0, [pc, #72]	@ (8005234 <moveForward+0x64>)
 80051ec:	f000 fe4b 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051f0:	2200      	movs	r2, #0
 80051f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80051f6:	480f      	ldr	r0, [pc, #60]	@ (8005234 <moveForward+0x64>)
 80051f8:	f000 fe45 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051fc:	2200      	movs	r2, #0
 80051fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005202:	480c      	ldr	r0, [pc, #48]	@ (8005234 <moveForward+0x64>)
 8005204:	f000 fe3f 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1满速前进
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2200      	movs	r2, #0
 800520e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2满速前进
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2200      	movs	r2, #0
 8005216:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);//R1满速前进
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005220:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);//L1满速前进
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800522a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800522c:	bf00      	nop
 800522e:	3708      	adds	r7, #8
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40010c00 	.word	0x40010c00

08005238 <moveBackward>:
void moveBackward(TIM_HandleTypeDef *htim)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005240:	2201      	movs	r2, #1
 8005242:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005246:	4815      	ldr	r0, [pc, #84]	@ (800529c <moveBackward+0x64>)
 8005248:	f000 fe1d 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 800524c:	2201      	movs	r2, #1
 800524e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005252:	4812      	ldr	r0, [pc, #72]	@ (800529c <moveBackward+0x64>)
 8005254:	f000 fe17 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005258:	2201      	movs	r2, #1
 800525a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800525e:	480f      	ldr	r0, [pc, #60]	@ (800529c <moveBackward+0x64>)
 8005260:	f000 fe11 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005264:	2201      	movs	r2, #1
 8005266:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800526a:	480c      	ldr	r0, [pc, #48]	@ (800529c <moveBackward+0x64>)
 800526c:	f000 fe0b 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005278:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005282:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2200      	movs	r2, #0
 800528a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2200      	movs	r2, #0
 8005292:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005294:	bf00      	nop
 8005296:	3708      	adds	r7, #8
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40010c00 	.word	0x40010c00

080052a0 <moveLeft>:
void moveLeft(TIM_HandleTypeDef *htim)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80052a8:	2201      	movs	r2, #1
 80052aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80052ae:	4815      	ldr	r0, [pc, #84]	@ (8005304 <moveLeft+0x64>)
 80052b0:	f000 fde9 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80052b4:	2200      	movs	r2, #0
 80052b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80052ba:	4812      	ldr	r0, [pc, #72]	@ (8005304 <moveLeft+0x64>)
 80052bc:	f000 fde3 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80052c0:	2200      	movs	r2, #0
 80052c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80052c6:	480f      	ldr	r0, [pc, #60]	@ (8005304 <moveLeft+0x64>)
 80052c8:	f000 fddd 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80052cc:	2201      	movs	r2, #1
 80052ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052d2:	480c      	ldr	r0, [pc, #48]	@ (8005304 <moveLeft+0x64>)
 80052d4:	f000 fdd7 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80052e0:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2200      	movs	r2, #0
 80052e8:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80052f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2200      	movs	r2, #0
 80052fa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80052fc:	bf00      	nop
 80052fe:	3708      	adds	r7, #8
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40010c00 	.word	0x40010c00

08005308 <moveRight>:
void moveRight(TIM_HandleTypeDef *htim)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005310:	2200      	movs	r2, #0
 8005312:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005316:	4815      	ldr	r0, [pc, #84]	@ (800536c <moveRight+0x64>)
 8005318:	f000 fdb5 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 800531c:	2201      	movs	r2, #1
 800531e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005322:	4812      	ldr	r0, [pc, #72]	@ (800536c <moveRight+0x64>)
 8005324:	f000 fdaf 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005328:	2201      	movs	r2, #1
 800532a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800532e:	480f      	ldr	r0, [pc, #60]	@ (800536c <moveRight+0x64>)
 8005330:	f000 fda9 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005334:	2200      	movs	r2, #0
 8005336:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800533a:	480c      	ldr	r0, [pc, #48]	@ (800536c <moveRight+0x64>)
 800533c:	f000 fda3 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2200      	movs	r2, #0
 8005346:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005350:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2200      	movs	r2, #0
 8005358:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005362:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005364:	bf00      	nop
 8005366:	3708      	adds	r7, #8
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40010c00 	.word	0x40010c00

08005370 <moveTurnLeft>:
void moveTurnLeft(TIM_HandleTypeDef *htim)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005378:	2201      	movs	r2, #1
 800537a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800537e:	4816      	ldr	r0, [pc, #88]	@ (80053d8 <moveTurnLeft+0x68>)
 8005380:	f000 fd81 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005384:	2201      	movs	r2, #1
 8005386:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800538a:	4813      	ldr	r0, [pc, #76]	@ (80053d8 <moveTurnLeft+0x68>)
 800538c:	f000 fd7b 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005390:	2200      	movs	r2, #0
 8005392:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005396:	4810      	ldr	r0, [pc, #64]	@ (80053d8 <moveTurnLeft+0x68>)
 8005398:	f000 fd75 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800539c:	2200      	movs	r2, #0
 800539e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80053a2:	480d      	ldr	r0, [pc, #52]	@ (80053d8 <moveTurnLeft+0x68>)
 80053a4:	f000 fd6f 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80053b0:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80053ba:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80053c4:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80053ce:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80053d0:	bf00      	nop
 80053d2:	3708      	adds	r7, #8
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	40010c00 	.word	0x40010c00

080053dc <moveTurnRight>:
void moveTurnRight(TIM_HandleTypeDef *htim)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80053e4:	2200      	movs	r2, #0
 80053e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80053ea:	4814      	ldr	r0, [pc, #80]	@ (800543c <moveTurnRight+0x60>)
 80053ec:	f000 fd4b 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80053f0:	2200      	movs	r2, #0
 80053f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80053f6:	4811      	ldr	r0, [pc, #68]	@ (800543c <moveTurnRight+0x60>)
 80053f8:	f000 fd45 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80053fc:	2201      	movs	r2, #1
 80053fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005402:	480e      	ldr	r0, [pc, #56]	@ (800543c <moveTurnRight+0x60>)
 8005404:	f000 fd3f 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005408:	2201      	movs	r2, #1
 800540a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800540e:	480b      	ldr	r0, [pc, #44]	@ (800543c <moveTurnRight+0x60>)
 8005410:	f000 fd39 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1满速前进
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2200      	movs	r2, #0
 800541a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2满速前进
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2200      	movs	r2, #0
 8005422:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);//R1满速前进
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2200      	movs	r2, #0
 800542a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);//L1满速前进
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2200      	movs	r2, #0
 8005432:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005434:	bf00      	nop
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	40010c00 	.word	0x40010c00

08005440 <moveForwardslow>:

void moveForwardslow(TIM_HandleTypeDef *htim)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005448:	2200      	movs	r2, #0
 800544a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800544e:	4816      	ldr	r0, [pc, #88]	@ (80054a8 <moveForwardslow+0x68>)
 8005450:	f000 fd19 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005454:	2200      	movs	r2, #0
 8005456:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800545a:	4813      	ldr	r0, [pc, #76]	@ (80054a8 <moveForwardslow+0x68>)
 800545c:	f000 fd13 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005460:	2200      	movs	r2, #0
 8005462:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005466:	4810      	ldr	r0, [pc, #64]	@ (80054a8 <moveForwardslow+0x68>)
 8005468:	f000 fd0d 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800546c:	2200      	movs	r2, #0
 800546e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005472:	480d      	ldr	r0, [pc, #52]	@ (80054a8 <moveForwardslow+0x68>)
 8005474:	f000 fd07 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);//L1满速前进
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005480:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);//L2满速前进
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800548a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);//R1满速前进
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005494:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);//L1满速前进
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800549e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80054a0:	bf00      	nop
 80054a2:	3708      	adds	r7, #8
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	40010c00 	.word	0x40010c00

080054ac <moveTurnLeftslow>:
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
}
void moveTurnLeftslow(TIM_HandleTypeDef *htim)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80054b4:	2201      	movs	r2, #1
 80054b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80054ba:	4816      	ldr	r0, [pc, #88]	@ (8005514 <moveTurnLeftslow+0x68>)
 80054bc:	f000 fce3 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80054c0:	2201      	movs	r2, #1
 80054c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80054c6:	4813      	ldr	r0, [pc, #76]	@ (8005514 <moveTurnLeftslow+0x68>)
 80054c8:	f000 fcdd 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80054cc:	2200      	movs	r2, #0
 80054ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80054d2:	4810      	ldr	r0, [pc, #64]	@ (8005514 <moveTurnLeftslow+0x68>)
 80054d4:	f000 fcd7 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80054d8:	2200      	movs	r2, #0
 80054da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054de:	480d      	ldr	r0, [pc, #52]	@ (8005514 <moveTurnLeftslow+0x68>)
 80054e0:	f000 fcd1 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80054ec:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80054f6:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005500:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800550a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800550c:	bf00      	nop
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40010c00 	.word	0x40010c00

08005518 <moveTurnRightslow>:
void moveTurnRightslow(TIM_HandleTypeDef *htim)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005520:	2200      	movs	r2, #0
 8005522:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005526:	4816      	ldr	r0, [pc, #88]	@ (8005580 <moveTurnRightslow+0x68>)
 8005528:	f000 fcad 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800552c:	2200      	movs	r2, #0
 800552e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005532:	4813      	ldr	r0, [pc, #76]	@ (8005580 <moveTurnRightslow+0x68>)
 8005534:	f000 fca7 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005538:	2201      	movs	r2, #1
 800553a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800553e:	4810      	ldr	r0, [pc, #64]	@ (8005580 <moveTurnRightslow+0x68>)
 8005540:	f000 fca1 	bl	8005e86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005544:	2201      	movs	r2, #1
 8005546:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800554a:	480d      	ldr	r0, [pc, #52]	@ (8005580 <moveTurnRightslow+0x68>)
 800554c:	f000 fc9b 	bl	8005e86 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);//L1满速前进
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005558:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);//L2满速前进
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005562:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);//R1满速前进
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800556c:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);//L1满速前进
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005576:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005578:	bf00      	nop
 800557a:	3708      	adds	r7, #8
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	40010c00 	.word	0x40010c00

08005584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005588:	4b08      	ldr	r3, [pc, #32]	@ (80055ac <HAL_Init+0x28>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a07      	ldr	r2, [pc, #28]	@ (80055ac <HAL_Init+0x28>)
 800558e:	f043 0310 	orr.w	r3, r3, #16
 8005592:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005594:	2003      	movs	r0, #3
 8005596:	f000 f947 	bl	8005828 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800559a:	2000      	movs	r0, #0
 800559c:	f000 f808 	bl	80055b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80055a0:	f7ff f962 	bl	8004868 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	40022000 	.word	0x40022000

080055b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80055b8:	4b12      	ldr	r3, [pc, #72]	@ (8005604 <HAL_InitTick+0x54>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	4b12      	ldr	r3, [pc, #72]	@ (8005608 <HAL_InitTick+0x58>)
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	4619      	mov	r1, r3
 80055c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80055c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80055ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 f95f 	bl	8005892 <HAL_SYSTICK_Config>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e00e      	b.n	80055fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2b0f      	cmp	r3, #15
 80055e2:	d80a      	bhi.n	80055fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055e4:	2200      	movs	r2, #0
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ec:	f000 f927 	bl	800583e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80055f0:	4a06      	ldr	r2, [pc, #24]	@ (800560c <HAL_InitTick+0x5c>)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
 80055f8:	e000      	b.n	80055fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3708      	adds	r7, #8
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	20000038 	.word	0x20000038
 8005608:	20000040 	.word	0x20000040
 800560c:	2000003c 	.word	0x2000003c

08005610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005610:	b480      	push	{r7}
 8005612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005614:	4b05      	ldr	r3, [pc, #20]	@ (800562c <HAL_IncTick+0x1c>)
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	461a      	mov	r2, r3
 800561a:	4b05      	ldr	r3, [pc, #20]	@ (8005630 <HAL_IncTick+0x20>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4413      	add	r3, r2
 8005620:	4a03      	ldr	r2, [pc, #12]	@ (8005630 <HAL_IncTick+0x20>)
 8005622:	6013      	str	r3, [r2, #0]
}
 8005624:	bf00      	nop
 8005626:	46bd      	mov	sp, r7
 8005628:	bc80      	pop	{r7}
 800562a:	4770      	bx	lr
 800562c:	20000040 	.word	0x20000040
 8005630:	20000280 	.word	0x20000280

08005634 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005634:	b480      	push	{r7}
 8005636:	af00      	add	r7, sp, #0
  return uwTick;
 8005638:	4b02      	ldr	r3, [pc, #8]	@ (8005644 <HAL_GetTick+0x10>)
 800563a:	681b      	ldr	r3, [r3, #0]
}
 800563c:	4618      	mov	r0, r3
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr
 8005644:	20000280 	.word	0x20000280

08005648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005650:	f7ff fff0 	bl	8005634 <HAL_GetTick>
 8005654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005660:	d005      	beq.n	800566e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005662:	4b0a      	ldr	r3, [pc, #40]	@ (800568c <HAL_Delay+0x44>)
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	4413      	add	r3, r2
 800566c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800566e:	bf00      	nop
 8005670:	f7ff ffe0 	bl	8005634 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	429a      	cmp	r2, r3
 800567e:	d8f7      	bhi.n	8005670 <HAL_Delay+0x28>
  {
  }
}
 8005680:	bf00      	nop
 8005682:	bf00      	nop
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	20000040 	.word	0x20000040

08005690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005690:	b480      	push	{r7}
 8005692:	b085      	sub	sp, #20
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f003 0307 	and.w	r3, r3, #7
 800569e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056a0:	4b0c      	ldr	r3, [pc, #48]	@ (80056d4 <__NVIC_SetPriorityGrouping+0x44>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80056ac:	4013      	ands	r3, r2
 80056ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80056bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056c2:	4a04      	ldr	r2, [pc, #16]	@ (80056d4 <__NVIC_SetPriorityGrouping+0x44>)
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	60d3      	str	r3, [r2, #12]
}
 80056c8:	bf00      	nop
 80056ca:	3714      	adds	r7, #20
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bc80      	pop	{r7}
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	e000ed00 	.word	0xe000ed00

080056d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056dc:	4b04      	ldr	r3, [pc, #16]	@ (80056f0 <__NVIC_GetPriorityGrouping+0x18>)
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	0a1b      	lsrs	r3, r3, #8
 80056e2:	f003 0307 	and.w	r3, r3, #7
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bc80      	pop	{r7}
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	e000ed00 	.word	0xe000ed00

080056f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	4603      	mov	r3, r0
 80056fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005702:	2b00      	cmp	r3, #0
 8005704:	db0b      	blt.n	800571e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005706:	79fb      	ldrb	r3, [r7, #7]
 8005708:	f003 021f 	and.w	r2, r3, #31
 800570c:	4906      	ldr	r1, [pc, #24]	@ (8005728 <__NVIC_EnableIRQ+0x34>)
 800570e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005712:	095b      	lsrs	r3, r3, #5
 8005714:	2001      	movs	r0, #1
 8005716:	fa00 f202 	lsl.w	r2, r0, r2
 800571a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800571e:	bf00      	nop
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	bc80      	pop	{r7}
 8005726:	4770      	bx	lr
 8005728:	e000e100 	.word	0xe000e100

0800572c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	6039      	str	r1, [r7, #0]
 8005736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573c:	2b00      	cmp	r3, #0
 800573e:	db0a      	blt.n	8005756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	b2da      	uxtb	r2, r3
 8005744:	490c      	ldr	r1, [pc, #48]	@ (8005778 <__NVIC_SetPriority+0x4c>)
 8005746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800574a:	0112      	lsls	r2, r2, #4
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	440b      	add	r3, r1
 8005750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005754:	e00a      	b.n	800576c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	b2da      	uxtb	r2, r3
 800575a:	4908      	ldr	r1, [pc, #32]	@ (800577c <__NVIC_SetPriority+0x50>)
 800575c:	79fb      	ldrb	r3, [r7, #7]
 800575e:	f003 030f 	and.w	r3, r3, #15
 8005762:	3b04      	subs	r3, #4
 8005764:	0112      	lsls	r2, r2, #4
 8005766:	b2d2      	uxtb	r2, r2
 8005768:	440b      	add	r3, r1
 800576a:	761a      	strb	r2, [r3, #24]
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	bc80      	pop	{r7}
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	e000e100 	.word	0xe000e100
 800577c:	e000ed00 	.word	0xe000ed00

08005780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005780:	b480      	push	{r7}
 8005782:	b089      	sub	sp, #36	@ 0x24
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f003 0307 	and.w	r3, r3, #7
 8005792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	f1c3 0307 	rsb	r3, r3, #7
 800579a:	2b04      	cmp	r3, #4
 800579c:	bf28      	it	cs
 800579e:	2304      	movcs	r3, #4
 80057a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	3304      	adds	r3, #4
 80057a6:	2b06      	cmp	r3, #6
 80057a8:	d902      	bls.n	80057b0 <NVIC_EncodePriority+0x30>
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	3b03      	subs	r3, #3
 80057ae:	e000      	b.n	80057b2 <NVIC_EncodePriority+0x32>
 80057b0:	2300      	movs	r3, #0
 80057b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057b4:	f04f 32ff 	mov.w	r2, #4294967295
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	fa02 f303 	lsl.w	r3, r2, r3
 80057be:	43da      	mvns	r2, r3
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	401a      	ands	r2, r3
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057c8:	f04f 31ff 	mov.w	r1, #4294967295
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	fa01 f303 	lsl.w	r3, r1, r3
 80057d2:	43d9      	mvns	r1, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057d8:	4313      	orrs	r3, r2
         );
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3724      	adds	r7, #36	@ 0x24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bc80      	pop	{r7}
 80057e2:	4770      	bx	lr

080057e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	3b01      	subs	r3, #1
 80057f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057f4:	d301      	bcc.n	80057fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057f6:	2301      	movs	r3, #1
 80057f8:	e00f      	b.n	800581a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005824 <SysTick_Config+0x40>)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	3b01      	subs	r3, #1
 8005800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005802:	210f      	movs	r1, #15
 8005804:	f04f 30ff 	mov.w	r0, #4294967295
 8005808:	f7ff ff90 	bl	800572c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800580c:	4b05      	ldr	r3, [pc, #20]	@ (8005824 <SysTick_Config+0x40>)
 800580e:	2200      	movs	r2, #0
 8005810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005812:	4b04      	ldr	r3, [pc, #16]	@ (8005824 <SysTick_Config+0x40>)
 8005814:	2207      	movs	r2, #7
 8005816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3708      	adds	r7, #8
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	e000e010 	.word	0xe000e010

08005828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f7ff ff2d 	bl	8005690 <__NVIC_SetPriorityGrouping>
}
 8005836:	bf00      	nop
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800583e:	b580      	push	{r7, lr}
 8005840:	b086      	sub	sp, #24
 8005842:	af00      	add	r7, sp, #0
 8005844:	4603      	mov	r3, r0
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	607a      	str	r2, [r7, #4]
 800584a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005850:	f7ff ff42 	bl	80056d8 <__NVIC_GetPriorityGrouping>
 8005854:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	6978      	ldr	r0, [r7, #20]
 800585c:	f7ff ff90 	bl	8005780 <NVIC_EncodePriority>
 8005860:	4602      	mov	r2, r0
 8005862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005866:	4611      	mov	r1, r2
 8005868:	4618      	mov	r0, r3
 800586a:	f7ff ff5f 	bl	800572c <__NVIC_SetPriority>
}
 800586e:	bf00      	nop
 8005870:	3718      	adds	r7, #24
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}

08005876 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b082      	sub	sp, #8
 800587a:	af00      	add	r7, sp, #0
 800587c:	4603      	mov	r3, r0
 800587e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005884:	4618      	mov	r0, r3
 8005886:	f7ff ff35 	bl	80056f4 <__NVIC_EnableIRQ>
}
 800588a:	bf00      	nop
 800588c:	3708      	adds	r7, #8
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b082      	sub	sp, #8
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff ffa2 	bl	80057e4 <SysTick_Config>
 80058a0:	4603      	mov	r3, r0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3708      	adds	r7, #8
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058aa:	b480      	push	{r7}
 80058ac:	b085      	sub	sp, #20
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d008      	beq.n	80058d4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2204      	movs	r2, #4
 80058c6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e020      	b.n	8005916 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 020e 	bic.w	r2, r2, #14
 80058e2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f022 0201 	bic.w	r2, r2, #1
 80058f2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058fc:	2101      	movs	r1, #1
 80058fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005902:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005914:	7bfb      	ldrb	r3, [r7, #15]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3714      	adds	r7, #20
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d005      	beq.n	8005944 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2204      	movs	r2, #4
 800593c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	73fb      	strb	r3, [r7, #15]
 8005942:	e0d6      	b.n	8005af2 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 020e 	bic.w	r2, r2, #14
 8005952:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f022 0201 	bic.w	r2, r2, #1
 8005962:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	461a      	mov	r2, r3
 800596a:	4b64      	ldr	r3, [pc, #400]	@ (8005afc <HAL_DMA_Abort_IT+0x1dc>)
 800596c:	429a      	cmp	r2, r3
 800596e:	d958      	bls.n	8005a22 <HAL_DMA_Abort_IT+0x102>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a62      	ldr	r2, [pc, #392]	@ (8005b00 <HAL_DMA_Abort_IT+0x1e0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d04f      	beq.n	8005a1a <HAL_DMA_Abort_IT+0xfa>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a61      	ldr	r2, [pc, #388]	@ (8005b04 <HAL_DMA_Abort_IT+0x1e4>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d048      	beq.n	8005a16 <HAL_DMA_Abort_IT+0xf6>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a5f      	ldr	r2, [pc, #380]	@ (8005b08 <HAL_DMA_Abort_IT+0x1e8>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d040      	beq.n	8005a10 <HAL_DMA_Abort_IT+0xf0>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a5e      	ldr	r2, [pc, #376]	@ (8005b0c <HAL_DMA_Abort_IT+0x1ec>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d038      	beq.n	8005a0a <HAL_DMA_Abort_IT+0xea>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a5c      	ldr	r2, [pc, #368]	@ (8005b10 <HAL_DMA_Abort_IT+0x1f0>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d030      	beq.n	8005a04 <HAL_DMA_Abort_IT+0xe4>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a5b      	ldr	r2, [pc, #364]	@ (8005b14 <HAL_DMA_Abort_IT+0x1f4>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d028      	beq.n	80059fe <HAL_DMA_Abort_IT+0xde>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a52      	ldr	r2, [pc, #328]	@ (8005afc <HAL_DMA_Abort_IT+0x1dc>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d020      	beq.n	80059f8 <HAL_DMA_Abort_IT+0xd8>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a57      	ldr	r2, [pc, #348]	@ (8005b18 <HAL_DMA_Abort_IT+0x1f8>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d019      	beq.n	80059f4 <HAL_DMA_Abort_IT+0xd4>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a55      	ldr	r2, [pc, #340]	@ (8005b1c <HAL_DMA_Abort_IT+0x1fc>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d012      	beq.n	80059f0 <HAL_DMA_Abort_IT+0xd0>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a54      	ldr	r2, [pc, #336]	@ (8005b20 <HAL_DMA_Abort_IT+0x200>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00a      	beq.n	80059ea <HAL_DMA_Abort_IT+0xca>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a52      	ldr	r2, [pc, #328]	@ (8005b24 <HAL_DMA_Abort_IT+0x204>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d102      	bne.n	80059e4 <HAL_DMA_Abort_IT+0xc4>
 80059de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059e2:	e01b      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 80059e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80059e8:	e018      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 80059ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059ee:	e015      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 80059f0:	2310      	movs	r3, #16
 80059f2:	e013      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e011      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 80059f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059fc:	e00e      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 80059fe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005a02:	e00b      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 8005a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005a08:	e008      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 8005a0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a0e:	e005      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 8005a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a14:	e002      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 8005a16:	2310      	movs	r3, #16
 8005a18:	e000      	b.n	8005a1c <HAL_DMA_Abort_IT+0xfc>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	4a42      	ldr	r2, [pc, #264]	@ (8005b28 <HAL_DMA_Abort_IT+0x208>)
 8005a1e:	6053      	str	r3, [r2, #4]
 8005a20:	e057      	b.n	8005ad2 <HAL_DMA_Abort_IT+0x1b2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a36      	ldr	r2, [pc, #216]	@ (8005b00 <HAL_DMA_Abort_IT+0x1e0>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d04f      	beq.n	8005acc <HAL_DMA_Abort_IT+0x1ac>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a34      	ldr	r2, [pc, #208]	@ (8005b04 <HAL_DMA_Abort_IT+0x1e4>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d048      	beq.n	8005ac8 <HAL_DMA_Abort_IT+0x1a8>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a33      	ldr	r2, [pc, #204]	@ (8005b08 <HAL_DMA_Abort_IT+0x1e8>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d040      	beq.n	8005ac2 <HAL_DMA_Abort_IT+0x1a2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a31      	ldr	r2, [pc, #196]	@ (8005b0c <HAL_DMA_Abort_IT+0x1ec>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d038      	beq.n	8005abc <HAL_DMA_Abort_IT+0x19c>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a30      	ldr	r2, [pc, #192]	@ (8005b10 <HAL_DMA_Abort_IT+0x1f0>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d030      	beq.n	8005ab6 <HAL_DMA_Abort_IT+0x196>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a2e      	ldr	r2, [pc, #184]	@ (8005b14 <HAL_DMA_Abort_IT+0x1f4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d028      	beq.n	8005ab0 <HAL_DMA_Abort_IT+0x190>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a26      	ldr	r2, [pc, #152]	@ (8005afc <HAL_DMA_Abort_IT+0x1dc>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d020      	beq.n	8005aaa <HAL_DMA_Abort_IT+0x18a>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8005b18 <HAL_DMA_Abort_IT+0x1f8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d019      	beq.n	8005aa6 <HAL_DMA_Abort_IT+0x186>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a29      	ldr	r2, [pc, #164]	@ (8005b1c <HAL_DMA_Abort_IT+0x1fc>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d012      	beq.n	8005aa2 <HAL_DMA_Abort_IT+0x182>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a27      	ldr	r2, [pc, #156]	@ (8005b20 <HAL_DMA_Abort_IT+0x200>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00a      	beq.n	8005a9c <HAL_DMA_Abort_IT+0x17c>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a26      	ldr	r2, [pc, #152]	@ (8005b24 <HAL_DMA_Abort_IT+0x204>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d102      	bne.n	8005a96 <HAL_DMA_Abort_IT+0x176>
 8005a90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a94:	e01b      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005a96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005a9a:	e018      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005a9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005aa0:	e015      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005aa2:	2310      	movs	r3, #16
 8005aa4:	e013      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e011      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005aaa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005aae:	e00e      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005ab0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005ab4:	e00b      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005ab6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005aba:	e008      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005abc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ac0:	e005      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005ac2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ac6:	e002      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005ac8:	2310      	movs	r3, #16
 8005aca:	e000      	b.n	8005ace <HAL_DMA_Abort_IT+0x1ae>
 8005acc:	2301      	movs	r3, #1
 8005ace:	4a17      	ldr	r2, [pc, #92]	@ (8005b2c <HAL_DMA_Abort_IT+0x20c>)
 8005ad0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	4798      	blx	r3
    } 
  }
  return status;
 8005af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	40020080 	.word	0x40020080
 8005b00:	40020008 	.word	0x40020008
 8005b04:	4002001c 	.word	0x4002001c
 8005b08:	40020030 	.word	0x40020030
 8005b0c:	40020044 	.word	0x40020044
 8005b10:	40020058 	.word	0x40020058
 8005b14:	4002006c 	.word	0x4002006c
 8005b18:	40020408 	.word	0x40020408
 8005b1c:	4002041c 	.word	0x4002041c
 8005b20:	40020430 	.word	0x40020430
 8005b24:	40020444 	.word	0x40020444
 8005b28:	40020400 	.word	0x40020400
 8005b2c:	40020000 	.word	0x40020000

08005b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b08b      	sub	sp, #44	@ 0x2c
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b42:	e179      	b.n	8005e38 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005b44:	2201      	movs	r2, #1
 8005b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b48:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69fa      	ldr	r2, [r7, #28]
 8005b54:	4013      	ands	r3, r2
 8005b56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	f040 8168 	bne.w	8005e32 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	4a96      	ldr	r2, [pc, #600]	@ (8005dc0 <HAL_GPIO_Init+0x290>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d05e      	beq.n	8005c2a <HAL_GPIO_Init+0xfa>
 8005b6c:	4a94      	ldr	r2, [pc, #592]	@ (8005dc0 <HAL_GPIO_Init+0x290>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d875      	bhi.n	8005c5e <HAL_GPIO_Init+0x12e>
 8005b72:	4a94      	ldr	r2, [pc, #592]	@ (8005dc4 <HAL_GPIO_Init+0x294>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d058      	beq.n	8005c2a <HAL_GPIO_Init+0xfa>
 8005b78:	4a92      	ldr	r2, [pc, #584]	@ (8005dc4 <HAL_GPIO_Init+0x294>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d86f      	bhi.n	8005c5e <HAL_GPIO_Init+0x12e>
 8005b7e:	4a92      	ldr	r2, [pc, #584]	@ (8005dc8 <HAL_GPIO_Init+0x298>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d052      	beq.n	8005c2a <HAL_GPIO_Init+0xfa>
 8005b84:	4a90      	ldr	r2, [pc, #576]	@ (8005dc8 <HAL_GPIO_Init+0x298>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d869      	bhi.n	8005c5e <HAL_GPIO_Init+0x12e>
 8005b8a:	4a90      	ldr	r2, [pc, #576]	@ (8005dcc <HAL_GPIO_Init+0x29c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d04c      	beq.n	8005c2a <HAL_GPIO_Init+0xfa>
 8005b90:	4a8e      	ldr	r2, [pc, #568]	@ (8005dcc <HAL_GPIO_Init+0x29c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d863      	bhi.n	8005c5e <HAL_GPIO_Init+0x12e>
 8005b96:	4a8e      	ldr	r2, [pc, #568]	@ (8005dd0 <HAL_GPIO_Init+0x2a0>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d046      	beq.n	8005c2a <HAL_GPIO_Init+0xfa>
 8005b9c:	4a8c      	ldr	r2, [pc, #560]	@ (8005dd0 <HAL_GPIO_Init+0x2a0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d85d      	bhi.n	8005c5e <HAL_GPIO_Init+0x12e>
 8005ba2:	2b12      	cmp	r3, #18
 8005ba4:	d82a      	bhi.n	8005bfc <HAL_GPIO_Init+0xcc>
 8005ba6:	2b12      	cmp	r3, #18
 8005ba8:	d859      	bhi.n	8005c5e <HAL_GPIO_Init+0x12e>
 8005baa:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb0 <HAL_GPIO_Init+0x80>)
 8005bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb0:	08005c2b 	.word	0x08005c2b
 8005bb4:	08005c05 	.word	0x08005c05
 8005bb8:	08005c17 	.word	0x08005c17
 8005bbc:	08005c59 	.word	0x08005c59
 8005bc0:	08005c5f 	.word	0x08005c5f
 8005bc4:	08005c5f 	.word	0x08005c5f
 8005bc8:	08005c5f 	.word	0x08005c5f
 8005bcc:	08005c5f 	.word	0x08005c5f
 8005bd0:	08005c5f 	.word	0x08005c5f
 8005bd4:	08005c5f 	.word	0x08005c5f
 8005bd8:	08005c5f 	.word	0x08005c5f
 8005bdc:	08005c5f 	.word	0x08005c5f
 8005be0:	08005c5f 	.word	0x08005c5f
 8005be4:	08005c5f 	.word	0x08005c5f
 8005be8:	08005c5f 	.word	0x08005c5f
 8005bec:	08005c5f 	.word	0x08005c5f
 8005bf0:	08005c5f 	.word	0x08005c5f
 8005bf4:	08005c0d 	.word	0x08005c0d
 8005bf8:	08005c21 	.word	0x08005c21
 8005bfc:	4a75      	ldr	r2, [pc, #468]	@ (8005dd4 <HAL_GPIO_Init+0x2a4>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d013      	beq.n	8005c2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005c02:	e02c      	b.n	8005c5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	623b      	str	r3, [r7, #32]
          break;
 8005c0a:	e029      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	3304      	adds	r3, #4
 8005c12:	623b      	str	r3, [r7, #32]
          break;
 8005c14:	e024      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	623b      	str	r3, [r7, #32]
          break;
 8005c1e:	e01f      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	330c      	adds	r3, #12
 8005c26:	623b      	str	r3, [r7, #32]
          break;
 8005c28:	e01a      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d102      	bne.n	8005c38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005c32:	2304      	movs	r3, #4
 8005c34:	623b      	str	r3, [r7, #32]
          break;
 8005c36:	e013      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d105      	bne.n	8005c4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005c40:	2308      	movs	r3, #8
 8005c42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	69fa      	ldr	r2, [r7, #28]
 8005c48:	611a      	str	r2, [r3, #16]
          break;
 8005c4a:	e009      	b.n	8005c60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005c4c:	2308      	movs	r3, #8
 8005c4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	615a      	str	r2, [r3, #20]
          break;
 8005c56:	e003      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	623b      	str	r3, [r7, #32]
          break;
 8005c5c:	e000      	b.n	8005c60 <HAL_GPIO_Init+0x130>
          break;
 8005c5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	2bff      	cmp	r3, #255	@ 0xff
 8005c64:	d801      	bhi.n	8005c6a <HAL_GPIO_Init+0x13a>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	e001      	b.n	8005c6e <HAL_GPIO_Init+0x13e>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	3304      	adds	r3, #4
 8005c6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	2bff      	cmp	r3, #255	@ 0xff
 8005c74:	d802      	bhi.n	8005c7c <HAL_GPIO_Init+0x14c>
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	e002      	b.n	8005c82 <HAL_GPIO_Init+0x152>
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7e:	3b08      	subs	r3, #8
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	210f      	movs	r1, #15
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c90:	43db      	mvns	r3, r3
 8005c92:	401a      	ands	r2, r3
 8005c94:	6a39      	ldr	r1, [r7, #32]
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	fa01 f303 	lsl.w	r3, r1, r3
 8005c9c:	431a      	orrs	r2, r3
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 80c1 	beq.w	8005e32 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005cb0:	4b49      	ldr	r3, [pc, #292]	@ (8005dd8 <HAL_GPIO_Init+0x2a8>)
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	4a48      	ldr	r2, [pc, #288]	@ (8005dd8 <HAL_GPIO_Init+0x2a8>)
 8005cb6:	f043 0301 	orr.w	r3, r3, #1
 8005cba:	6193      	str	r3, [r2, #24]
 8005cbc:	4b46      	ldr	r3, [pc, #280]	@ (8005dd8 <HAL_GPIO_Init+0x2a8>)
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	f003 0301 	and.w	r3, r3, #1
 8005cc4:	60bb      	str	r3, [r7, #8]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005cc8:	4a44      	ldr	r2, [pc, #272]	@ (8005ddc <HAL_GPIO_Init+0x2ac>)
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	089b      	lsrs	r3, r3, #2
 8005cce:	3302      	adds	r3, #2
 8005cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	f003 0303 	and.w	r3, r3, #3
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	220f      	movs	r2, #15
 8005ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce4:	43db      	mvns	r3, r3
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a3c      	ldr	r2, [pc, #240]	@ (8005de0 <HAL_GPIO_Init+0x2b0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d01f      	beq.n	8005d34 <HAL_GPIO_Init+0x204>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a3b      	ldr	r2, [pc, #236]	@ (8005de4 <HAL_GPIO_Init+0x2b4>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d019      	beq.n	8005d30 <HAL_GPIO_Init+0x200>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a3a      	ldr	r2, [pc, #232]	@ (8005de8 <HAL_GPIO_Init+0x2b8>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d013      	beq.n	8005d2c <HAL_GPIO_Init+0x1fc>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a39      	ldr	r2, [pc, #228]	@ (8005dec <HAL_GPIO_Init+0x2bc>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d00d      	beq.n	8005d28 <HAL_GPIO_Init+0x1f8>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a38      	ldr	r2, [pc, #224]	@ (8005df0 <HAL_GPIO_Init+0x2c0>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d007      	beq.n	8005d24 <HAL_GPIO_Init+0x1f4>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a37      	ldr	r2, [pc, #220]	@ (8005df4 <HAL_GPIO_Init+0x2c4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d101      	bne.n	8005d20 <HAL_GPIO_Init+0x1f0>
 8005d1c:	2305      	movs	r3, #5
 8005d1e:	e00a      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d20:	2306      	movs	r3, #6
 8005d22:	e008      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d24:	2304      	movs	r3, #4
 8005d26:	e006      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e004      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e002      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d30:	2301      	movs	r3, #1
 8005d32:	e000      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d34:	2300      	movs	r3, #0
 8005d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d38:	f002 0203 	and.w	r2, r2, #3
 8005d3c:	0092      	lsls	r2, r2, #2
 8005d3e:	4093      	lsls	r3, r2
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005d46:	4925      	ldr	r1, [pc, #148]	@ (8005ddc <HAL_GPIO_Init+0x2ac>)
 8005d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4a:	089b      	lsrs	r3, r3, #2
 8005d4c:	3302      	adds	r3, #2
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d006      	beq.n	8005d6e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005d60:	4b25      	ldr	r3, [pc, #148]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	4924      	ldr	r1, [pc, #144]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	608b      	str	r3, [r1, #8]
 8005d6c:	e006      	b.n	8005d7c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005d6e:	4b22      	ldr	r3, [pc, #136]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	43db      	mvns	r3, r3
 8005d76:	4920      	ldr	r1, [pc, #128]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d006      	beq.n	8005d96 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005d88:	4b1b      	ldr	r3, [pc, #108]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	491a      	ldr	r1, [pc, #104]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	60cb      	str	r3, [r1, #12]
 8005d94:	e006      	b.n	8005da4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005d96:	4b18      	ldr	r3, [pc, #96]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	4916      	ldr	r1, [pc, #88]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005da0:	4013      	ands	r3, r2
 8005da2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d025      	beq.n	8005dfc <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005db0:	4b11      	ldr	r3, [pc, #68]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	4910      	ldr	r1, [pc, #64]	@ (8005df8 <HAL_GPIO_Init+0x2c8>)
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	604b      	str	r3, [r1, #4]
 8005dbc:	e025      	b.n	8005e0a <HAL_GPIO_Init+0x2da>
 8005dbe:	bf00      	nop
 8005dc0:	10320000 	.word	0x10320000
 8005dc4:	10310000 	.word	0x10310000
 8005dc8:	10220000 	.word	0x10220000
 8005dcc:	10210000 	.word	0x10210000
 8005dd0:	10120000 	.word	0x10120000
 8005dd4:	10110000 	.word	0x10110000
 8005dd8:	40021000 	.word	0x40021000
 8005ddc:	40010000 	.word	0x40010000
 8005de0:	40010800 	.word	0x40010800
 8005de4:	40010c00 	.word	0x40010c00
 8005de8:	40011000 	.word	0x40011000
 8005dec:	40011400 	.word	0x40011400
 8005df0:	40011800 	.word	0x40011800
 8005df4:	40011c00 	.word	0x40011c00
 8005df8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005dfc:	4b15      	ldr	r3, [pc, #84]	@ (8005e54 <HAL_GPIO_Init+0x324>)
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	43db      	mvns	r3, r3
 8005e04:	4913      	ldr	r1, [pc, #76]	@ (8005e54 <HAL_GPIO_Init+0x324>)
 8005e06:	4013      	ands	r3, r2
 8005e08:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d006      	beq.n	8005e24 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005e16:	4b0f      	ldr	r3, [pc, #60]	@ (8005e54 <HAL_GPIO_Init+0x324>)
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	490e      	ldr	r1, [pc, #56]	@ (8005e54 <HAL_GPIO_Init+0x324>)
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	600b      	str	r3, [r1, #0]
 8005e22:	e006      	b.n	8005e32 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005e24:	4b0b      	ldr	r3, [pc, #44]	@ (8005e54 <HAL_GPIO_Init+0x324>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	43db      	mvns	r3, r3
 8005e2c:	4909      	ldr	r1, [pc, #36]	@ (8005e54 <HAL_GPIO_Init+0x324>)
 8005e2e:	4013      	ands	r3, r2
 8005e30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	3301      	adds	r3, #1
 8005e36:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f47f ae7e 	bne.w	8005b44 <HAL_GPIO_Init+0x14>
  }
}
 8005e48:	bf00      	nop
 8005e4a:	bf00      	nop
 8005e4c:	372c      	adds	r7, #44	@ 0x2c
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bc80      	pop	{r7}
 8005e52:	4770      	bx	lr
 8005e54:	40010400 	.word	0x40010400

08005e58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	460b      	mov	r3, r1
 8005e62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	689a      	ldr	r2, [r3, #8]
 8005e68:	887b      	ldrh	r3, [r7, #2]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d002      	beq.n	8005e76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e70:	2301      	movs	r3, #1
 8005e72:	73fb      	strb	r3, [r7, #15]
 8005e74:	e001      	b.n	8005e7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e76:	2300      	movs	r3, #0
 8005e78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bc80      	pop	{r7}
 8005e84:	4770      	bx	lr

08005e86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b083      	sub	sp, #12
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	807b      	strh	r3, [r7, #2]
 8005e92:	4613      	mov	r3, r2
 8005e94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e96:	787b      	ldrb	r3, [r7, #1]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d003      	beq.n	8005ea4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e9c:	887a      	ldrh	r2, [r7, #2]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005ea2:	e003      	b.n	8005eac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005ea4:	887b      	ldrh	r3, [r7, #2]
 8005ea6:	041a      	lsls	r2, r3, #16
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	611a      	str	r2, [r3, #16]
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc80      	pop	{r7}
 8005eb4:	4770      	bx	lr
	...

08005eb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ec2:	4b08      	ldr	r3, [pc, #32]	@ (8005ee4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ec4:	695a      	ldr	r2, [r3, #20]
 8005ec6:	88fb      	ldrh	r3, [r7, #6]
 8005ec8:	4013      	ands	r3, r2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d006      	beq.n	8005edc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ece:	4a05      	ldr	r2, [pc, #20]	@ (8005ee4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ed0:	88fb      	ldrh	r3, [r7, #6]
 8005ed2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ed4:	88fb      	ldrh	r3, [r7, #6]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fe fd42 	bl	8004960 <HAL_GPIO_EXTI_Callback>
  }
}
 8005edc:	bf00      	nop
 8005ede:	3708      	adds	r7, #8
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	40010400 	.word	0x40010400

08005ee8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e12b      	b.n	8006152 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7fb fb1e 	bl	8001550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2224      	movs	r2, #36	@ 0x24
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0201 	bic.w	r2, r2, #1
 8005f2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005f4c:	f001 f83c 	bl	8006fc8 <HAL_RCC_GetPCLK1Freq>
 8005f50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	4a81      	ldr	r2, [pc, #516]	@ (800615c <HAL_I2C_Init+0x274>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d807      	bhi.n	8005f6c <HAL_I2C_Init+0x84>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4a80      	ldr	r2, [pc, #512]	@ (8006160 <HAL_I2C_Init+0x278>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	bf94      	ite	ls
 8005f64:	2301      	movls	r3, #1
 8005f66:	2300      	movhi	r3, #0
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	e006      	b.n	8005f7a <HAL_I2C_Init+0x92>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	4a7d      	ldr	r2, [pc, #500]	@ (8006164 <HAL_I2C_Init+0x27c>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	bf94      	ite	ls
 8005f74:	2301      	movls	r3, #1
 8005f76:	2300      	movhi	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d001      	beq.n	8005f82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e0e7      	b.n	8006152 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4a78      	ldr	r2, [pc, #480]	@ (8006168 <HAL_I2C_Init+0x280>)
 8005f86:	fba2 2303 	umull	r2, r3, r2, r3
 8005f8a:	0c9b      	lsrs	r3, r3, #18
 8005f8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68ba      	ldr	r2, [r7, #8]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	6a1b      	ldr	r3, [r3, #32]
 8005fa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	4a6a      	ldr	r2, [pc, #424]	@ (800615c <HAL_I2C_Init+0x274>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d802      	bhi.n	8005fbc <HAL_I2C_Init+0xd4>
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	e009      	b.n	8005fd0 <HAL_I2C_Init+0xe8>
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005fc2:	fb02 f303 	mul.w	r3, r2, r3
 8005fc6:	4a69      	ldr	r2, [pc, #420]	@ (800616c <HAL_I2C_Init+0x284>)
 8005fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fcc:	099b      	lsrs	r3, r3, #6
 8005fce:	3301      	adds	r3, #1
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6812      	ldr	r2, [r2, #0]
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005fe2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	495c      	ldr	r1, [pc, #368]	@ (800615c <HAL_I2C_Init+0x274>)
 8005fec:	428b      	cmp	r3, r1
 8005fee:	d819      	bhi.n	8006024 <HAL_I2C_Init+0x13c>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	1e59      	subs	r1, r3, #1
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ffe:	1c59      	adds	r1, r3, #1
 8006000:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006004:	400b      	ands	r3, r1
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00a      	beq.n	8006020 <HAL_I2C_Init+0x138>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	1e59      	subs	r1, r3, #1
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	005b      	lsls	r3, r3, #1
 8006014:	fbb1 f3f3 	udiv	r3, r1, r3
 8006018:	3301      	adds	r3, #1
 800601a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800601e:	e051      	b.n	80060c4 <HAL_I2C_Init+0x1dc>
 8006020:	2304      	movs	r3, #4
 8006022:	e04f      	b.n	80060c4 <HAL_I2C_Init+0x1dc>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d111      	bne.n	8006050 <HAL_I2C_Init+0x168>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	1e58      	subs	r0, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6859      	ldr	r1, [r3, #4]
 8006034:	460b      	mov	r3, r1
 8006036:	005b      	lsls	r3, r3, #1
 8006038:	440b      	add	r3, r1
 800603a:	fbb0 f3f3 	udiv	r3, r0, r3
 800603e:	3301      	adds	r3, #1
 8006040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006044:	2b00      	cmp	r3, #0
 8006046:	bf0c      	ite	eq
 8006048:	2301      	moveq	r3, #1
 800604a:	2300      	movne	r3, #0
 800604c:	b2db      	uxtb	r3, r3
 800604e:	e012      	b.n	8006076 <HAL_I2C_Init+0x18e>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	1e58      	subs	r0, r3, #1
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6859      	ldr	r1, [r3, #4]
 8006058:	460b      	mov	r3, r1
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	440b      	add	r3, r1
 800605e:	0099      	lsls	r1, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	fbb0 f3f3 	udiv	r3, r0, r3
 8006066:	3301      	adds	r3, #1
 8006068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800606c:	2b00      	cmp	r3, #0
 800606e:	bf0c      	ite	eq
 8006070:	2301      	moveq	r3, #1
 8006072:	2300      	movne	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <HAL_I2C_Init+0x196>
 800607a:	2301      	movs	r3, #1
 800607c:	e022      	b.n	80060c4 <HAL_I2C_Init+0x1dc>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d10e      	bne.n	80060a4 <HAL_I2C_Init+0x1bc>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	1e58      	subs	r0, r3, #1
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6859      	ldr	r1, [r3, #4]
 800608e:	460b      	mov	r3, r1
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	440b      	add	r3, r1
 8006094:	fbb0 f3f3 	udiv	r3, r0, r3
 8006098:	3301      	adds	r3, #1
 800609a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800609e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060a2:	e00f      	b.n	80060c4 <HAL_I2C_Init+0x1dc>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	1e58      	subs	r0, r3, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6859      	ldr	r1, [r3, #4]
 80060ac:	460b      	mov	r3, r1
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	440b      	add	r3, r1
 80060b2:	0099      	lsls	r1, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80060ba:	3301      	adds	r3, #1
 80060bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80060c4:	6879      	ldr	r1, [r7, #4]
 80060c6:	6809      	ldr	r1, [r1, #0]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	69da      	ldr	r2, [r3, #28]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	431a      	orrs	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80060f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	6911      	ldr	r1, [r2, #16]
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	68d2      	ldr	r2, [r2, #12]
 80060fe:	4311      	orrs	r1, r2
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6812      	ldr	r2, [r2, #0]
 8006104:	430b      	orrs	r3, r1
 8006106:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	695a      	ldr	r2, [r3, #20]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	431a      	orrs	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f042 0201 	orr.w	r2, r2, #1
 8006132:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	000186a0 	.word	0x000186a0
 8006160:	001e847f 	.word	0x001e847f
 8006164:	003d08ff 	.word	0x003d08ff
 8006168:	431bde83 	.word	0x431bde83
 800616c:	10624dd3 	.word	0x10624dd3

08006170 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b088      	sub	sp, #32
 8006174:	af02      	add	r7, sp, #8
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	4608      	mov	r0, r1
 800617a:	4611      	mov	r1, r2
 800617c:	461a      	mov	r2, r3
 800617e:	4603      	mov	r3, r0
 8006180:	817b      	strh	r3, [r7, #10]
 8006182:	460b      	mov	r3, r1
 8006184:	813b      	strh	r3, [r7, #8]
 8006186:	4613      	mov	r3, r2
 8006188:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800618a:	f7ff fa53 	bl	8005634 <HAL_GetTick>
 800618e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b20      	cmp	r3, #32
 800619a:	f040 80d9 	bne.w	8006350 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	9300      	str	r3, [sp, #0]
 80061a2:	2319      	movs	r3, #25
 80061a4:	2201      	movs	r2, #1
 80061a6:	496d      	ldr	r1, [pc, #436]	@ (800635c <HAL_I2C_Mem_Write+0x1ec>)
 80061a8:	68f8      	ldr	r0, [r7, #12]
 80061aa:	f000 fccd 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80061b4:	2302      	movs	r3, #2
 80061b6:	e0cc      	b.n	8006352 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_I2C_Mem_Write+0x56>
 80061c2:	2302      	movs	r3, #2
 80061c4:	e0c5      	b.n	8006352 <HAL_I2C_Mem_Write+0x1e2>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d007      	beq.n	80061ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2221      	movs	r2, #33	@ 0x21
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2240      	movs	r2, #64	@ 0x40
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6a3a      	ldr	r2, [r7, #32]
 8006216:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800621c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006222:	b29a      	uxth	r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4a4d      	ldr	r2, [pc, #308]	@ (8006360 <HAL_I2C_Mem_Write+0x1f0>)
 800622c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800622e:	88f8      	ldrh	r0, [r7, #6]
 8006230:	893a      	ldrh	r2, [r7, #8]
 8006232:	8979      	ldrh	r1, [r7, #10]
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	4603      	mov	r3, r0
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 fb04 	bl	800684c <I2C_RequestMemoryWrite>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d052      	beq.n	80062f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e081      	b.n	8006352 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800624e:	697a      	ldr	r2, [r7, #20]
 8006250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 fd92 	bl	8006d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00d      	beq.n	800627a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006262:	2b04      	cmp	r3, #4
 8006264:	d107      	bne.n	8006276 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006274:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e06b      	b.n	8006352 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800627e:	781a      	ldrb	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006294:	3b01      	subs	r3, #1
 8006296:	b29a      	uxth	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	3b01      	subs	r3, #1
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	f003 0304 	and.w	r3, r3, #4
 80062b4:	2b04      	cmp	r3, #4
 80062b6:	d11b      	bne.n	80062f0 <HAL_I2C_Mem_Write+0x180>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d017      	beq.n	80062f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c4:	781a      	ldrb	r2, [r3, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062da:	3b01      	subs	r3, #1
 80062dc:	b29a      	uxth	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d1aa      	bne.n	800624e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f000 fd85 	bl	8006e0c <I2C_WaitOnBTFFlagUntilTimeout>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00d      	beq.n	8006324 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630c:	2b04      	cmp	r3, #4
 800630e:	d107      	bne.n	8006320 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800631e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e016      	b.n	8006352 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006332:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	e000      	b.n	8006352 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006350:	2302      	movs	r3, #2
  }
}
 8006352:	4618      	mov	r0, r3
 8006354:	3718      	adds	r7, #24
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	00100002 	.word	0x00100002
 8006360:	ffff0000 	.word	0xffff0000

08006364 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b08c      	sub	sp, #48	@ 0x30
 8006368:	af02      	add	r7, sp, #8
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	4608      	mov	r0, r1
 800636e:	4611      	mov	r1, r2
 8006370:	461a      	mov	r2, r3
 8006372:	4603      	mov	r3, r0
 8006374:	817b      	strh	r3, [r7, #10]
 8006376:	460b      	mov	r3, r1
 8006378:	813b      	strh	r3, [r7, #8]
 800637a:	4613      	mov	r3, r2
 800637c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800637e:	2300      	movs	r3, #0
 8006380:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006382:	f7ff f957 	bl	8005634 <HAL_GetTick>
 8006386:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b20      	cmp	r3, #32
 8006392:	f040 8250 	bne.w	8006836 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	2319      	movs	r3, #25
 800639c:	2201      	movs	r2, #1
 800639e:	4982      	ldr	r1, [pc, #520]	@ (80065a8 <HAL_I2C_Mem_Read+0x244>)
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 fbd1 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80063ac:	2302      	movs	r3, #2
 80063ae:	e243      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <HAL_I2C_Mem_Read+0x5a>
 80063ba:	2302      	movs	r3, #2
 80063bc:	e23c      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0301 	and.w	r3, r3, #1
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d007      	beq.n	80063e4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0201 	orr.w	r2, r2, #1
 80063e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80063f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2222      	movs	r2, #34	@ 0x22
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2240      	movs	r2, #64	@ 0x40
 8006400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800640e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006414:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4a62      	ldr	r2, [pc, #392]	@ (80065ac <HAL_I2C_Mem_Read+0x248>)
 8006424:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006426:	88f8      	ldrh	r0, [r7, #6]
 8006428:	893a      	ldrh	r2, [r7, #8]
 800642a:	8979      	ldrh	r1, [r7, #10]
 800642c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642e:	9301      	str	r3, [sp, #4]
 8006430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	4603      	mov	r3, r0
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 fa9e 	bl	8006978 <I2C_RequestMemoryRead>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e1f8      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800644a:	2b00      	cmp	r3, #0
 800644c:	d113      	bne.n	8006476 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800644e:	2300      	movs	r3, #0
 8006450:	61fb      	str	r3, [r7, #28]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	61fb      	str	r3, [r7, #28]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	61fb      	str	r3, [r7, #28]
 8006462:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006472:	601a      	str	r2, [r3, #0]
 8006474:	e1cc      	b.n	8006810 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800647a:	2b01      	cmp	r3, #1
 800647c:	d11e      	bne.n	80064bc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800648c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800648e:	b672      	cpsid	i
}
 8006490:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006492:	2300      	movs	r3, #0
 8006494:	61bb      	str	r3, [r7, #24]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	61bb      	str	r3, [r7, #24]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	699b      	ldr	r3, [r3, #24]
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80064b8:	b662      	cpsie	i
}
 80064ba:	e035      	b.n	8006528 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d11e      	bne.n	8006502 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80064d4:	b672      	cpsid	i
}
 80064d6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064d8:	2300      	movs	r3, #0
 80064da:	617b      	str	r3, [r7, #20]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80064fe:	b662      	cpsie	i
}
 8006500:	e012      	b.n	8006528 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006510:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006512:	2300      	movs	r3, #0
 8006514:	613b      	str	r3, [r7, #16]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	695b      	ldr	r3, [r3, #20]
 800651c:	613b      	str	r3, [r7, #16]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	613b      	str	r3, [r7, #16]
 8006526:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006528:	e172      	b.n	8006810 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800652e:	2b03      	cmp	r3, #3
 8006530:	f200 811f 	bhi.w	8006772 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006538:	2b01      	cmp	r3, #1
 800653a:	d123      	bne.n	8006584 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800653c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800653e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 fcab 	bl	8006e9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d001      	beq.n	8006550 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e173      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	691a      	ldr	r2, [r3, #16]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006562:	1c5a      	adds	r2, r3, #1
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800656c:	3b01      	subs	r3, #1
 800656e:	b29a      	uxth	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006578:	b29b      	uxth	r3, r3
 800657a:	3b01      	subs	r3, #1
 800657c:	b29a      	uxth	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006582:	e145      	b.n	8006810 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006588:	2b02      	cmp	r3, #2
 800658a:	d152      	bne.n	8006632 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800658c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006592:	2200      	movs	r2, #0
 8006594:	4906      	ldr	r1, [pc, #24]	@ (80065b0 <HAL_I2C_Mem_Read+0x24c>)
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 fad6 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d008      	beq.n	80065b4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e148      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
 80065a6:	bf00      	nop
 80065a8:	00100002 	.word	0x00100002
 80065ac:	ffff0000 	.word	0xffff0000
 80065b0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80065b4:	b672      	cpsid	i
}
 80065b6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d2:	b2d2      	uxtb	r2, r2
 80065d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065e4:	3b01      	subs	r3, #1
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3b01      	subs	r3, #1
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80065fa:	b662      	cpsie	i
}
 80065fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	691a      	ldr	r2, [r3, #16]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006608:	b2d2      	uxtb	r2, r2
 800660a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006610:	1c5a      	adds	r2, r3, #1
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800661a:	3b01      	subs	r3, #1
 800661c:	b29a      	uxth	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006626:	b29b      	uxth	r3, r3
 8006628:	3b01      	subs	r3, #1
 800662a:	b29a      	uxth	r2, r3
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006630:	e0ee      	b.n	8006810 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006638:	2200      	movs	r2, #0
 800663a:	4981      	ldr	r1, [pc, #516]	@ (8006840 <HAL_I2C_Mem_Read+0x4dc>)
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f000 fa83 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d001      	beq.n	800664c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e0f5      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800665a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800665c:	b672      	cpsid	i
}
 800665e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666a:	b2d2      	uxtb	r2, r2
 800666c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006688:	b29b      	uxth	r3, r3
 800668a:	3b01      	subs	r3, #1
 800668c:	b29a      	uxth	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006692:	4b6c      	ldr	r3, [pc, #432]	@ (8006844 <HAL_I2C_Mem_Read+0x4e0>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	08db      	lsrs	r3, r3, #3
 8006698:	4a6b      	ldr	r2, [pc, #428]	@ (8006848 <HAL_I2C_Mem_Read+0x4e4>)
 800669a:	fba2 2303 	umull	r2, r3, r2, r3
 800669e:	0a1a      	lsrs	r2, r3, #8
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	00da      	lsls	r2, r3, #3
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80066ac:	6a3b      	ldr	r3, [r7, #32]
 80066ae:	3b01      	subs	r3, #1
 80066b0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80066b2:	6a3b      	ldr	r3, [r7, #32]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d118      	bne.n	80066ea <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2200      	movs	r2, #0
 80066bc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d2:	f043 0220 	orr.w	r2, r3, #32
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80066da:	b662      	cpsie	i
}
 80066dc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e0a6      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	695b      	ldr	r3, [r3, #20]
 80066f0:	f003 0304 	and.w	r3, r3, #4
 80066f4:	2b04      	cmp	r3, #4
 80066f6:	d1d9      	bne.n	80066ac <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006706:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	b2d2      	uxtb	r2, r2
 8006714:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006724:	3b01      	subs	r3, #1
 8006726:	b29a      	uxth	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006730:	b29b      	uxth	r3, r3
 8006732:	3b01      	subs	r3, #1
 8006734:	b29a      	uxth	r2, r3
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800673a:	b662      	cpsie	i
}
 800673c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	691a      	ldr	r2, [r3, #16]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006748:	b2d2      	uxtb	r2, r2
 800674a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800675a:	3b01      	subs	r3, #1
 800675c:	b29a      	uxth	r2, r3
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006766:	b29b      	uxth	r3, r3
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006770:	e04e      	b.n	8006810 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006774:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 fb90 	bl	8006e9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e058      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	691a      	ldr	r2, [r3, #16]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006790:	b2d2      	uxtb	r2, r2
 8006792:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067a2:	3b01      	subs	r3, #1
 80067a4:	b29a      	uxth	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	3b01      	subs	r3, #1
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	f003 0304 	and.w	r3, r3, #4
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d124      	bne.n	8006810 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ca:	2b03      	cmp	r3, #3
 80067cc:	d107      	bne.n	80067de <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067dc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	691a      	ldr	r2, [r3, #16]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e8:	b2d2      	uxtb	r2, r2
 80067ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067fa:	3b01      	subs	r3, #1
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006814:	2b00      	cmp	r3, #0
 8006816:	f47f ae88 	bne.w	800652a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2220      	movs	r2, #32
 800681e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	e000      	b.n	8006838 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8006836:	2302      	movs	r3, #2
  }
}
 8006838:	4618      	mov	r0, r3
 800683a:	3728      	adds	r7, #40	@ 0x28
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}
 8006840:	00010004 	.word	0x00010004
 8006844:	20000038 	.word	0x20000038
 8006848:	14f8b589 	.word	0x14f8b589

0800684c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b088      	sub	sp, #32
 8006850:	af02      	add	r7, sp, #8
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	4608      	mov	r0, r1
 8006856:	4611      	mov	r1, r2
 8006858:	461a      	mov	r2, r3
 800685a:	4603      	mov	r3, r0
 800685c:	817b      	strh	r3, [r7, #10]
 800685e:	460b      	mov	r3, r1
 8006860:	813b      	strh	r3, [r7, #8]
 8006862:	4613      	mov	r3, r2
 8006864:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006874:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	6a3b      	ldr	r3, [r7, #32]
 800687c:	2200      	movs	r2, #0
 800687e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f000 f960 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00d      	beq.n	80068aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800689c:	d103      	bne.n	80068a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e05f      	b.n	800696a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068aa:	897b      	ldrh	r3, [r7, #10]
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	461a      	mov	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80068b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	6a3a      	ldr	r2, [r7, #32]
 80068be:	492d      	ldr	r1, [pc, #180]	@ (8006974 <I2C_RequestMemoryWrite+0x128>)
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 f9bb 	bl	8006c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e04c      	b.n	800696a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068d0:	2300      	movs	r3, #0
 80068d2:	617b      	str	r3, [r7, #20]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	617b      	str	r3, [r7, #20]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e8:	6a39      	ldr	r1, [r7, #32]
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f000 fa46 	bl	8006d7c <I2C_WaitOnTXEFlagUntilTimeout>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00d      	beq.n	8006912 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	d107      	bne.n	800690e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800690c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e02b      	b.n	800696a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006912:	88fb      	ldrh	r3, [r7, #6]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d105      	bne.n	8006924 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006918:	893b      	ldrh	r3, [r7, #8]
 800691a:	b2da      	uxtb	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	611a      	str	r2, [r3, #16]
 8006922:	e021      	b.n	8006968 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006924:	893b      	ldrh	r3, [r7, #8]
 8006926:	0a1b      	lsrs	r3, r3, #8
 8006928:	b29b      	uxth	r3, r3
 800692a:	b2da      	uxtb	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006934:	6a39      	ldr	r1, [r7, #32]
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	f000 fa20 	bl	8006d7c <I2C_WaitOnTXEFlagUntilTimeout>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00d      	beq.n	800695e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006946:	2b04      	cmp	r3, #4
 8006948:	d107      	bne.n	800695a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006958:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e005      	b.n	800696a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800695e:	893b      	ldrh	r3, [r7, #8]
 8006960:	b2da      	uxtb	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	00010002 	.word	0x00010002

08006978 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b088      	sub	sp, #32
 800697c:	af02      	add	r7, sp, #8
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	4608      	mov	r0, r1
 8006982:	4611      	mov	r1, r2
 8006984:	461a      	mov	r2, r3
 8006986:	4603      	mov	r3, r0
 8006988:	817b      	strh	r3, [r7, #10]
 800698a:	460b      	mov	r3, r1
 800698c:	813b      	strh	r3, [r7, #8]
 800698e:	4613      	mov	r3, r2
 8006990:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80069a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80069b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	9300      	str	r3, [sp, #0]
 80069b6:	6a3b      	ldr	r3, [r7, #32]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 f8c2 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00d      	beq.n	80069e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d8:	d103      	bne.n	80069e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e0aa      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069e6:	897b      	ldrh	r3, [r7, #10]
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	461a      	mov	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80069f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80069f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f8:	6a3a      	ldr	r2, [r7, #32]
 80069fa:	4952      	ldr	r1, [pc, #328]	@ (8006b44 <I2C_RequestMemoryRead+0x1cc>)
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 f91d 	bl	8006c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e097      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	617b      	str	r3, [r7, #20]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	617b      	str	r3, [r7, #20]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	617b      	str	r3, [r7, #20]
 8006a20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a24:	6a39      	ldr	r1, [r7, #32]
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f000 f9a8 	bl	8006d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00d      	beq.n	8006a4e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a36:	2b04      	cmp	r3, #4
 8006a38:	d107      	bne.n	8006a4a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e076      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a4e:	88fb      	ldrh	r3, [r7, #6]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d105      	bne.n	8006a60 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a54:	893b      	ldrh	r3, [r7, #8]
 8006a56:	b2da      	uxtb	r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	611a      	str	r2, [r3, #16]
 8006a5e:	e021      	b.n	8006aa4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a60:	893b      	ldrh	r3, [r7, #8]
 8006a62:	0a1b      	lsrs	r3, r3, #8
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a70:	6a39      	ldr	r1, [r7, #32]
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	f000 f982 	bl	8006d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00d      	beq.n	8006a9a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a82:	2b04      	cmp	r3, #4
 8006a84:	d107      	bne.n	8006a96 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e050      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a9a:	893b      	ldrh	r3, [r7, #8]
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aa6:	6a39      	ldr	r1, [r7, #32]
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	f000 f967 	bl	8006d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00d      	beq.n	8006ad0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab8:	2b04      	cmp	r3, #4
 8006aba:	d107      	bne.n	8006acc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006aca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e035      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ade:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	6a3b      	ldr	r3, [r7, #32]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 f82b 	bl	8006b48 <I2C_WaitOnFlagUntilTimeout>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00d      	beq.n	8006b14 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b06:	d103      	bne.n	8006b10 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006b10:	2303      	movs	r3, #3
 8006b12:	e013      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006b14:	897b      	ldrh	r3, [r7, #10]
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	f043 0301 	orr.w	r3, r3, #1
 8006b1c:	b2da      	uxtb	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b26:	6a3a      	ldr	r2, [r7, #32]
 8006b28:	4906      	ldr	r1, [pc, #24]	@ (8006b44 <I2C_RequestMemoryRead+0x1cc>)
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f000 f886 	bl	8006c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d001      	beq.n	8006b3a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e000      	b.n	8006b3c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3718      	adds	r7, #24
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	00010002 	.word	0x00010002

08006b48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	603b      	str	r3, [r7, #0]
 8006b54:	4613      	mov	r3, r2
 8006b56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b58:	e048      	b.n	8006bec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b60:	d044      	beq.n	8006bec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b62:	f7fe fd67 	bl	8005634 <HAL_GetTick>
 8006b66:	4602      	mov	r2, r0
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d302      	bcc.n	8006b78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d139      	bne.n	8006bec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	0c1b      	lsrs	r3, r3, #16
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d10d      	bne.n	8006b9e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	43da      	mvns	r2, r3
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	4013      	ands	r3, r2
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	bf0c      	ite	eq
 8006b94:	2301      	moveq	r3, #1
 8006b96:	2300      	movne	r3, #0
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	e00c      	b.n	8006bb8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	43da      	mvns	r2, r3
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	4013      	ands	r3, r2
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	bf0c      	ite	eq
 8006bb0:	2301      	moveq	r3, #1
 8006bb2:	2300      	movne	r3, #0
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d116      	bne.n	8006bec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd8:	f043 0220 	orr.w	r2, r3, #32
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e023      	b.n	8006c34 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	0c1b      	lsrs	r3, r3, #16
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d10d      	bne.n	8006c12 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	695b      	ldr	r3, [r3, #20]
 8006bfc:	43da      	mvns	r2, r3
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	4013      	ands	r3, r2
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	bf0c      	ite	eq
 8006c08:	2301      	moveq	r3, #1
 8006c0a:	2300      	movne	r3, #0
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	461a      	mov	r2, r3
 8006c10:	e00c      	b.n	8006c2c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	699b      	ldr	r3, [r3, #24]
 8006c18:	43da      	mvns	r2, r3
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	bf0c      	ite	eq
 8006c24:	2301      	moveq	r3, #1
 8006c26:	2300      	movne	r3, #0
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	79fb      	ldrb	r3, [r7, #7]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d093      	beq.n	8006b5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c4a:	e071      	b.n	8006d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c5a:	d123      	bne.n	8006ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c6a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2220      	movs	r2, #32
 8006c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c90:	f043 0204 	orr.w	r2, r3, #4
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e067      	b.n	8006d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006caa:	d041      	beq.n	8006d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cac:	f7fe fcc2 	bl	8005634 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d302      	bcc.n	8006cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d136      	bne.n	8006d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	0c1b      	lsrs	r3, r3, #16
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d10c      	bne.n	8006ce6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	43da      	mvns	r2, r3
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	bf14      	ite	ne
 8006cde:	2301      	movne	r3, #1
 8006ce0:	2300      	moveq	r3, #0
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	e00b      	b.n	8006cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	43da      	mvns	r2, r3
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	bf14      	ite	ne
 8006cf8:	2301      	movne	r3, #1
 8006cfa:	2300      	moveq	r3, #0
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d016      	beq.n	8006d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1c:	f043 0220 	orr.w	r2, r3, #32
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e021      	b.n	8006d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	0c1b      	lsrs	r3, r3, #16
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d10c      	bne.n	8006d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	43da      	mvns	r2, r3
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	4013      	ands	r3, r2
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	bf14      	ite	ne
 8006d4c:	2301      	movne	r3, #1
 8006d4e:	2300      	moveq	r3, #0
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	e00b      	b.n	8006d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	43da      	mvns	r2, r3
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	4013      	ands	r3, r2
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	bf14      	ite	ne
 8006d66:	2301      	movne	r3, #1
 8006d68:	2300      	moveq	r3, #0
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f47f af6d 	bne.w	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d88:	e034      	b.n	8006df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 f8e3 	bl	8006f56 <I2C_IsAcknowledgeFailed>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e034      	b.n	8006e04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da0:	d028      	beq.n	8006df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006da2:	f7fe fc47 	bl	8005634 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d302      	bcc.n	8006db8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d11d      	bne.n	8006df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc2:	2b80      	cmp	r3, #128	@ 0x80
 8006dc4:	d016      	beq.n	8006df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2220      	movs	r2, #32
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de0:	f043 0220 	orr.w	r2, r3, #32
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e007      	b.n	8006e04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfe:	2b80      	cmp	r3, #128	@ 0x80
 8006e00:	d1c3      	bne.n	8006d8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006e18:	e034      	b.n	8006e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	f000 f89b 	bl	8006f56 <I2C_IsAcknowledgeFailed>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e034      	b.n	8006e94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e30:	d028      	beq.n	8006e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e32:	f7fe fbff 	bl	8005634 <HAL_GetTick>
 8006e36:	4602      	mov	r2, r0
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d302      	bcc.n	8006e48 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d11d      	bne.n	8006e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	f003 0304 	and.w	r3, r3, #4
 8006e52:	2b04      	cmp	r3, #4
 8006e54:	d016      	beq.n	8006e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2220      	movs	r2, #32
 8006e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e70:	f043 0220 	orr.w	r2, r3, #32
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e007      	b.n	8006e94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	f003 0304 	and.w	r3, r3, #4
 8006e8e:	2b04      	cmp	r3, #4
 8006e90:	d1c3      	bne.n	8006e1a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ea8:	e049      	b.n	8006f3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	f003 0310 	and.w	r3, r3, #16
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d119      	bne.n	8006eec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f06f 0210 	mvn.w	r2, #16
 8006ec0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e030      	b.n	8006f4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eec:	f7fe fba2 	bl	8005634 <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d302      	bcc.n	8006f02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d11d      	bne.n	8006f3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0c:	2b40      	cmp	r3, #64	@ 0x40
 8006f0e:	d016      	beq.n	8006f3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2a:	f043 0220 	orr.w	r2, r3, #32
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e007      	b.n	8006f4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	695b      	ldr	r3, [r3, #20]
 8006f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f48:	2b40      	cmp	r3, #64	@ 0x40
 8006f4a:	d1ae      	bne.n	8006eaa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b083      	sub	sp, #12
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	695b      	ldr	r3, [r3, #20]
 8006f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f6c:	d11b      	bne.n	8006fa6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2220      	movs	r2, #32
 8006f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f92:	f043 0204 	orr.w	r2, r3, #4
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e000      	b.n	8006fa8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bc80      	pop	{r7}
 8006fb0:	4770      	bx	lr
	...

08006fb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fb8:	4b02      	ldr	r3, [pc, #8]	@ (8006fc4 <HAL_RCC_GetHCLKFreq+0x10>)
 8006fba:	681b      	ldr	r3, [r3, #0]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bc80      	pop	{r7}
 8006fc2:	4770      	bx	lr
 8006fc4:	20000038 	.word	0x20000038

08006fc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fcc:	f7ff fff2 	bl	8006fb4 <HAL_RCC_GetHCLKFreq>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	4b05      	ldr	r3, [pc, #20]	@ (8006fe8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	0a1b      	lsrs	r3, r3, #8
 8006fd8:	f003 0307 	and.w	r3, r3, #7
 8006fdc:	4903      	ldr	r1, [pc, #12]	@ (8006fec <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fde:	5ccb      	ldrb	r3, [r1, r3]
 8006fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	40021000 	.word	0x40021000
 8006fec:	08009a10 	.word	0x08009a10

08006ff0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ff4:	f7ff ffde 	bl	8006fb4 <HAL_RCC_GetHCLKFreq>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	4b05      	ldr	r3, [pc, #20]	@ (8007010 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	0adb      	lsrs	r3, r3, #11
 8007000:	f003 0307 	and.w	r3, r3, #7
 8007004:	4903      	ldr	r1, [pc, #12]	@ (8007014 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007006:	5ccb      	ldrb	r3, [r1, r3]
 8007008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800700c:	4618      	mov	r0, r3
 800700e:	bd80      	pop	{r7, pc}
 8007010:	40021000 	.word	0x40021000
 8007014:	08009a10 	.word	0x08009a10

08007018 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b082      	sub	sp, #8
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e041      	b.n	80070ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b00      	cmp	r3, #0
 8007034:	d106      	bne.n	8007044 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7fd ff26 	bl	8004e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2202      	movs	r2, #2
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	3304      	adds	r3, #4
 8007054:	4619      	mov	r1, r3
 8007056:	4610      	mov	r0, r2
 8007058:	f000 fc64 	bl	8007924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070ac:	2300      	movs	r3, #0
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
	...

080070b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d001      	beq.n	80070d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e03c      	b.n	800714a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2202      	movs	r2, #2
 80070d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007154 <HAL_TIM_Base_Start+0x9c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d018      	beq.n	8007114 <HAL_TIM_Base_Start+0x5c>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007158 <HAL_TIM_Base_Start+0xa0>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d013      	beq.n	8007114 <HAL_TIM_Base_Start+0x5c>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f4:	d00e      	beq.n	8007114 <HAL_TIM_Base_Start+0x5c>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a18      	ldr	r2, [pc, #96]	@ (800715c <HAL_TIM_Base_Start+0xa4>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d009      	beq.n	8007114 <HAL_TIM_Base_Start+0x5c>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a16      	ldr	r2, [pc, #88]	@ (8007160 <HAL_TIM_Base_Start+0xa8>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d004      	beq.n	8007114 <HAL_TIM_Base_Start+0x5c>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a15      	ldr	r2, [pc, #84]	@ (8007164 <HAL_TIM_Base_Start+0xac>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d111      	bne.n	8007138 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f003 0307 	and.w	r3, r3, #7
 800711e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2b06      	cmp	r3, #6
 8007124:	d010      	beq.n	8007148 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f042 0201 	orr.w	r2, r2, #1
 8007134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007136:	e007      	b.n	8007148 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f042 0201 	orr.w	r2, r2, #1
 8007146:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	bc80      	pop	{r7}
 8007152:	4770      	bx	lr
 8007154:	40012c00 	.word	0x40012c00
 8007158:	40013400 	.word	0x40013400
 800715c:	40000400 	.word	0x40000400
 8007160:	40000800 	.word	0x40000800
 8007164:	40000c00 	.word	0x40000c00

08007168 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	6a1a      	ldr	r2, [r3, #32]
 8007176:	f241 1311 	movw	r3, #4369	@ 0x1111
 800717a:	4013      	ands	r3, r2
 800717c:	2b00      	cmp	r3, #0
 800717e:	d10f      	bne.n	80071a0 <HAL_TIM_Base_Stop+0x38>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6a1a      	ldr	r2, [r3, #32]
 8007186:	f240 4344 	movw	r3, #1092	@ 0x444
 800718a:	4013      	ands	r3, r2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d107      	bne.n	80071a0 <HAL_TIM_Base_Stop+0x38>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 0201 	bic.w	r2, r2, #1
 800719e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	370c      	adds	r7, #12
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bc80      	pop	{r7}
 80071b2:	4770      	bx	lr

080071b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d101      	bne.n	80071c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e041      	b.n	800724a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d106      	bne.n	80071e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f839 	bl	8007252 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2202      	movs	r2, #2
 80071e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3304      	adds	r3, #4
 80071f0:	4619      	mov	r1, r3
 80071f2:	4610      	mov	r0, r2
 80071f4:	f000 fb96 	bl	8007924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007252:	b480      	push	{r7}
 8007254:	b083      	sub	sp, #12
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	bc80      	pop	{r7}
 8007262:	4770      	bx	lr

08007264 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d109      	bne.n	8007288 <HAL_TIM_PWM_Start+0x24>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b01      	cmp	r3, #1
 800727e:	bf14      	ite	ne
 8007280:	2301      	movne	r3, #1
 8007282:	2300      	moveq	r3, #0
 8007284:	b2db      	uxtb	r3, r3
 8007286:	e022      	b.n	80072ce <HAL_TIM_PWM_Start+0x6a>
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2b04      	cmp	r3, #4
 800728c:	d109      	bne.n	80072a2 <HAL_TIM_PWM_Start+0x3e>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b01      	cmp	r3, #1
 8007298:	bf14      	ite	ne
 800729a:	2301      	movne	r3, #1
 800729c:	2300      	moveq	r3, #0
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	e015      	b.n	80072ce <HAL_TIM_PWM_Start+0x6a>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d109      	bne.n	80072bc <HAL_TIM_PWM_Start+0x58>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	bf14      	ite	ne
 80072b4:	2301      	movne	r3, #1
 80072b6:	2300      	moveq	r3, #0
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	e008      	b.n	80072ce <HAL_TIM_PWM_Start+0x6a>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	bf14      	ite	ne
 80072c8:	2301      	movne	r3, #1
 80072ca:	2300      	moveq	r3, #0
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e072      	b.n	80073bc <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d104      	bne.n	80072e6 <HAL_TIM_PWM_Start+0x82>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2202      	movs	r2, #2
 80072e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072e4:	e013      	b.n	800730e <HAL_TIM_PWM_Start+0xaa>
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d104      	bne.n	80072f6 <HAL_TIM_PWM_Start+0x92>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072f4:	e00b      	b.n	800730e <HAL_TIM_PWM_Start+0xaa>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b08      	cmp	r3, #8
 80072fa:	d104      	bne.n	8007306 <HAL_TIM_PWM_Start+0xa2>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2202      	movs	r2, #2
 8007300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007304:	e003      	b.n	800730e <HAL_TIM_PWM_Start+0xaa>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2202      	movs	r2, #2
 800730a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	2201      	movs	r2, #1
 8007314:	6839      	ldr	r1, [r7, #0]
 8007316:	4618      	mov	r0, r3
 8007318:	f000 fdcc 	bl	8007eb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a28      	ldr	r2, [pc, #160]	@ (80073c4 <HAL_TIM_PWM_Start+0x160>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d004      	beq.n	8007330 <HAL_TIM_PWM_Start+0xcc>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a27      	ldr	r2, [pc, #156]	@ (80073c8 <HAL_TIM_PWM_Start+0x164>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d101      	bne.n	8007334 <HAL_TIM_PWM_Start+0xd0>
 8007330:	2301      	movs	r3, #1
 8007332:	e000      	b.n	8007336 <HAL_TIM_PWM_Start+0xd2>
 8007334:	2300      	movs	r3, #0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d007      	beq.n	800734a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007348:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a1d      	ldr	r2, [pc, #116]	@ (80073c4 <HAL_TIM_PWM_Start+0x160>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d018      	beq.n	8007386 <HAL_TIM_PWM_Start+0x122>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a1b      	ldr	r2, [pc, #108]	@ (80073c8 <HAL_TIM_PWM_Start+0x164>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d013      	beq.n	8007386 <HAL_TIM_PWM_Start+0x122>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007366:	d00e      	beq.n	8007386 <HAL_TIM_PWM_Start+0x122>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a17      	ldr	r2, [pc, #92]	@ (80073cc <HAL_TIM_PWM_Start+0x168>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d009      	beq.n	8007386 <HAL_TIM_PWM_Start+0x122>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a16      	ldr	r2, [pc, #88]	@ (80073d0 <HAL_TIM_PWM_Start+0x16c>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d004      	beq.n	8007386 <HAL_TIM_PWM_Start+0x122>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a14      	ldr	r2, [pc, #80]	@ (80073d4 <HAL_TIM_PWM_Start+0x170>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d111      	bne.n	80073aa <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f003 0307 	and.w	r3, r3, #7
 8007390:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2b06      	cmp	r3, #6
 8007396:	d010      	beq.n	80073ba <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f042 0201 	orr.w	r2, r2, #1
 80073a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a8:	e007      	b.n	80073ba <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f042 0201 	orr.w	r2, r2, #1
 80073b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	40012c00 	.word	0x40012c00
 80073c8:	40013400 	.word	0x40013400
 80073cc:	40000400 	.word	0x40000400
 80073d0:	40000800 	.word	0x40000800
 80073d4:	40000c00 	.word	0x40000c00

080073d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	f003 0302 	and.w	r3, r3, #2
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d020      	beq.n	800743c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d01b      	beq.n	800743c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f06f 0202 	mvn.w	r2, #2
 800740c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	f003 0303 	and.w	r3, r3, #3
 800741e:	2b00      	cmp	r3, #0
 8007420:	d003      	beq.n	800742a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 fa63 	bl	80078ee <HAL_TIM_IC_CaptureCallback>
 8007428:	e005      	b.n	8007436 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 fa56 	bl	80078dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fa65 	bl	8007900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	f003 0304 	and.w	r3, r3, #4
 8007442:	2b00      	cmp	r3, #0
 8007444:	d020      	beq.n	8007488 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f003 0304 	and.w	r3, r3, #4
 800744c:	2b00      	cmp	r3, #0
 800744e:	d01b      	beq.n	8007488 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f06f 0204 	mvn.w	r2, #4
 8007458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2202      	movs	r2, #2
 800745e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	699b      	ldr	r3, [r3, #24]
 8007466:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800746a:	2b00      	cmp	r3, #0
 800746c:	d003      	beq.n	8007476 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 fa3d 	bl	80078ee <HAL_TIM_IC_CaptureCallback>
 8007474:	e005      	b.n	8007482 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 fa30 	bl	80078dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fa3f 	bl	8007900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	f003 0308 	and.w	r3, r3, #8
 800748e:	2b00      	cmp	r3, #0
 8007490:	d020      	beq.n	80074d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f003 0308 	and.w	r3, r3, #8
 8007498:	2b00      	cmp	r3, #0
 800749a:	d01b      	beq.n	80074d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f06f 0208 	mvn.w	r2, #8
 80074a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2204      	movs	r2, #4
 80074aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	69db      	ldr	r3, [r3, #28]
 80074b2:	f003 0303 	and.w	r3, r3, #3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d003      	beq.n	80074c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fa17 	bl	80078ee <HAL_TIM_IC_CaptureCallback>
 80074c0:	e005      	b.n	80074ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fa0a 	bl	80078dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 fa19 	bl	8007900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	f003 0310 	and.w	r3, r3, #16
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d020      	beq.n	8007520 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f003 0310 	and.w	r3, r3, #16
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d01b      	beq.n	8007520 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f06f 0210 	mvn.w	r2, #16
 80074f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2208      	movs	r2, #8
 80074f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	69db      	ldr	r3, [r3, #28]
 80074fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007502:	2b00      	cmp	r3, #0
 8007504:	d003      	beq.n	800750e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f9f1 	bl	80078ee <HAL_TIM_IC_CaptureCallback>
 800750c:	e005      	b.n	800751a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f9e4 	bl	80078dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 f9f3 	bl	8007900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00c      	beq.n	8007544 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f003 0301 	and.w	r3, r3, #1
 8007530:	2b00      	cmp	r3, #0
 8007532:	d007      	beq.n	8007544 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f06f 0201 	mvn.w	r2, #1
 800753c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 f9c3 	bl	80078ca <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00c      	beq.n	8007568 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007554:	2b00      	cmp	r3, #0
 8007556:	d007      	beq.n	8007568 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 fd3f 	bl	8007fe6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00c      	beq.n	800758c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007578:	2b00      	cmp	r3, #0
 800757a:	d007      	beq.n	800758c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 f9c3 	bl	8007912 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f003 0320 	and.w	r3, r3, #32
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00c      	beq.n	80075b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f003 0320 	and.w	r3, r3, #32
 800759c:	2b00      	cmp	r3, #0
 800759e:	d007      	beq.n	80075b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f06f 0220 	mvn.w	r2, #32
 80075a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fd12 	bl	8007fd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075b0:	bf00      	nop
 80075b2:	3710      	adds	r7, #16
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075c4:	2300      	movs	r3, #0
 80075c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d101      	bne.n	80075d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80075d2:	2302      	movs	r3, #2
 80075d4:	e0ae      	b.n	8007734 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2201      	movs	r2, #1
 80075da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2b0c      	cmp	r3, #12
 80075e2:	f200 809f 	bhi.w	8007724 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80075e6:	a201      	add	r2, pc, #4	@ (adr r2, 80075ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80075e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ec:	08007621 	.word	0x08007621
 80075f0:	08007725 	.word	0x08007725
 80075f4:	08007725 	.word	0x08007725
 80075f8:	08007725 	.word	0x08007725
 80075fc:	08007661 	.word	0x08007661
 8007600:	08007725 	.word	0x08007725
 8007604:	08007725 	.word	0x08007725
 8007608:	08007725 	.word	0x08007725
 800760c:	080076a3 	.word	0x080076a3
 8007610:	08007725 	.word	0x08007725
 8007614:	08007725 	.word	0x08007725
 8007618:	08007725 	.word	0x08007725
 800761c:	080076e3 	.word	0x080076e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68b9      	ldr	r1, [r7, #8]
 8007626:	4618      	mov	r0, r3
 8007628:	f000 fa02 	bl	8007a30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	699a      	ldr	r2, [r3, #24]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f042 0208 	orr.w	r2, r2, #8
 800763a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	699a      	ldr	r2, [r3, #24]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 0204 	bic.w	r2, r2, #4
 800764a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6999      	ldr	r1, [r3, #24]
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	691a      	ldr	r2, [r3, #16]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	430a      	orrs	r2, r1
 800765c:	619a      	str	r2, [r3, #24]
      break;
 800765e:	e064      	b.n	800772a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68b9      	ldr	r1, [r7, #8]
 8007666:	4618      	mov	r0, r3
 8007668:	f000 fa52 	bl	8007b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	699a      	ldr	r2, [r3, #24]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800767a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	699a      	ldr	r2, [r3, #24]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800768a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	6999      	ldr	r1, [r3, #24]
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	021a      	lsls	r2, r3, #8
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	430a      	orrs	r2, r1
 800769e:	619a      	str	r2, [r3, #24]
      break;
 80076a0:	e043      	b.n	800772a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68b9      	ldr	r1, [r7, #8]
 80076a8:	4618      	mov	r0, r3
 80076aa:	f000 faa5 	bl	8007bf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	69da      	ldr	r2, [r3, #28]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f042 0208 	orr.w	r2, r2, #8
 80076bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	69da      	ldr	r2, [r3, #28]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f022 0204 	bic.w	r2, r2, #4
 80076cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	69d9      	ldr	r1, [r3, #28]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	691a      	ldr	r2, [r3, #16]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	430a      	orrs	r2, r1
 80076de:	61da      	str	r2, [r3, #28]
      break;
 80076e0:	e023      	b.n	800772a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68b9      	ldr	r1, [r7, #8]
 80076e8:	4618      	mov	r0, r3
 80076ea:	f000 faf9 	bl	8007ce0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	69da      	ldr	r2, [r3, #28]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	69da      	ldr	r2, [r3, #28]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800770c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	69d9      	ldr	r1, [r3, #28]
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	021a      	lsls	r2, r3, #8
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	430a      	orrs	r2, r1
 8007720:	61da      	str	r2, [r3, #28]
      break;
 8007722:	e002      	b.n	800772a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	75fb      	strb	r3, [r7, #23]
      break;
 8007728:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007732:	7dfb      	ldrb	r3, [r7, #23]
}
 8007734:	4618      	mov	r0, r3
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007750:	2b01      	cmp	r3, #1
 8007752:	d101      	bne.n	8007758 <HAL_TIM_ConfigClockSource+0x1c>
 8007754:	2302      	movs	r3, #2
 8007756:	e0b4      	b.n	80078c2 <HAL_TIM_ConfigClockSource+0x186>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800777e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007790:	d03e      	beq.n	8007810 <HAL_TIM_ConfigClockSource+0xd4>
 8007792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007796:	f200 8087 	bhi.w	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 800779a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800779e:	f000 8086 	beq.w	80078ae <HAL_TIM_ConfigClockSource+0x172>
 80077a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077a6:	d87f      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077a8:	2b70      	cmp	r3, #112	@ 0x70
 80077aa:	d01a      	beq.n	80077e2 <HAL_TIM_ConfigClockSource+0xa6>
 80077ac:	2b70      	cmp	r3, #112	@ 0x70
 80077ae:	d87b      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077b0:	2b60      	cmp	r3, #96	@ 0x60
 80077b2:	d050      	beq.n	8007856 <HAL_TIM_ConfigClockSource+0x11a>
 80077b4:	2b60      	cmp	r3, #96	@ 0x60
 80077b6:	d877      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077b8:	2b50      	cmp	r3, #80	@ 0x50
 80077ba:	d03c      	beq.n	8007836 <HAL_TIM_ConfigClockSource+0xfa>
 80077bc:	2b50      	cmp	r3, #80	@ 0x50
 80077be:	d873      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077c0:	2b40      	cmp	r3, #64	@ 0x40
 80077c2:	d058      	beq.n	8007876 <HAL_TIM_ConfigClockSource+0x13a>
 80077c4:	2b40      	cmp	r3, #64	@ 0x40
 80077c6:	d86f      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077c8:	2b30      	cmp	r3, #48	@ 0x30
 80077ca:	d064      	beq.n	8007896 <HAL_TIM_ConfigClockSource+0x15a>
 80077cc:	2b30      	cmp	r3, #48	@ 0x30
 80077ce:	d86b      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077d0:	2b20      	cmp	r3, #32
 80077d2:	d060      	beq.n	8007896 <HAL_TIM_ConfigClockSource+0x15a>
 80077d4:	2b20      	cmp	r3, #32
 80077d6:	d867      	bhi.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d05c      	beq.n	8007896 <HAL_TIM_ConfigClockSource+0x15a>
 80077dc:	2b10      	cmp	r3, #16
 80077de:	d05a      	beq.n	8007896 <HAL_TIM_ConfigClockSource+0x15a>
 80077e0:	e062      	b.n	80078a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077f2:	f000 fb40 	bl	8007e76 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007804:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68ba      	ldr	r2, [r7, #8]
 800780c:	609a      	str	r2, [r3, #8]
      break;
 800780e:	e04f      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007820:	f000 fb29 	bl	8007e76 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	689a      	ldr	r2, [r3, #8]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007832:	609a      	str	r2, [r3, #8]
      break;
 8007834:	e03c      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007842:	461a      	mov	r2, r3
 8007844:	f000 faa0 	bl	8007d88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2150      	movs	r1, #80	@ 0x50
 800784e:	4618      	mov	r0, r3
 8007850:	f000 faf7 	bl	8007e42 <TIM_ITRx_SetConfig>
      break;
 8007854:	e02c      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007862:	461a      	mov	r2, r3
 8007864:	f000 fabe 	bl	8007de4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2160      	movs	r1, #96	@ 0x60
 800786e:	4618      	mov	r0, r3
 8007870:	f000 fae7 	bl	8007e42 <TIM_ITRx_SetConfig>
      break;
 8007874:	e01c      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007882:	461a      	mov	r2, r3
 8007884:	f000 fa80 	bl	8007d88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2140      	movs	r1, #64	@ 0x40
 800788e:	4618      	mov	r0, r3
 8007890:	f000 fad7 	bl	8007e42 <TIM_ITRx_SetConfig>
      break;
 8007894:	e00c      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4619      	mov	r1, r3
 80078a0:	4610      	mov	r0, r2
 80078a2:	f000 face 	bl	8007e42 <TIM_ITRx_SetConfig>
      break;
 80078a6:	e003      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	73fb      	strb	r3, [r7, #15]
      break;
 80078ac:	e000      	b.n	80078b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80078ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3710      	adds	r7, #16
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b083      	sub	sp, #12
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80078d2:	bf00      	nop
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr

080078dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr

080078ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078ee:	b480      	push	{r7}
 80078f0:	b083      	sub	sp, #12
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078f6:	bf00      	nop
 80078f8:	370c      	adds	r7, #12
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bc80      	pop	{r7}
 80078fe:	4770      	bx	lr

08007900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	bc80      	pop	{r7}
 8007910:	4770      	bx	lr

08007912 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007912:	b480      	push	{r7}
 8007914:	b083      	sub	sp, #12
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	bc80      	pop	{r7}
 8007922:	4770      	bx	lr

08007924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4a39      	ldr	r2, [pc, #228]	@ (8007a1c <TIM_Base_SetConfig+0xf8>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d013      	beq.n	8007964 <TIM_Base_SetConfig+0x40>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a38      	ldr	r2, [pc, #224]	@ (8007a20 <TIM_Base_SetConfig+0xfc>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d00f      	beq.n	8007964 <TIM_Base_SetConfig+0x40>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794a:	d00b      	beq.n	8007964 <TIM_Base_SetConfig+0x40>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a35      	ldr	r2, [pc, #212]	@ (8007a24 <TIM_Base_SetConfig+0x100>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d007      	beq.n	8007964 <TIM_Base_SetConfig+0x40>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a34      	ldr	r2, [pc, #208]	@ (8007a28 <TIM_Base_SetConfig+0x104>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_Base_SetConfig+0x40>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a33      	ldr	r2, [pc, #204]	@ (8007a2c <TIM_Base_SetConfig+0x108>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d108      	bne.n	8007976 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800796a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a28      	ldr	r2, [pc, #160]	@ (8007a1c <TIM_Base_SetConfig+0xf8>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d013      	beq.n	80079a6 <TIM_Base_SetConfig+0x82>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a27      	ldr	r2, [pc, #156]	@ (8007a20 <TIM_Base_SetConfig+0xfc>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d00f      	beq.n	80079a6 <TIM_Base_SetConfig+0x82>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800798c:	d00b      	beq.n	80079a6 <TIM_Base_SetConfig+0x82>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a24      	ldr	r2, [pc, #144]	@ (8007a24 <TIM_Base_SetConfig+0x100>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d007      	beq.n	80079a6 <TIM_Base_SetConfig+0x82>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a23      	ldr	r2, [pc, #140]	@ (8007a28 <TIM_Base_SetConfig+0x104>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d003      	beq.n	80079a6 <TIM_Base_SetConfig+0x82>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a22      	ldr	r2, [pc, #136]	@ (8007a2c <TIM_Base_SetConfig+0x108>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d108      	bne.n	80079b8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	689a      	ldr	r2, [r3, #8]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a0f      	ldr	r2, [pc, #60]	@ (8007a1c <TIM_Base_SetConfig+0xf8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d003      	beq.n	80079ec <TIM_Base_SetConfig+0xc8>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a0e      	ldr	r2, [pc, #56]	@ (8007a20 <TIM_Base_SetConfig+0xfc>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d103      	bne.n	80079f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	691a      	ldr	r2, [r3, #16]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	691b      	ldr	r3, [r3, #16]
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d005      	beq.n	8007a12 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	691b      	ldr	r3, [r3, #16]
 8007a0a:	f023 0201 	bic.w	r2, r3, #1
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	611a      	str	r2, [r3, #16]
  }
}
 8007a12:	bf00      	nop
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bc80      	pop	{r7}
 8007a1a:	4770      	bx	lr
 8007a1c:	40012c00 	.word	0x40012c00
 8007a20:	40013400 	.word	0x40013400
 8007a24:	40000400 	.word	0x40000400
 8007a28:	40000800 	.word	0x40000800
 8007a2c:	40000c00 	.word	0x40000c00

08007a30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a1b      	ldr	r3, [r3, #32]
 8007a44:	f023 0201 	bic.w	r2, r3, #1
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f023 0303 	bic.w	r3, r3, #3
 8007a66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	f023 0302 	bic.w	r3, r3, #2
 8007a78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a20      	ldr	r2, [pc, #128]	@ (8007b08 <TIM_OC1_SetConfig+0xd8>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d003      	beq.n	8007a94 <TIM_OC1_SetConfig+0x64>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8007b0c <TIM_OC1_SetConfig+0xdc>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d10c      	bne.n	8007aae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	f023 0308 	bic.w	r3, r3, #8
 8007a9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	f023 0304 	bic.w	r3, r3, #4
 8007aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a15      	ldr	r2, [pc, #84]	@ (8007b08 <TIM_OC1_SetConfig+0xd8>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_OC1_SetConfig+0x8e>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a14      	ldr	r2, [pc, #80]	@ (8007b0c <TIM_OC1_SetConfig+0xdc>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d111      	bne.n	8007ae2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	695b      	ldr	r3, [r3, #20]
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	685a      	ldr	r2, [r3, #4]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	621a      	str	r2, [r3, #32]
}
 8007afc:	bf00      	nop
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bc80      	pop	{r7}
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	40012c00 	.word	0x40012c00
 8007b0c:	40013400 	.word	0x40013400

08007b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a1b      	ldr	r3, [r3, #32]
 8007b24:	f023 0210 	bic.w	r2, r3, #16
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	021b      	lsls	r3, r3, #8
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f023 0320 	bic.w	r3, r3, #32
 8007b5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a21      	ldr	r2, [pc, #132]	@ (8007bf0 <TIM_OC2_SetConfig+0xe0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d003      	beq.n	8007b78 <TIM_OC2_SetConfig+0x68>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a20      	ldr	r2, [pc, #128]	@ (8007bf4 <TIM_OC2_SetConfig+0xe4>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d10d      	bne.n	8007b94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	011b      	lsls	r3, r3, #4
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a16      	ldr	r2, [pc, #88]	@ (8007bf0 <TIM_OC2_SetConfig+0xe0>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d003      	beq.n	8007ba4 <TIM_OC2_SetConfig+0x94>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a15      	ldr	r2, [pc, #84]	@ (8007bf4 <TIM_OC2_SetConfig+0xe4>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d113      	bne.n	8007bcc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007baa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	695b      	ldr	r3, [r3, #20]
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	693a      	ldr	r2, [r7, #16]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	621a      	str	r2, [r3, #32]
}
 8007be6:	bf00      	nop
 8007be8:	371c      	adds	r7, #28
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bc80      	pop	{r7}
 8007bee:	4770      	bx	lr
 8007bf0:	40012c00 	.word	0x40012c00
 8007bf4:	40013400 	.word	0x40013400

08007bf8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b087      	sub	sp, #28
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6a1b      	ldr	r3, [r3, #32]
 8007c0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69db      	ldr	r3, [r3, #28]
 8007c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f023 0303 	bic.w	r3, r3, #3
 8007c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	021b      	lsls	r3, r3, #8
 8007c48:	697a      	ldr	r2, [r7, #20]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a21      	ldr	r2, [pc, #132]	@ (8007cd8 <TIM_OC3_SetConfig+0xe0>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d003      	beq.n	8007c5e <TIM_OC3_SetConfig+0x66>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a20      	ldr	r2, [pc, #128]	@ (8007cdc <TIM_OC3_SetConfig+0xe4>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d10d      	bne.n	8007c7a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	021b      	lsls	r3, r3, #8
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a16      	ldr	r2, [pc, #88]	@ (8007cd8 <TIM_OC3_SetConfig+0xe0>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d003      	beq.n	8007c8a <TIM_OC3_SetConfig+0x92>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a15      	ldr	r2, [pc, #84]	@ (8007cdc <TIM_OC3_SetConfig+0xe4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d113      	bne.n	8007cb2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	011b      	lsls	r3, r3, #4
 8007ca0:	693a      	ldr	r2, [r7, #16]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	011b      	lsls	r3, r3, #4
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	685a      	ldr	r2, [r3, #4]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	621a      	str	r2, [r3, #32]
}
 8007ccc:	bf00      	nop
 8007cce:	371c      	adds	r7, #28
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bc80      	pop	{r7}
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop
 8007cd8:	40012c00 	.word	0x40012c00
 8007cdc:	40013400 	.word	0x40013400

08007ce0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b087      	sub	sp, #28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a1b      	ldr	r3, [r3, #32]
 8007cee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a1b      	ldr	r3, [r3, #32]
 8007cf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	021b      	lsls	r3, r3, #8
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	031b      	lsls	r3, r3, #12
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a11      	ldr	r2, [pc, #68]	@ (8007d80 <TIM_OC4_SetConfig+0xa0>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d003      	beq.n	8007d48 <TIM_OC4_SetConfig+0x68>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a10      	ldr	r2, [pc, #64]	@ (8007d84 <TIM_OC4_SetConfig+0xa4>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d109      	bne.n	8007d5c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	019b      	lsls	r3, r3, #6
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	621a      	str	r2, [r3, #32]
}
 8007d76:	bf00      	nop
 8007d78:	371c      	adds	r7, #28
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bc80      	pop	{r7}
 8007d7e:	4770      	bx	lr
 8007d80:	40012c00 	.word	0x40012c00
 8007d84:	40013400 	.word	0x40013400

08007d88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	f023 0201 	bic.w	r2, r3, #1
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007db2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	011b      	lsls	r3, r3, #4
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f023 030a 	bic.w	r3, r3, #10
 8007dc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	621a      	str	r2, [r3, #32]
}
 8007dda:	bf00      	nop
 8007ddc:	371c      	adds	r7, #28
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bc80      	pop	{r7}
 8007de2:	4770      	bx	lr

08007de4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b087      	sub	sp, #28
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6a1b      	ldr	r3, [r3, #32]
 8007df4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	f023 0210 	bic.w	r2, r3, #16
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	031b      	lsls	r3, r3, #12
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e20:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	011b      	lsls	r3, r3, #4
 8007e26:	697a      	ldr	r2, [r7, #20]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	693a      	ldr	r2, [r7, #16]
 8007e30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	621a      	str	r2, [r3, #32]
}
 8007e38:	bf00      	nop
 8007e3a:	371c      	adds	r7, #28
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bc80      	pop	{r7}
 8007e40:	4770      	bx	lr

08007e42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e42:	b480      	push	{r7}
 8007e44:	b085      	sub	sp, #20
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
 8007e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e5a:	683a      	ldr	r2, [r7, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	f043 0307 	orr.w	r3, r3, #7
 8007e64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	609a      	str	r2, [r3, #8]
}
 8007e6c:	bf00      	nop
 8007e6e:	3714      	adds	r7, #20
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bc80      	pop	{r7}
 8007e74:	4770      	bx	lr

08007e76 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e76:	b480      	push	{r7}
 8007e78:	b087      	sub	sp, #28
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	60f8      	str	r0, [r7, #12]
 8007e7e:	60b9      	str	r1, [r7, #8]
 8007e80:	607a      	str	r2, [r7, #4]
 8007e82:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e90:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	021a      	lsls	r2, r3, #8
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	431a      	orrs	r2, r3
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	697a      	ldr	r2, [r7, #20]
 8007ea8:	609a      	str	r2, [r3, #8]
}
 8007eaa:	bf00      	nop
 8007eac:	371c      	adds	r7, #28
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bc80      	pop	{r7}
 8007eb2:	4770      	bx	lr

08007eb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b087      	sub	sp, #28
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	f003 031f 	and.w	r3, r3, #31
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ecc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a1a      	ldr	r2, [r3, #32]
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	43db      	mvns	r3, r3
 8007ed6:	401a      	ands	r2, r3
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a1a      	ldr	r2, [r3, #32]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	f003 031f 	and.w	r3, r3, #31
 8007ee6:	6879      	ldr	r1, [r7, #4]
 8007ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8007eec:	431a      	orrs	r2, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	621a      	str	r2, [r3, #32]
}
 8007ef2:	bf00      	nop
 8007ef4:	371c      	adds	r7, #28
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bc80      	pop	{r7}
 8007efa:	4770      	bx	lr

08007efc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d101      	bne.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f10:	2302      	movs	r3, #2
 8007f12:	e050      	b.n	8007fb6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2202      	movs	r2, #2
 8007f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a1b      	ldr	r2, [pc, #108]	@ (8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d018      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a19      	ldr	r2, [pc, #100]	@ (8007fc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d013      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f6a:	d00e      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a15      	ldr	r2, [pc, #84]	@ (8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d009      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a14      	ldr	r2, [pc, #80]	@ (8007fcc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d004      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a12      	ldr	r2, [pc, #72]	@ (8007fd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d10c      	bne.n	8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bc80      	pop	{r7}
 8007fbe:	4770      	bx	lr
 8007fc0:	40012c00 	.word	0x40012c00
 8007fc4:	40013400 	.word	0x40013400
 8007fc8:	40000400 	.word	0x40000400
 8007fcc:	40000800 	.word	0x40000800
 8007fd0:	40000c00 	.word	0x40000c00

08007fd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fdc:	bf00      	nop
 8007fde:	370c      	adds	r7, #12
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bc80      	pop	{r7}
 8007fe4:	4770      	bx	lr

08007fe6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b083      	sub	sp, #12
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fee:	bf00      	nop
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bc80      	pop	{r7}
 8007ff6:	4770      	bx	lr

08007ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e042      	b.n	8008090 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008010:	b2db      	uxtb	r3, r3
 8008012:	2b00      	cmp	r3, #0
 8008014:	d106      	bne.n	8008024 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f7fd f816 	bl	8005050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2224      	movs	r2, #36	@ 0x24
 8008028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68da      	ldr	r2, [r3, #12]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800803a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 fdb7 	bl	8008bb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	691a      	ldr	r2, [r3, #16]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	695a      	ldr	r2, [r3, #20]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008060:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68da      	ldr	r2, [r3, #12]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008070:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2220      	movs	r2, #32
 8008084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800808e:	2300      	movs	r3, #0
}
 8008090:	4618      	mov	r0, r3
 8008092:	3708      	adds	r7, #8
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b08a      	sub	sp, #40	@ 0x28
 800809c:	af02      	add	r7, sp, #8
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	603b      	str	r3, [r7, #0]
 80080a4:	4613      	mov	r3, r2
 80080a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80080a8:	2300      	movs	r3, #0
 80080aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	2b20      	cmp	r3, #32
 80080b6:	d175      	bne.n	80081a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d002      	beq.n	80080c4 <HAL_UART_Transmit+0x2c>
 80080be:	88fb      	ldrh	r3, [r7, #6]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d101      	bne.n	80080c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	e06e      	b.n	80081a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2221      	movs	r2, #33	@ 0x21
 80080d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080d6:	f7fd faad 	bl	8005634 <HAL_GetTick>
 80080da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	88fa      	ldrh	r2, [r7, #6]
 80080e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	88fa      	ldrh	r2, [r7, #6]
 80080e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080f0:	d108      	bne.n	8008104 <HAL_UART_Transmit+0x6c>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d104      	bne.n	8008104 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	61bb      	str	r3, [r7, #24]
 8008102:	e003      	b.n	800810c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008108:	2300      	movs	r3, #0
 800810a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800810c:	e02e      	b.n	800816c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	9300      	str	r3, [sp, #0]
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	2200      	movs	r2, #0
 8008116:	2180      	movs	r1, #128	@ 0x80
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f000 fb1c 	bl	8008756 <UART_WaitOnFlagUntilTimeout>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d005      	beq.n	8008130 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2220      	movs	r2, #32
 8008128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800812c:	2303      	movs	r3, #3
 800812e:	e03a      	b.n	80081a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d10b      	bne.n	800814e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008144:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	3302      	adds	r3, #2
 800814a:	61bb      	str	r3, [r7, #24]
 800814c:	e007      	b.n	800815e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	781a      	ldrb	r2, [r3, #0]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	3301      	adds	r3, #1
 800815c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008162:	b29b      	uxth	r3, r3
 8008164:	3b01      	subs	r3, #1
 8008166:	b29a      	uxth	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008170:	b29b      	uxth	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1cb      	bne.n	800810e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	2200      	movs	r2, #0
 800817e:	2140      	movs	r1, #64	@ 0x40
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f000 fae8 	bl	8008756 <UART_WaitOnFlagUntilTimeout>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d005      	beq.n	8008198 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2220      	movs	r2, #32
 8008190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	e006      	b.n	80081a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2220      	movs	r2, #32
 800819c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80081a0:	2300      	movs	r3, #0
 80081a2:	e000      	b.n	80081a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80081a4:	2302      	movs	r3, #2
  }
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3720      	adds	r7, #32
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	60f8      	str	r0, [r7, #12]
 80081b6:	60b9      	str	r1, [r7, #8]
 80081b8:	4613      	mov	r3, r2
 80081ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b20      	cmp	r3, #32
 80081c6:	d112      	bne.n	80081ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d002      	beq.n	80081d4 <HAL_UART_Receive_IT+0x26>
 80081ce:	88fb      	ldrh	r3, [r7, #6]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d101      	bne.n	80081d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e00b      	b.n	80081f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2200      	movs	r2, #0
 80081dc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80081de:	88fb      	ldrh	r3, [r7, #6]
 80081e0:	461a      	mov	r2, r3
 80081e2:	68b9      	ldr	r1, [r7, #8]
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f000 fb0f 	bl	8008808 <UART_Start_Receive_IT>
 80081ea:	4603      	mov	r3, r0
 80081ec:	e000      	b.n	80081f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80081ee:	2302      	movs	r3, #2
  }
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b0ba      	sub	sp, #232	@ 0xe8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800821e:	2300      	movs	r3, #0
 8008220:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008224:	2300      	movs	r3, #0
 8008226:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800822a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800822e:	f003 030f 	and.w	r3, r3, #15
 8008232:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008236:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10f      	bne.n	800825e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800823e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008242:	f003 0320 	and.w	r3, r3, #32
 8008246:	2b00      	cmp	r3, #0
 8008248:	d009      	beq.n	800825e <HAL_UART_IRQHandler+0x66>
 800824a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800824e:	f003 0320 	and.w	r3, r3, #32
 8008252:	2b00      	cmp	r3, #0
 8008254:	d003      	beq.n	800825e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fbec 	bl	8008a34 <UART_Receive_IT>
      return;
 800825c:	e25b      	b.n	8008716 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800825e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008262:	2b00      	cmp	r3, #0
 8008264:	f000 80de 	beq.w	8008424 <HAL_UART_IRQHandler+0x22c>
 8008268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800826c:	f003 0301 	and.w	r3, r3, #1
 8008270:	2b00      	cmp	r3, #0
 8008272:	d106      	bne.n	8008282 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008278:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800827c:	2b00      	cmp	r3, #0
 800827e:	f000 80d1 	beq.w	8008424 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008286:	f003 0301 	and.w	r3, r3, #1
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00b      	beq.n	80082a6 <HAL_UART_IRQHandler+0xae>
 800828e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008296:	2b00      	cmp	r3, #0
 8008298:	d005      	beq.n	80082a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800829e:	f043 0201 	orr.w	r2, r3, #1
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082aa:	f003 0304 	and.w	r3, r3, #4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00b      	beq.n	80082ca <HAL_UART_IRQHandler+0xd2>
 80082b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d005      	beq.n	80082ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082c2:	f043 0202 	orr.w	r2, r3, #2
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00b      	beq.n	80082ee <HAL_UART_IRQHandler+0xf6>
 80082d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082da:	f003 0301 	and.w	r3, r3, #1
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d005      	beq.n	80082ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082e6:	f043 0204 	orr.w	r2, r3, #4
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082f2:	f003 0308 	and.w	r3, r3, #8
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d011      	beq.n	800831e <HAL_UART_IRQHandler+0x126>
 80082fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082fe:	f003 0320 	and.w	r3, r3, #32
 8008302:	2b00      	cmp	r3, #0
 8008304:	d105      	bne.n	8008312 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800830a:	f003 0301 	and.w	r3, r3, #1
 800830e:	2b00      	cmp	r3, #0
 8008310:	d005      	beq.n	800831e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008316:	f043 0208 	orr.w	r2, r3, #8
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008322:	2b00      	cmp	r3, #0
 8008324:	f000 81f2 	beq.w	800870c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800832c:	f003 0320 	and.w	r3, r3, #32
 8008330:	2b00      	cmp	r3, #0
 8008332:	d008      	beq.n	8008346 <HAL_UART_IRQHandler+0x14e>
 8008334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008338:	f003 0320 	and.w	r3, r3, #32
 800833c:	2b00      	cmp	r3, #0
 800833e:	d002      	beq.n	8008346 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 fb77 	bl	8008a34 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008350:	2b00      	cmp	r3, #0
 8008352:	bf14      	ite	ne
 8008354:	2301      	movne	r3, #1
 8008356:	2300      	moveq	r3, #0
 8008358:	b2db      	uxtb	r3, r3
 800835a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008362:	f003 0308 	and.w	r3, r3, #8
 8008366:	2b00      	cmp	r3, #0
 8008368:	d103      	bne.n	8008372 <HAL_UART_IRQHandler+0x17a>
 800836a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800836e:	2b00      	cmp	r3, #0
 8008370:	d04f      	beq.n	8008412 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fa81 	bl	800887a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008382:	2b00      	cmp	r3, #0
 8008384:	d041      	beq.n	800840a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3314      	adds	r3, #20
 800838c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008390:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008394:	e853 3f00 	ldrex	r3, [r3]
 8008398:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800839c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80083a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80083b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80083b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80083be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80083c2:	e841 2300 	strex	r3, r2, [r1]
 80083c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80083ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1d9      	bne.n	8008386 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d013      	beq.n	8008402 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083de:	4a7e      	ldr	r2, [pc, #504]	@ (80085d8 <HAL_UART_IRQHandler+0x3e0>)
 80083e0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7fd fa9a 	bl	8005920 <HAL_DMA_Abort_IT>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d016      	beq.n	8008420 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80083fc:	4610      	mov	r0, r2
 80083fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008400:	e00e      	b.n	8008420 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f993 	bl	800872e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008408:	e00a      	b.n	8008420 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f98f 	bl	800872e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008410:	e006      	b.n	8008420 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 f98b 	bl	800872e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800841e:	e175      	b.n	800870c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008420:	bf00      	nop
    return;
 8008422:	e173      	b.n	800870c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008428:	2b01      	cmp	r3, #1
 800842a:	f040 814f 	bne.w	80086cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800842e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008432:	f003 0310 	and.w	r3, r3, #16
 8008436:	2b00      	cmp	r3, #0
 8008438:	f000 8148 	beq.w	80086cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800843c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008440:	f003 0310 	and.w	r3, r3, #16
 8008444:	2b00      	cmp	r3, #0
 8008446:	f000 8141 	beq.w	80086cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800844a:	2300      	movs	r3, #0
 800844c:	60bb      	str	r3, [r7, #8]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	60bb      	str	r3, [r7, #8]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	60bb      	str	r3, [r7, #8]
 800845e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800846a:	2b00      	cmp	r3, #0
 800846c:	f000 80b6 	beq.w	80085dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800847c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 8145 	beq.w	8008710 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800848a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800848e:	429a      	cmp	r2, r3
 8008490:	f080 813e 	bcs.w	8008710 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800849a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	2b20      	cmp	r3, #32
 80084a4:	f000 8088 	beq.w	80085b8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	330c      	adds	r3, #12
 80084ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80084b6:	e853 3f00 	ldrex	r3, [r3]
 80084ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80084be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80084c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	330c      	adds	r3, #12
 80084d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80084d4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80084d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80084e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084e4:	e841 2300 	strex	r3, r2, [r1]
 80084e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80084ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1d9      	bne.n	80084a8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	3314      	adds	r3, #20
 80084fa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084fe:	e853 3f00 	ldrex	r3, [r3]
 8008502:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008504:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008506:	f023 0301 	bic.w	r3, r3, #1
 800850a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3314      	adds	r3, #20
 8008514:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008518:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800851c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008520:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008524:	e841 2300 	strex	r3, r2, [r1]
 8008528:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800852a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800852c:	2b00      	cmp	r3, #0
 800852e:	d1e1      	bne.n	80084f4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	3314      	adds	r3, #20
 8008536:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008538:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800853a:	e853 3f00 	ldrex	r3, [r3]
 800853e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008540:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008546:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	3314      	adds	r3, #20
 8008550:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008554:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008556:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008558:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800855a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800855c:	e841 2300 	strex	r3, r2, [r1]
 8008560:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008562:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1e3      	bne.n	8008530 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2220      	movs	r2, #32
 800856c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	330c      	adds	r3, #12
 800857c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008580:	e853 3f00 	ldrex	r3, [r3]
 8008584:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008588:	f023 0310 	bic.w	r3, r3, #16
 800858c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	330c      	adds	r3, #12
 8008596:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800859a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800859c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80085a2:	e841 2300 	strex	r3, r2, [r1]
 80085a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80085a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1e3      	bne.n	8008576 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7fd f979 	bl	80058aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2202      	movs	r2, #2
 80085bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	1ad3      	subs	r3, r2, r3
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 f8b6 	bl	8008740 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085d4:	e09c      	b.n	8008710 <HAL_UART_IRQHandler+0x518>
 80085d6:	bf00      	nop
 80085d8:	0800893f 	.word	0x0800893f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	1ad3      	subs	r3, r2, r3
 80085e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 808e 	beq.w	8008714 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80085f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f000 8089 	beq.w	8008714 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	330c      	adds	r3, #12
 8008608:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800860c:	e853 3f00 	ldrex	r3, [r3]
 8008610:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008618:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	330c      	adds	r3, #12
 8008622:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008626:	647a      	str	r2, [r7, #68]	@ 0x44
 8008628:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800862c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800862e:	e841 2300 	strex	r3, r2, [r1]
 8008632:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1e3      	bne.n	8008602 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	3314      	adds	r3, #20
 8008640:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008644:	e853 3f00 	ldrex	r3, [r3]
 8008648:	623b      	str	r3, [r7, #32]
   return(result);
 800864a:	6a3b      	ldr	r3, [r7, #32]
 800864c:	f023 0301 	bic.w	r3, r3, #1
 8008650:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	3314      	adds	r3, #20
 800865a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800865e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008660:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008662:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008666:	e841 2300 	strex	r3, r2, [r1]
 800866a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800866c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1e3      	bne.n	800863a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2220      	movs	r2, #32
 8008676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	330c      	adds	r3, #12
 8008686:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	e853 3f00 	ldrex	r3, [r3]
 800868e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 0310 	bic.w	r3, r3, #16
 8008696:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	330c      	adds	r3, #12
 80086a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80086a4:	61fa      	str	r2, [r7, #28]
 80086a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a8:	69b9      	ldr	r1, [r7, #24]
 80086aa:	69fa      	ldr	r2, [r7, #28]
 80086ac:	e841 2300 	strex	r3, r2, [r1]
 80086b0:	617b      	str	r3, [r7, #20]
   return(result);
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e3      	bne.n	8008680 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2202      	movs	r2, #2
 80086bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086c2:	4619      	mov	r1, r3
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 f83b 	bl	8008740 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086ca:	e023      	b.n	8008714 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80086cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d009      	beq.n	80086ec <HAL_UART_IRQHandler+0x4f4>
 80086d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d003      	beq.n	80086ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f93e 	bl	8008966 <UART_Transmit_IT>
    return;
 80086ea:	e014      	b.n	8008716 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00e      	beq.n	8008716 <HAL_UART_IRQHandler+0x51e>
 80086f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008700:	2b00      	cmp	r3, #0
 8008702:	d008      	beq.n	8008716 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f97d 	bl	8008a04 <UART_EndTransmit_IT>
    return;
 800870a:	e004      	b.n	8008716 <HAL_UART_IRQHandler+0x51e>
    return;
 800870c:	bf00      	nop
 800870e:	e002      	b.n	8008716 <HAL_UART_IRQHandler+0x51e>
      return;
 8008710:	bf00      	nop
 8008712:	e000      	b.n	8008716 <HAL_UART_IRQHandler+0x51e>
      return;
 8008714:	bf00      	nop
  }
}
 8008716:	37e8      	adds	r7, #232	@ 0xe8
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008724:	bf00      	nop
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	bc80      	pop	{r7}
 800872c:	4770      	bx	lr

0800872e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800872e:	b480      	push	{r7}
 8008730:	b083      	sub	sp, #12
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008736:	bf00      	nop
 8008738:	370c      	adds	r7, #12
 800873a:	46bd      	mov	sp, r7
 800873c:	bc80      	pop	{r7}
 800873e:	4770      	bx	lr

08008740 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	460b      	mov	r3, r1
 800874a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b086      	sub	sp, #24
 800875a:	af00      	add	r7, sp, #0
 800875c:	60f8      	str	r0, [r7, #12]
 800875e:	60b9      	str	r1, [r7, #8]
 8008760:	603b      	str	r3, [r7, #0]
 8008762:	4613      	mov	r3, r2
 8008764:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008766:	e03b      	b.n	80087e0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008768:	6a3b      	ldr	r3, [r7, #32]
 800876a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800876e:	d037      	beq.n	80087e0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008770:	f7fc ff60 	bl	8005634 <HAL_GetTick>
 8008774:	4602      	mov	r2, r0
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	6a3a      	ldr	r2, [r7, #32]
 800877c:	429a      	cmp	r2, r3
 800877e:	d302      	bcc.n	8008786 <UART_WaitOnFlagUntilTimeout+0x30>
 8008780:	6a3b      	ldr	r3, [r7, #32]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d101      	bne.n	800878a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008786:	2303      	movs	r3, #3
 8008788:	e03a      	b.n	8008800 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	f003 0304 	and.w	r3, r3, #4
 8008794:	2b00      	cmp	r3, #0
 8008796:	d023      	beq.n	80087e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	2b80      	cmp	r3, #128	@ 0x80
 800879c:	d020      	beq.n	80087e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	2b40      	cmp	r3, #64	@ 0x40
 80087a2:	d01d      	beq.n	80087e0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f003 0308 	and.w	r3, r3, #8
 80087ae:	2b08      	cmp	r3, #8
 80087b0:	d116      	bne.n	80087e0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80087b2:	2300      	movs	r3, #0
 80087b4:	617b      	str	r3, [r7, #20]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	617b      	str	r3, [r7, #20]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	617b      	str	r3, [r7, #20]
 80087c6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f000 f856 	bl	800887a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2208      	movs	r2, #8
 80087d2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e00f      	b.n	8008800 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	4013      	ands	r3, r2
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	bf0c      	ite	eq
 80087f0:	2301      	moveq	r3, #1
 80087f2:	2300      	movne	r3, #0
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	461a      	mov	r2, r3
 80087f8:	79fb      	ldrb	r3, [r7, #7]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d0b4      	beq.n	8008768 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087fe:	2300      	movs	r3, #0
}
 8008800:	4618      	mov	r0, r3
 8008802:	3718      	adds	r7, #24
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}

08008808 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008808:	b480      	push	{r7}
 800880a:	b085      	sub	sp, #20
 800880c:	af00      	add	r7, sp, #0
 800880e:	60f8      	str	r0, [r7, #12]
 8008810:	60b9      	str	r1, [r7, #8]
 8008812:	4613      	mov	r3, r2
 8008814:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	88fa      	ldrh	r2, [r7, #6]
 8008820:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	88fa      	ldrh	r2, [r7, #6]
 8008826:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2200      	movs	r2, #0
 800882c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2222      	movs	r2, #34	@ 0x22
 8008832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d007      	beq.n	800884e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68da      	ldr	r2, [r3, #12]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800884c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	695a      	ldr	r2, [r3, #20]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f042 0201 	orr.w	r2, r2, #1
 800885c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68da      	ldr	r2, [r3, #12]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f042 0220 	orr.w	r2, r2, #32
 800886c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	3714      	adds	r7, #20
 8008874:	46bd      	mov	sp, r7
 8008876:	bc80      	pop	{r7}
 8008878:	4770      	bx	lr

0800887a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800887a:	b480      	push	{r7}
 800887c:	b095      	sub	sp, #84	@ 0x54
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	330c      	adds	r3, #12
 8008888:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800888c:	e853 3f00 	ldrex	r3, [r3]
 8008890:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008894:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	330c      	adds	r3, #12
 80088a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80088a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80088a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088aa:	e841 2300 	strex	r3, r2, [r1]
 80088ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1e5      	bne.n	8008882 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	3314      	adds	r3, #20
 80088bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088be:	6a3b      	ldr	r3, [r7, #32]
 80088c0:	e853 3f00 	ldrex	r3, [r3]
 80088c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	f023 0301 	bic.w	r3, r3, #1
 80088cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3314      	adds	r3, #20
 80088d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088de:	e841 2300 	strex	r3, r2, [r1]
 80088e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1e5      	bne.n	80088b6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d119      	bne.n	8008926 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	330c      	adds	r3, #12
 80088f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	e853 3f00 	ldrex	r3, [r3]
 8008900:	60bb      	str	r3, [r7, #8]
   return(result);
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	f023 0310 	bic.w	r3, r3, #16
 8008908:	647b      	str	r3, [r7, #68]	@ 0x44
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	330c      	adds	r3, #12
 8008910:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008912:	61ba      	str	r2, [r7, #24]
 8008914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	6979      	ldr	r1, [r7, #20]
 8008918:	69ba      	ldr	r2, [r7, #24]
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	613b      	str	r3, [r7, #16]
   return(result);
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e5      	bne.n	80088f2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2220      	movs	r2, #32
 800892a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008934:	bf00      	nop
 8008936:	3754      	adds	r7, #84	@ 0x54
 8008938:	46bd      	mov	sp, r7
 800893a:	bc80      	pop	{r7}
 800893c:	4770      	bx	lr

0800893e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b084      	sub	sp, #16
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008958:	68f8      	ldr	r0, [r7, #12]
 800895a:	f7ff fee8 	bl	800872e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800895e:	bf00      	nop
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008966:	b480      	push	{r7}
 8008968:	b085      	sub	sp, #20
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008974:	b2db      	uxtb	r3, r3
 8008976:	2b21      	cmp	r3, #33	@ 0x21
 8008978:	d13e      	bne.n	80089f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008982:	d114      	bne.n	80089ae <UART_Transmit_IT+0x48>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d110      	bne.n	80089ae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a1b      	ldr	r3, [r3, #32]
 8008990:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	881b      	ldrh	r3, [r3, #0]
 8008996:	461a      	mov	r2, r3
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a1b      	ldr	r3, [r3, #32]
 80089a6:	1c9a      	adds	r2, r3, #2
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	621a      	str	r2, [r3, #32]
 80089ac:	e008      	b.n	80089c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a1b      	ldr	r3, [r3, #32]
 80089b2:	1c59      	adds	r1, r3, #1
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	6211      	str	r1, [r2, #32]
 80089b8:	781a      	ldrb	r2, [r3, #0]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	3b01      	subs	r3, #1
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	4619      	mov	r1, r3
 80089ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10f      	bne.n	80089f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	68da      	ldr	r2, [r3, #12]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089f4:	2300      	movs	r3, #0
 80089f6:	e000      	b.n	80089fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089f8:	2302      	movs	r3, #2
  }
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3714      	adds	r7, #20
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bc80      	pop	{r7}
 8008a02:	4770      	bx	lr

08008a04 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b082      	sub	sp, #8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68da      	ldr	r2, [r3, #12]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a1a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2220      	movs	r2, #32
 8008a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff fe79 	bl	800871c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3708      	adds	r7, #8
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b08c      	sub	sp, #48	@ 0x30
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	2b22      	cmp	r3, #34	@ 0x22
 8008a46:	f040 80ae 	bne.w	8008ba6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a52:	d117      	bne.n	8008a84 <UART_Receive_IT+0x50>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d113      	bne.n	8008a84 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a64:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a7c:	1c9a      	adds	r2, r3, #2
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	629a      	str	r2, [r3, #40]	@ 0x28
 8008a82:	e026      	b.n	8008ad2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a96:	d007      	beq.n	8008aa8 <UART_Receive_IT+0x74>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d10a      	bne.n	8008ab6 <UART_Receive_IT+0x82>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d106      	bne.n	8008ab6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	b2da      	uxtb	r2, r3
 8008ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab2:	701a      	strb	r2, [r3, #0]
 8008ab4:	e008      	b.n	8008ac8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac2:	b2da      	uxtb	r2, r3
 8008ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008acc:	1c5a      	adds	r2, r3, #1
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	4619      	mov	r1, r3
 8008ae0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d15d      	bne.n	8008ba2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	68da      	ldr	r2, [r3, #12]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f022 0220 	bic.w	r2, r2, #32
 8008af4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	68da      	ldr	r2, [r3, #12]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	695a      	ldr	r2, [r3, #20]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f022 0201 	bic.w	r2, r2, #1
 8008b14:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d135      	bne.n	8008b98 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	330c      	adds	r3, #12
 8008b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	e853 3f00 	ldrex	r3, [r3]
 8008b40:	613b      	str	r3, [r7, #16]
   return(result);
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	f023 0310 	bic.w	r3, r3, #16
 8008b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	330c      	adds	r3, #12
 8008b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b52:	623a      	str	r2, [r7, #32]
 8008b54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b56:	69f9      	ldr	r1, [r7, #28]
 8008b58:	6a3a      	ldr	r2, [r7, #32]
 8008b5a:	e841 2300 	strex	r3, r2, [r1]
 8008b5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d1e5      	bne.n	8008b32 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f003 0310 	and.w	r3, r3, #16
 8008b70:	2b10      	cmp	r3, #16
 8008b72:	d10a      	bne.n	8008b8a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b74:	2300      	movs	r3, #0
 8008b76:	60fb      	str	r3, [r7, #12]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	60fb      	str	r3, [r7, #12]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	60fb      	str	r3, [r7, #12]
 8008b88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b8e:	4619      	mov	r1, r3
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f7ff fdd5 	bl	8008740 <HAL_UARTEx_RxEventCallback>
 8008b96:	e002      	b.n	8008b9e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7fb ff21 	bl	80049e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	e002      	b.n	8008ba8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	e000      	b.n	8008ba8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008ba6:	2302      	movs	r3, #2
  }
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3730      	adds	r7, #48	@ 0x30
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	689a      	ldr	r2, [r3, #8]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	431a      	orrs	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	68db      	ldr	r3, [r3, #12]
 8008be6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8008bea:	f023 030c 	bic.w	r3, r3, #12
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	6812      	ldr	r2, [r2, #0]
 8008bf2:	68b9      	ldr	r1, [r7, #8]
 8008bf4:	430b      	orrs	r3, r1
 8008bf6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	695b      	ldr	r3, [r3, #20]
 8008bfe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	699a      	ldr	r2, [r3, #24]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	430a      	orrs	r2, r1
 8008c0c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a2c      	ldr	r2, [pc, #176]	@ (8008cc4 <UART_SetConfig+0x114>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d103      	bne.n	8008c20 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008c18:	f7fe f9ea 	bl	8006ff0 <HAL_RCC_GetPCLK2Freq>
 8008c1c:	60f8      	str	r0, [r7, #12]
 8008c1e:	e002      	b.n	8008c26 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008c20:	f7fe f9d2 	bl	8006fc8 <HAL_RCC_GetPCLK1Freq>
 8008c24:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	4413      	add	r3, r2
 8008c2e:	009a      	lsls	r2, r3, #2
 8008c30:	441a      	add	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c3c:	4a22      	ldr	r2, [pc, #136]	@ (8008cc8 <UART_SetConfig+0x118>)
 8008c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c42:	095b      	lsrs	r3, r3, #5
 8008c44:	0119      	lsls	r1, r3, #4
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	4613      	mov	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	009a      	lsls	r2, r3, #2
 8008c50:	441a      	add	r2, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8008c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8008cc8 <UART_SetConfig+0x118>)
 8008c5e:	fba3 0302 	umull	r0, r3, r3, r2
 8008c62:	095b      	lsrs	r3, r3, #5
 8008c64:	2064      	movs	r0, #100	@ 0x64
 8008c66:	fb00 f303 	mul.w	r3, r0, r3
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	011b      	lsls	r3, r3, #4
 8008c6e:	3332      	adds	r3, #50	@ 0x32
 8008c70:	4a15      	ldr	r2, [pc, #84]	@ (8008cc8 <UART_SetConfig+0x118>)
 8008c72:	fba2 2303 	umull	r2, r3, r2, r3
 8008c76:	095b      	lsrs	r3, r3, #5
 8008c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c7c:	4419      	add	r1, r3
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	4613      	mov	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	4413      	add	r3, r2
 8008c86:	009a      	lsls	r2, r3, #2
 8008c88:	441a      	add	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	fbb2 f2f3 	udiv	r2, r2, r3
 8008c94:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc8 <UART_SetConfig+0x118>)
 8008c96:	fba3 0302 	umull	r0, r3, r3, r2
 8008c9a:	095b      	lsrs	r3, r3, #5
 8008c9c:	2064      	movs	r0, #100	@ 0x64
 8008c9e:	fb00 f303 	mul.w	r3, r0, r3
 8008ca2:	1ad3      	subs	r3, r2, r3
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	3332      	adds	r3, #50	@ 0x32
 8008ca8:	4a07      	ldr	r2, [pc, #28]	@ (8008cc8 <UART_SetConfig+0x118>)
 8008caa:	fba2 2303 	umull	r2, r3, r2, r3
 8008cae:	095b      	lsrs	r3, r3, #5
 8008cb0:	f003 020f 	and.w	r2, r3, #15
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	440a      	add	r2, r1
 8008cba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008cbc:	bf00      	nop
 8008cbe:	3710      	adds	r7, #16
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	40013800 	.word	0x40013800
 8008cc8:	51eb851f 	.word	0x51eb851f

08008ccc <memcmp>:
 8008ccc:	b510      	push	{r4, lr}
 8008cce:	3901      	subs	r1, #1
 8008cd0:	4402      	add	r2, r0
 8008cd2:	4290      	cmp	r0, r2
 8008cd4:	d101      	bne.n	8008cda <memcmp+0xe>
 8008cd6:	2000      	movs	r0, #0
 8008cd8:	e005      	b.n	8008ce6 <memcmp+0x1a>
 8008cda:	7803      	ldrb	r3, [r0, #0]
 8008cdc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008ce0:	42a3      	cmp	r3, r4
 8008ce2:	d001      	beq.n	8008ce8 <memcmp+0x1c>
 8008ce4:	1b18      	subs	r0, r3, r4
 8008ce6:	bd10      	pop	{r4, pc}
 8008ce8:	3001      	adds	r0, #1
 8008cea:	e7f2      	b.n	8008cd2 <memcmp+0x6>

08008cec <memset>:
 8008cec:	4603      	mov	r3, r0
 8008cee:	4402      	add	r2, r0
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d100      	bne.n	8008cf6 <memset+0xa>
 8008cf4:	4770      	bx	lr
 8008cf6:	f803 1b01 	strb.w	r1, [r3], #1
 8008cfa:	e7f9      	b.n	8008cf0 <memset+0x4>

08008cfc <__libc_init_array>:
 8008cfc:	b570      	push	{r4, r5, r6, lr}
 8008cfe:	2600      	movs	r6, #0
 8008d00:	4d0c      	ldr	r5, [pc, #48]	@ (8008d34 <__libc_init_array+0x38>)
 8008d02:	4c0d      	ldr	r4, [pc, #52]	@ (8008d38 <__libc_init_array+0x3c>)
 8008d04:	1b64      	subs	r4, r4, r5
 8008d06:	10a4      	asrs	r4, r4, #2
 8008d08:	42a6      	cmp	r6, r4
 8008d0a:	d109      	bne.n	8008d20 <__libc_init_array+0x24>
 8008d0c:	f000 f828 	bl	8008d60 <_init>
 8008d10:	2600      	movs	r6, #0
 8008d12:	4d0a      	ldr	r5, [pc, #40]	@ (8008d3c <__libc_init_array+0x40>)
 8008d14:	4c0a      	ldr	r4, [pc, #40]	@ (8008d40 <__libc_init_array+0x44>)
 8008d16:	1b64      	subs	r4, r4, r5
 8008d18:	10a4      	asrs	r4, r4, #2
 8008d1a:	42a6      	cmp	r6, r4
 8008d1c:	d105      	bne.n	8008d2a <__libc_init_array+0x2e>
 8008d1e:	bd70      	pop	{r4, r5, r6, pc}
 8008d20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d24:	4798      	blx	r3
 8008d26:	3601      	adds	r6, #1
 8008d28:	e7ee      	b.n	8008d08 <__libc_init_array+0xc>
 8008d2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d2e:	4798      	blx	r3
 8008d30:	3601      	adds	r6, #1
 8008d32:	e7f2      	b.n	8008d1a <__libc_init_array+0x1e>
 8008d34:	08009a20 	.word	0x08009a20
 8008d38:	08009a20 	.word	0x08009a20
 8008d3c:	08009a20 	.word	0x08009a20
 8008d40:	08009a24 	.word	0x08009a24

08008d44 <memcpy>:
 8008d44:	440a      	add	r2, r1
 8008d46:	4291      	cmp	r1, r2
 8008d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d4c:	d100      	bne.n	8008d50 <memcpy+0xc>
 8008d4e:	4770      	bx	lr
 8008d50:	b510      	push	{r4, lr}
 8008d52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d56:	4291      	cmp	r1, r2
 8008d58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d5c:	d1f9      	bne.n	8008d52 <memcpy+0xe>
 8008d5e:	bd10      	pop	{r4, pc}

08008d60 <_init>:
 8008d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d62:	bf00      	nop
 8008d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d66:	bc08      	pop	{r3}
 8008d68:	469e      	mov	lr, r3
 8008d6a:	4770      	bx	lr

08008d6c <_fini>:
 8008d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6e:	bf00      	nop
 8008d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d72:	bc08      	pop	{r3}
 8008d74:	469e      	mov	lr, r3
 8008d76:	4770      	bx	lr
