# RISC-V-CPU-SIM
The scheme corresponding to this implementation:  

![image](https://user-images.githubusercontent.com/47797379/147337311-d0e0471e-0f43-4de4-a39c-f91609279878.png)
