22:17:15 INFO  : Registering command handlers for SDK TCF services
22:17:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Chirag\Fall18\EGR680_PYNQ\Labs\Lab4_Week4\GPIO_App\GPIO_App.sdk\temp_xsdb_launch_script.tcl
22:17:22 INFO  : XSCT server has started successfully.
22:17:22 INFO  : Successfully done setting XSCT server connection channel  
22:17:30 INFO  : Processing command line option -hwspec C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper.hdf.
22:17:30 INFO  : Successfully done setting SDK workspace  
09:14:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Chirag\Fall18\EGR680_PYNQ\Labs\Lab4_Week4\GPIO_App\GPIO_App.sdk\temp_xsdb_launch_script.tcl
09:15:02 INFO  : XSCT server has started successfully.
09:15:05 INFO  : Successfully done setting XSCT server connection channel  
09:15:05 INFO  : Successfully done setting SDK workspace  
09:15:07 INFO  : Registering command handlers for SDK TCF services
09:15:18 INFO  : Processing command line option -hwspec C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper.hdf.
09:15:18 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A" && level==0} -index 1' command is executed.
12:04:38 INFO  : FPGA configured successfully with bitstream "C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A" && level==0} -index 1' command is executed.
12:04:49 INFO  : 'fpga -state' command is executed.
12:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4CDC2A' is selected.
12:04:50 INFO  : 'jtag frequency' command is executed.
12:04:50 INFO  : Sourcing of 'C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:50 INFO  : Context for 'APU' is selected.
12:04:50 INFO  : Hardware design information is loaded from 'C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:50 INFO  : Context for 'APU' is selected.
12:04:50 INFO  : 'stop' command is executed.
12:04:51 INFO  : 'ps7_init' command is executed.
12:04:51 INFO  : 'ps7_post_config' command is executed.
12:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:51 INFO  : The application 'C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/GPIO/Debug/GPIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A"} -index 0
loadhw -hw C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A"} -index 0
dow C:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.sdk/GPIO/Debug/GPIO.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:51 INFO  : Memory regions updated for context APU
12:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:52 INFO  : 'con' command is executed.
12:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4CDC2A"} -index 0
con
----------------End of Script----------------

12:04:52 INFO  : Launch script is exported to file 'C:\Chirag\Fall18\EGR680_PYNQ\Labs\Lab4_Week4\GPIO_App\GPIO_App.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio.elf_on_local.tcl'
12:05:35 INFO  : Disconnected from the channel tcfchan#1.
