// Seed: 1243036874
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    output wor id_6,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    input supply0 id_13
);
  assign id_6 = 1;
  wire id_15;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6
);
  wire [1 : ""] id_8;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_0,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
