
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _32897_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32898_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01    0.51 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.23    1.74 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.80 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.24    0.21    2.02 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.24    0.00    2.02 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.20    3.22 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.07    0.07    3.29 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.73 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    4.30 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.60 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    4.90 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.91 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.18 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.18 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.41 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.41 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.70 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.70 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    6.01 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.02 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    6.31 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.31 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.59 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.59 ^ clkbuf_7_122_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.82    0.65    7.24 ^ clkbuf_7_122_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.39                           clknet_7_122_0_clock_ctrl.core_clk (net)
                  0.82    0.01    7.25 ^ clkbuf_leaf_572_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.33    7.57 ^ clkbuf_leaf_572_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_572_clock_ctrl.core_clk (net)
                  0.11    0.00    7.57 ^ _32897_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.10    0.61    8.18 v _32897_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl29_regs0 (net)
                  0.10    0.00    8.18 v _32898_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.48    0.48 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.61    0.01    0.49 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.33    1.82 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.88 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.59    0.23    2.11 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.59    0.00    2.11 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.39    3.51 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.10    0.07    3.58 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.06 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.32 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.32 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.68 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.69 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.32 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.62 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.62 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.87 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.18 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.52 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.52 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.32    6.84 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.84 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.14 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.14 ^ clkbuf_7_122_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.82    0.70    7.84 ^ clkbuf_7_122_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.39                           clknet_7_122_0_clock_ctrl.core_clk (net)
                  0.82    0.01    7.85 ^ clkbuf_leaf_573_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.36    8.21 ^ clkbuf_leaf_573_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.04                           clknet_leaf_573_clock_ctrl.core_clk (net)
                  0.12    0.00    8.21 ^ _32898_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.31   clock uncertainty
                         -0.60    7.71   clock reconvergence pessimism
                          0.09    7.80   library hold time
                                  7.80   data required time
-----------------------------------------------------------------------------
                                  7.80   data required time
                                 -8.18   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _31675_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01    0.51 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.23    1.74 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.80 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.24    0.21    2.02 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.24    0.00    2.02 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.20    3.22 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.07    0.07    3.29 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.73 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    4.30 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.31 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.59 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.59 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.88 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.89 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.16 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.17 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.39 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.39 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.68 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.69 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    6.00 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.00 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.28 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.28 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.55 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.55 ^ clkbuf_7_79_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.56    7.11 ^ clkbuf_7_79_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.31                           clknet_7_79_0_clock_ctrl.core_clk (net)
                  0.65    0.00    7.12 ^ clkbuf_leaf_783_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    7.42 ^ clkbuf_leaf_783_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_783_clock_ctrl.core_clk (net)
                  0.10    0.00    7.42 ^ _31675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.34    0.79    8.22 v _31675_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.03                           soc.core.mgmtsoc_scratch_storage[8] (net)
                  0.34    0.00    8.22 v _24940_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.22    0.21    8.42 ^ _24940_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _11792_ (net)
                  0.22    0.00    8.42 ^ _24941_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.14    0.12    8.55 v _24941_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01                           _03807_ (net)
                  0.14    0.00    8.55 v _32687_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.48    0.48 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.61    0.01    0.49 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.33    1.82 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.88 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.59    0.23    2.11 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.59    0.00    2.11 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.39    3.51 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.10    0.07    3.58 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.06 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.32 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.32 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.68 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.69 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.32 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.62 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.62 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.87 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.18 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    6.50 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.19    0.00    6.50 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.80 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.80 ^ clkbuf_6_56_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    7.11 ^ clkbuf_6_56_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_56_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.11 ^ clkbuf_7_113_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.05    0.84    7.95 ^ clkbuf_7_113_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.51                           clknet_7_113_0_clock_ctrl.core_clk (net)
                  1.05    0.02    7.97 ^ clkbuf_leaf_705_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    8.35 ^ clkbuf_leaf_705_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_705_clock_ctrl.core_clk (net)
                  0.12    0.00    8.35 ^ _32687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.45   clock uncertainty
                         -0.37    8.08   clock reconvergence pessimism
                          0.08    8.15   library hold time
                                  8.15   data required time
-----------------------------------------------------------------------------
                                  8.15   data required time
                                 -8.55   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _32899_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32900_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01    0.51 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.23    1.74 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.80 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.24    0.21    2.02 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.24    0.00    2.02 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.20    3.22 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.07    0.07    3.29 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.73 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    4.30 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.60 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    4.90 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.91 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.18 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.18 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.41 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.41 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.70 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.70 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    6.01 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.02 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    6.31 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.31 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.59 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.59 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.68    0.58    7.17 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.68    0.00    7.17 ^ clkbuf_leaf_632_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    7.48 ^ clkbuf_leaf_632_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_632_clock_ctrl.core_clk (net)
                  0.10    0.00    7.48 ^ _32899_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    8.09 v _32899_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl30_regs0 (net)
                  0.11    0.00    8.09 v _32900_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.48    0.48 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.61    0.01    0.49 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.33    1.82 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.88 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.59    0.23    2.11 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.59    0.00    2.11 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.39    3.51 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.10    0.07    3.58 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.06 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.32 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.32 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.68 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.69 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.32 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.62 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.62 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.87 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.18 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.52 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.52 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.32    6.84 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.84 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.14 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.14 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.68    0.62    7.76 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.69    0.01    7.77 ^ clkbuf_leaf_634_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.34    8.11 ^ clkbuf_leaf_634_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_634_clock_ctrl.core_clk (net)
                  0.11    0.00    8.11 ^ _32900_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.21   clock uncertainty
                         -0.60    7.61   clock reconvergence pessimism
                          0.09    7.70   library hold time
                                  7.70   data required time
-----------------------------------------------------------------------------
                                  7.70   data required time
                                 -8.09   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _32945_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32946_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01    0.51 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.23    1.74 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.80 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.24    0.21    2.02 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.24    0.00    2.02 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.20    3.22 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.07    0.07    3.29 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.73 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    4.30 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.60 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    4.90 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.91 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.18 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.18 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.41 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.41 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.70 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.70 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    6.00 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.19    0.00    6.00 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.27 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.28 ^ clkbuf_6_57_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28    6.56 ^ clkbuf_6_57_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_57_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.56 ^ clkbuf_7_114_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.86    0.67    7.24 ^ clkbuf_7_114_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.41                           clknet_7_114_0_clock_ctrl.core_clk (net)
                  0.86    0.00    7.24 ^ clkbuf_leaf_492_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.33    7.57 ^ clkbuf_leaf_492_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_492_clock_ctrl.core_clk (net)
                  0.11    0.00    7.57 ^ _32945_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.63    8.19 v _32945_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl53_regs0 (net)
                  0.11    0.00    8.19 v _32946_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.48    0.48 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.61    0.01    0.49 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.33    1.82 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.88 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.59    0.23    2.11 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.59    0.00    2.11 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.39    3.51 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.10    0.07    3.58 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.06 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.32 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.32 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.68 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.69 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.32 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.62 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.62 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.87 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.87 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.18 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.18 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    6.50 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.19    0.00    6.50 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.80 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.80 ^ clkbuf_6_57_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    7.11 ^ clkbuf_6_57_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_57_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.11 ^ clkbuf_7_114_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.86    0.73    7.84 ^ clkbuf_7_114_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.41                           clknet_7_114_0_clock_ctrl.core_clk (net)
                  0.86    0.01    7.85 ^ clkbuf_leaf_603_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.36    8.21 ^ clkbuf_leaf_603_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_603_clock_ctrl.core_clk (net)
                  0.12    0.00    8.21 ^ _32946_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.31   clock uncertainty
                         -0.60    7.71   clock reconvergence pessimism
                          0.09    7.79   library hold time
                                  7.79   data required time
-----------------------------------------------------------------------------
                                  7.79   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _33042_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01    0.51 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.23    1.74 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.80 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.24    0.21    2.02 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.24    0.00    2.02 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.20    3.22 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.07    0.07    3.29 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.73 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.97 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.97 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    4.30 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.31 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.60 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.60 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    4.90 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.91 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    5.17 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.39 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.39 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.68 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.68 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.99 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.99 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.27 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.27 ^ clkbuf_6_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.53 ^ clkbuf_6_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_49_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.53 ^ clkbuf_7_99_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.60    0.53    7.06 ^ clkbuf_7_99_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.28                           clknet_7_99_0_clock_ctrl.core_clk (net)
                  0.60    0.00    7.06 ^ clkbuf_leaf_470_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    7.36 ^ clkbuf_leaf_470_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_470_clock_ctrl.core_clk (net)
                  0.10    0.00    7.36 ^ _33042_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.20    0.70    8.05 v _33042_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02                           soc.core.VexRiscv.execute_to_memory_PC[8] (net)
                  0.20    0.00    8.05 v _27643_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.12    0.35    8.40 v _27643_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00                           _04601_ (net)
                  0.12    0.00    8.40 v _33682_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.48    0.48 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.61    0.01    0.49 ^ wire1932/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.95    1.33    1.82 ^ wire1932/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.24                           net1932 (net)
                  1.96    0.06    1.88 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.59    0.23    2.11 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.59    0.00    2.11 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.39    3.51 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.10    0.07    3.58 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.06 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.32 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.32 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.68 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.69 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.33 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    5.61 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.61 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.85 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.85 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.16 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.16 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    6.49 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.49 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.80 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.80 ^ clkbuf_6_51_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.09 ^ clkbuf_6_51_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_51_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.09 ^ clkbuf_7_102_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.02    0.82    7.91 ^ clkbuf_7_102_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.49                           clknet_7_102_0_clock_ctrl.core_clk (net)
                  1.02    0.02    7.93 ^ clkbuf_leaf_471_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    8.31 ^ clkbuf_leaf_471_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_471_clock_ctrl.core_clk (net)
                  0.12    0.00    8.31 ^ _33682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.41   clock uncertainty
                         -0.50    7.91   clock reconvergence pessimism
                          0.08    7.99   library hold time
                                  7.99   data required time
-----------------------------------------------------------------------------
                                  7.99   data required time
                                 -8.40   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: _34128_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34129_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1547/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.54    0.54    0.54 ^ fanout1547/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.06                           net1547 (net)
                  0.54    0.00    0.55 ^ _34128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.18    0.79    1.34 v _34128_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_bidir_1[0].shift_register[8] (net)
                  0.18    0.00    1.34 v _34129_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.34   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.59    0.59 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.00    0.59 ^ _34129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.21    0.91   library hold time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _34437_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34438_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.55    0.55 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.01    0.56 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40    0.96 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.96 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.29 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.29 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.63 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.64 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.97 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.98 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.29 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.30 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43    2.72 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.04    2.76 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.13 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01    3.14 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.37    3.51 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.01    3.52 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.89 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.00    3.89 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.23 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.24 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    4.58 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.59 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.95 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.27    0.01    4.96 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    5.32 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.33 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.67 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.01    5.68 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    6.02 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.03 ^ _34437_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    6.73 v _34437_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[7].shift_register[2] (net)
                  0.14    0.00    6.73 v _34438_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.73   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.59    0.59 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.01    0.60 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    1.03 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    1.03 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    1.39 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.39 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.76 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.76 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.12 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.01    2.13 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.47 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.47 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    2.94 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.04    2.98 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    3.38 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01    3.38 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.40    3.79 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.01    3.79 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    4.19 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.20 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.56 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.57 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.94 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.95 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.38    5.33 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.27    0.01    5.34 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    5.73 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.74 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.11 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.01    6.12 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.49 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.50 ^ _34438_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.60   clock uncertainty
                         -0.47    6.13   clock reconvergence pessimism
                          0.16    6.28   library hold time
                                  6.28   data required time
-----------------------------------------------------------------------------
                                  6.28   data required time
                                 -6.73   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _34211_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34212_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.55    0.55 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.01    0.56 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40    0.96 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.96 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.29 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.29 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.63 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.64 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.97 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.97 ^ _34211_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    2.68 v _34211_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[2].shift_register[7] (net)
                  0.14    0.00    2.68 v _34212_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.68   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.59    0.59 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.01    0.60 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    1.03 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    1.03 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    1.39 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.39 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.76 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.76 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.12 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    2.13 ^ _34212_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    2.23   clock uncertainty
                         -0.15    2.07   clock reconvergence pessimism
                          0.15    2.22   library hold time
                                  2.22   data required time
-----------------------------------------------------------------------------
                                  2.22   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _34123_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34124_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1547/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.54    0.54    0.54 ^ fanout1547/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.06                           net1547 (net)
                  0.54    0.00    0.55 ^ _34123_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.76    1.31 v _34123_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_bidir_1[0].shift_register[3] (net)
                  0.14    0.00    1.31 v _34124_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.31   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1547/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.54    0.59    0.59 ^ fanout1547/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.06                           net1547 (net)
                  0.54    0.00    0.59 ^ _34124_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.20    0.85   library hold time
                                  0.85   data required time
-----------------------------------------------------------------------------
                                  0.85   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34436_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34437_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.55    0.55 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.01    0.56 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40    0.96 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    0.96 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.29 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.29 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.63 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.64 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.97 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.98 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.29 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.30 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43    2.72 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.04    2.76 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.13 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01    3.14 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.37    3.51 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.01    3.52 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.89 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.00    3.89 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.23 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.24 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    4.58 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.59 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.95 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.27    0.01    4.96 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    5.32 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.33 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.67 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.01    5.68 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    6.02 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.03 ^ _34436_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    6.74 v _34436_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[7].shift_register[1] (net)
                  0.14    0.00    6.74 v _34437_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.74   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1544/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.59    0.59 ^ fanout1544/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.18                           net1544 (net)
                  0.73    0.01    0.60 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.43    1.03 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00    1.03 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    1.39 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.39 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.76 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.76 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.12 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.01    2.13 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.47 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.47 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    2.94 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.04    2.98 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    3.38 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01    3.38 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.40    3.79 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.01    3.79 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    4.19 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.20 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.56 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.57 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.94 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.95 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.38    5.33 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.27    0.01    5.34 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    5.73 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.74 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.11 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.01    6.12 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.49 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.50 ^ _34437_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.60   clock uncertainty
                         -0.47    6.13   clock reconvergence pessimism
                          0.15    6.28   library hold time
                                  6.28   data required time
-----------------------------------------------------------------------------
                                  6.28   data required time
                                 -6.74   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


