
transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af00  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  0800b0a0  0800b0a0  0000c0a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b870  0800b870  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b870  0800b870  0000c870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b878  0800b878  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b878  0800b878  0000c878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b87c  0800b87c  0000c87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b880  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d7c  200001e8  0800ba68  0000d1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004f64  0800ba68  0000df64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182c3  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000431d  00000000  00000000  000254db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  000297f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c7  00000000  00000000  0002af48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007abc  00000000  00000000  0002c10f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a55  00000000  00000000  00033bcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2ea6  00000000  00000000  0004d620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f04c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007448  00000000  00000000  000f050c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f7954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b088 	.word	0x0800b088

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800b088 	.word	0x0800b088

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b9be 	b.w	8000f00 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f83c 	bl	8000c08 <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__aeabi_d2lz>:
 8000b9c:	b538      	push	{r3, r4, r5, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	460d      	mov	r5, r1
 8000ba6:	f7ff ff99 	bl	8000adc <__aeabi_dcmplt>
 8000baa:	b928      	cbnz	r0, 8000bb8 <__aeabi_d2lz+0x1c>
 8000bac:	4620      	mov	r0, r4
 8000bae:	4629      	mov	r1, r5
 8000bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bb4:	f000 b80a 	b.w	8000bcc <__aeabi_d2ulz>
 8000bb8:	4620      	mov	r0, r4
 8000bba:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000bbe:	f000 f805 	bl	8000bcc <__aeabi_d2ulz>
 8000bc2:	4240      	negs	r0, r0
 8000bc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc8:	bd38      	pop	{r3, r4, r5, pc}
 8000bca:	bf00      	nop

08000bcc <__aeabi_d2ulz>:
 8000bcc:	b5d0      	push	{r4, r6, r7, lr}
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <__aeabi_d2ulz+0x34>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	4606      	mov	r6, r0
 8000bd4:	460f      	mov	r7, r1
 8000bd6:	f7ff fd0f 	bl	80005f8 <__aeabi_dmul>
 8000bda:	f7ff ffa7 	bl	8000b2c <__aeabi_d2uiz>
 8000bde:	4604      	mov	r4, r0
 8000be0:	f7ff fc90 	bl	8000504 <__aeabi_ui2d>
 8000be4:	4b07      	ldr	r3, [pc, #28]	@ (8000c04 <__aeabi_d2ulz+0x38>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	f7ff fd06 	bl	80005f8 <__aeabi_dmul>
 8000bec:	4602      	mov	r2, r0
 8000bee:	460b      	mov	r3, r1
 8000bf0:	4630      	mov	r0, r6
 8000bf2:	4639      	mov	r1, r7
 8000bf4:	f7ff fb48 	bl	8000288 <__aeabi_dsub>
 8000bf8:	f7ff ff98 	bl	8000b2c <__aeabi_d2uiz>
 8000bfc:	4621      	mov	r1, r4
 8000bfe:	bdd0      	pop	{r4, r6, r7, pc}
 8000c00:	3df00000 	.word	0x3df00000
 8000c04:	41f00000 	.word	0x41f00000

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <CMD_API_FindSeperator>:
 *********************************************************************************************************************/
int CMD_API_FindSeperator (uint8_t *message, uint8_t seperator);
/**********************************************************************************************************************
 * Definitions of private functions
 *********************************************************************************************************************/
int CMD_API_FindSeperator (uint8_t *message, uint8_t seperator) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	70fb      	strb	r3, [r7, #3]
    char *delimiter_pos = strchr((char*)message, seperator);
 8000f10:	78fb      	ldrb	r3, [r7, #3]
 8000f12:	4619      	mov	r1, r3
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f008 f896 	bl	8009046 <strchr>
 8000f1a:	60f8      	str	r0, [r7, #12]

    if (delimiter_pos == NULL) {
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d102      	bne.n	8000f28 <CMD_API_FindSeperator+0x24>
        return NO_SEPERATOR;
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295
 8000f26:	e009      	b.n	8000f3c <CMD_API_FindSeperator+0x38>
    } else if ((uint8_t*)delimiter_pos == message) {
 8000f28:	68fa      	ldr	r2, [r7, #12]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d101      	bne.n	8000f34 <CMD_API_FindSeperator+0x30>
        return EMPTY_MESSAGE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	e003      	b.n	8000f3c <CMD_API_FindSeperator+0x38>
    }

    return (uint8_t*)delimiter_pos - message + 1;
 8000f34:	68fa      	ldr	r2, [r7, #12]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	3301      	adds	r3, #1
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <CMD_API_Process>:
/**********************************************************************************************************************
 * Definitions of exported functions
 *********************************************************************************************************************/
bool CMD_API_Process (sMessage_t *received_message, sCmdLauncherParams_t *cmd_params) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	@ 0x28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    if ((received_message->message == NULL) || (received_message->message_length <= 0)) {
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d003      	beq.n	8000f5e <CMD_API_Process+0x1a>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <CMD_API_Process+0x1e>
        return false;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	e077      	b.n	8001052 <CMD_API_Process+0x10e>
    }

    for (size_t cmd = 0; cmd < cmd_params->command_table_size; cmd++) {
 8000f62:	2300      	movs	r3, #0
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f66:	e066      	b.n	8001036 <CMD_API_Process+0xf2>
        const sCommandDesc_t *command = &cmd_params->command_table[cmd];
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6e:	011b      	lsls	r3, r3, #4
 8000f70:	4413      	add	r3, r2
 8000f72:	623b      	str	r3, [r7, #32]
        int seperator_pos = CMD_API_FindSeperator(received_message->message, *command->separator);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	6a3b      	ldr	r3, [r7, #32]
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4610      	mov	r0, r2
 8000f82:	f7ff ffbf 	bl	8000f04 <CMD_API_FindSeperator>
 8000f86:	61f8      	str	r0, [r7, #28]

		if (seperator_pos == NO_SEPERATOR) {
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f8e:	d109      	bne.n	8000fa4 <CMD_API_Process+0x60>
			snprintf((char*)cmd_params->reply, cmd_params->reply_size, "No seperator was found\r\n");
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	6898      	ldr	r0, [r3, #8]
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	4a30      	ldr	r2, [pc, #192]	@ (800105c <CMD_API_Process+0x118>)
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f007 ffd2 	bl	8008f44 <sniprintf>
			return false;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e056      	b.n	8001052 <CMD_API_Process+0x10e>
		} else if (seperator_pos == EMPTY_MESSAGE) {
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d109      	bne.n	8000fbe <CMD_API_Process+0x7a>
			snprintf((char*)cmd_params->reply, cmd_params->reply_size, "An empty message was received\r\n");
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	6898      	ldr	r0, [r3, #8]
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	4a2b      	ldr	r2, [pc, #172]	@ (8001060 <CMD_API_Process+0x11c>)
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f007 ffc5 	bl	8008f44 <sniprintf>
			return false;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e049      	b.n	8001052 <CMD_API_Process+0x10e>
		}

        if ((command->command_name_size + 1 == seperator_pos) && (strncmp((char*)command->command_name, (char*)received_message->message, command->command_name_size) == 0)) {
 8000fbe:	6a3b      	ldr	r3, [r7, #32]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	1c5a      	adds	r2, r3, #1
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d132      	bne.n	8001030 <CMD_API_Process+0xec>
 8000fca:	6a3b      	ldr	r3, [r7, #32]
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6819      	ldr	r1, [r3, #0]
 8000fd2:	6a3b      	ldr	r3, [r7, #32]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	f008 f855 	bl	8009086 <strncmp>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d126      	bne.n	8001030 <CMD_API_Process+0xec>
            if (command->function == NULL) {
 8000fe2:	6a3b      	ldr	r3, [r7, #32]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d109      	bne.n	8000ffe <CMD_API_Process+0xba>
                snprintf((char*)cmd_params->reply, cmd_params->reply_size, "Command does not have a function\r\n");
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	6898      	ldr	r0, [r3, #8]
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8001064 <CMD_API_Process+0x120>)
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f007 ffa5 	bl	8008f44 <sniprintf>
                return false;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e029      	b.n	8001052 <CMD_API_Process+0x10e>
            }

            sCommandParams_t params = {
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
                .params = received_message->message + seperator_pos,
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	4413      	add	r3, r2
            sCommandParams_t params = {
 8001014:	60fb      	str	r3, [r7, #12]
                .params_length = received_message->message_length - seperator_pos,
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	1ad3      	subs	r3, r2, r3
            sCommandParams_t params = {
 800101e:	613b      	str	r3, [r7, #16]
            };

            command->function(&params);
 8001020:	6a3b      	ldr	r3, [r7, #32]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f107 020c 	add.w	r2, r7, #12
 8001028:	4610      	mov	r0, r2
 800102a:	4798      	blx	r3
            return true;
 800102c:	2301      	movs	r3, #1
 800102e:	e010      	b.n	8001052 <CMD_API_Process+0x10e>
    for (size_t cmd = 0; cmd < cmd_params->command_table_size; cmd++) {
 8001030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001032:	3301      	adds	r3, #1
 8001034:	627b      	str	r3, [r7, #36]	@ 0x24
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800103c:	429a      	cmp	r2, r3
 800103e:	d393      	bcc.n	8000f68 <CMD_API_Process+0x24>
        }
    }

    snprintf((char*)cmd_params->reply, cmd_params->reply_size, "Such command does not exist\r\n");
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	6898      	ldr	r0, [r3, #8]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	4a07      	ldr	r2, [pc, #28]	@ (8001068 <CMD_API_Process+0x124>)
 800104a:	4619      	mov	r1, r3
 800104c:	f007 ff7a 	bl	8008f44 <sniprintf>
    return false;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3728      	adds	r7, #40	@ 0x28
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	0800b0a0 	.word	0x0800b0a0
 8001060:	0800b0bc 	.word	0x0800b0bc
 8001064:	0800b0dc 	.word	0x0800b0dc
 8001068:	0800b100 	.word	0x0800b100

0800106c <CMD_API_CheckParams>:

bool CMD_API_CheckParams (sCommandParams_t *cmd_params) {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	if (cmd_params == NULL) {
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <CMD_API_CheckParams+0x12>
		return false;
 800107a:	2300      	movs	r3, #0
 800107c:	e00a      	b.n	8001094 <CMD_API_CheckParams+0x28>
	}

	if ((cmd_params->params == NULL) || (cmd_params->params_length == 0)) {
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <CMD_API_CheckParams+0x22>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <CMD_API_CheckParams+0x26>
		return false;
 800108e:	2300      	movs	r3, #0
 8001090:	e000      	b.n	8001094 <CMD_API_CheckParams+0x28>
	}

	return true;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <GNSS_API_Init>:

static sGnssData_t current_gnss_data = {0};

static void GNSS_API_Task (void *argument);

bool GNSS_API_Init (void) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	if (UART_API_Init(GNSS_UART_PORT, 0, GNSS_UART_DELIMITER, GNSS_UART_DELIMITER_LENGTH) == false) {
 80010a4:	2302      	movs	r3, #2
 80010a6:	4a11      	ldr	r2, [pc, #68]	@ (80010ec <GNSS_API_Init+0x4c>)
 80010a8:	2100      	movs	r1, #0
 80010aa:	2000      	movs	r0, #0
 80010ac:	f001 f8cc 	bl	8002248 <UART_API_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f083 0301 	eor.w	r3, r3, #1
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <GNSS_API_Init+0x20>
		return false;
 80010bc:	2300      	movs	r3, #0
 80010be:	e012      	b.n	80010e6 <GNSS_API_Init+0x46>
	}

	if (gnss_api_thread == NULL) {
 80010c0:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <GNSS_API_Init+0x50>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d10d      	bne.n	80010e4 <GNSS_API_Init+0x44>
		gnss_api_thread = osThreadNew(GNSS_API_Task, NULL, &gnss_api_thread_attr);
 80010c8:	4a0a      	ldr	r2, [pc, #40]	@ (80010f4 <GNSS_API_Init+0x54>)
 80010ca:	2100      	movs	r1, #0
 80010cc:	480a      	ldr	r0, [pc, #40]	@ (80010f8 <GNSS_API_Init+0x58>)
 80010ce:	f003 fc2f 	bl	8004930 <osThreadNew>
 80010d2:	4603      	mov	r3, r0
 80010d4:	4a06      	ldr	r2, [pc, #24]	@ (80010f0 <GNSS_API_Init+0x50>)
 80010d6:	6013      	str	r3, [r2, #0]
		if (gnss_api_thread == NULL) {
 80010d8:	4b05      	ldr	r3, [pc, #20]	@ (80010f0 <GNSS_API_Init+0x50>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d101      	bne.n	80010e4 <GNSS_API_Init+0x44>
			return false;
 80010e0:	2300      	movs	r3, #0
 80010e2:	e000      	b.n	80010e6 <GNSS_API_Init+0x46>
		}
	}

	return true;
 80010e4:	2301      	movs	r3, #1
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	0800b144 	.word	0x0800b144
 80010f0:	20000204 	.word	0x20000204
 80010f4:	0800b2e8 	.word	0x0800b2e8
 80010f8:	080010fd 	.word	0x080010fd

080010fc <GNSS_API_Task>:

static void GNSS_API_Task (void *argument) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	while (1) {
		if (UART_API_Receive(GNSS_UART_PORT, &gnss_nmea_message, osWaitForever) == false) {
 8001104:	f04f 32ff 	mov.w	r2, #4294967295
 8001108:	4913      	ldr	r1, [pc, #76]	@ (8001158 <GNSS_API_Task+0x5c>)
 800110a:	2000      	movs	r0, #0
 800110c:	f001 f9c0 	bl	8002490 <UART_API_Receive>
 8001110:	4603      	mov	r3, r0
 8001112:	f083 0301 	eor.w	r3, r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d11a      	bne.n	8001152 <GNSS_API_Task+0x56>
			continue;
		}

		if (CMD_API_Process(&gnss_nmea_message, &command_parser) == true) {
 800111c:	490f      	ldr	r1, [pc, #60]	@ (800115c <GNSS_API_Task+0x60>)
 800111e:	480e      	ldr	r0, [pc, #56]	@ (8001158 <GNSS_API_Task+0x5c>)
 8001120:	f7ff ff10 	bl	8000f44 <CMD_API_Process>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d10d      	bne.n	8001146 <GNSS_API_Task+0x4a>

		} else {
			//debug_err
			sMessage_t reply = {.message = command_parser.reply, .message_length = command_parser.reply_size};
 800112a:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <GNSS_API_Task+0x60>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <GNSS_API_Task+0x60>)
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	60fb      	str	r3, [r7, #12]
			UART_API_Send(eUartApiPort_Usart2, &reply, osWaitForever);
 8001136:	f107 0308 	add.w	r3, r7, #8
 800113a:	f04f 32ff 	mov.w	r2, #4294967295
 800113e:	4619      	mov	r1, r3
 8001140:	2001      	movs	r0, #1
 8001142:	f001 f943 	bl	80023cc <UART_API_Send>
		}

		HEAP_API_Free(gnss_nmea_message.message);
 8001146:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <GNSS_API_Task+0x5c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fb60 	bl	8001810 <HEAP_API_Free>
 8001150:	e7d8      	b.n	8001104 <GNSS_API_Task+0x8>
			continue;
 8001152:	bf00      	nop
		if (UART_API_Receive(GNSS_UART_PORT, &gnss_nmea_message, osWaitForever) == false) {
 8001154:	e7d6      	b.n	8001104 <GNSS_API_Task+0x8>
 8001156:	bf00      	nop
 8001158:	20000208 	.word	0x20000208
 800115c:	20000000 	.word	0x20000000

08001160 <GNSS_API_UpdateCoordinates>:
	}
}

void GNSS_API_UpdateCoordinates (double timestamp, double latitude, double longitude) {
 8001160:	b480      	push	{r7}
 8001162:	b087      	sub	sp, #28
 8001164:	af00      	add	r7, sp, #0
 8001166:	ed87 0b04 	vstr	d0, [r7, #16]
 800116a:	ed87 1b02 	vstr	d1, [r7, #8]
 800116e:	ed87 2b00 	vstr	d2, [r7]
	current_gnss_data.timestamp = timestamp;
 8001172:	490a      	ldr	r1, [pc, #40]	@ (800119c <GNSS_API_UpdateCoordinates+0x3c>)
 8001174:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001178:	e9c1 2300 	strd	r2, r3, [r1]
	current_gnss_data.lat = latitude;
 800117c:	4907      	ldr	r1, [pc, #28]	@ (800119c <GNSS_API_UpdateCoordinates+0x3c>)
 800117e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001182:	e9c1 2302 	strd	r2, r3, [r1, #8]
	current_gnss_data.lon = longitude;
 8001186:	4905      	ldr	r1, [pc, #20]	@ (800119c <GNSS_API_UpdateCoordinates+0x3c>)
 8001188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800118c:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8001190:	bf00      	nop
 8001192:	371c      	adds	r7, #28
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	20000410 	.word	0x20000410

080011a0 <GNSS_API_UpdateSpeed>:

void GNSS_API_UpdateSpeed (double speed) {
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	ed87 0b00 	vstr	d0, [r7]
	current_gnss_data.speed = speed;
 80011aa:	4905      	ldr	r1, [pc, #20]	@ (80011c0 <GNSS_API_UpdateSpeed+0x20>)
 80011ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011b0:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	20000410 	.word	0x20000410

080011c4 <GNSS_GnggaHandler>:
#define CHECKSUM_SYMBOL '*'
#define MESSAGE_LENGTH 64

static bool GNSS_IsNmeaValid (sCommandParams_t *cmd_params, eGnssCmd_t message_type);

bool GNSS_GnggaHandler (sCommandParams_t *cmd_params) {
 80011c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011c8:	b096      	sub	sp, #88	@ 0x58
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	60f8      	str	r0, [r7, #12]
	if (!CMD_API_CheckParams(cmd_params)) {
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f7ff ff4c 	bl	800106c <CMD_API_CheckParams>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f083 0301 	eor.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d009      	beq.n	80011f4 <GNSS_GnggaHandler+0x30>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Invalid command parameters.\r");
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	6898      	ldr	r0, [r3, #8]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	4a99      	ldr	r2, [pc, #612]	@ (8001450 <GNSS_GnggaHandler+0x28c>)
 80011ea:	4619      	mov	r1, r3
 80011ec:	f007 feaa 	bl	8008f44 <sniprintf>
		return false;
 80011f0:	2300      	movs	r3, #0
 80011f2:	e127      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}

	if (GNSS_IsNmeaValid(cmd_params, eGnssCmd_Gngga) == false) {
 80011f4:	2100      	movs	r1, #0
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f000 f9ac 	bl	8001554 <GNSS_IsNmeaValid>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f083 0301 	eor.w	r3, r3, #1
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2b00      	cmp	r3, #0
 8001206:	d009      	beq.n	800121c <GNSS_GnggaHandler+0x58>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "NMEA message is invalid.\r\n");
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6898      	ldr	r0, [r3, #8]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	4a90      	ldr	r2, [pc, #576]	@ (8001454 <GNSS_GnggaHandler+0x290>)
 8001212:	4619      	mov	r1, r3
 8001214:	f007 fe96 	bl	8008f44 <sniprintf>
		return false;
 8001218:	2300      	movs	r3, #0
 800121a:	e113      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}

	const char *delimiter = ",";
 800121c:	4b8e      	ldr	r3, [pc, #568]	@ (8001458 <GNSS_GnggaHandler+0x294>)
 800121e:	647b      	str	r3, [r7, #68]	@ 0x44
	char *saveptr = NULL;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
	char *token = strtok_r((char*) cmd_params->params, delimiter, &saveptr);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f107 0214 	add.w	r2, r7, #20
 800122c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800122e:	4618      	mov	r0, r3
 8001230:	f007 ff8c 	bl	800914c <strtok_r>
 8001234:	6438      	str	r0, [r7, #64]	@ 0x40
	if (token == NULL) {
 8001236:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001238:	2b00      	cmp	r3, #0
 800123a:	d109      	bne.n	8001250 <GNSS_GnggaHandler+0x8c>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Missing timestamp parameter.\r");
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6898      	ldr	r0, [r3, #8]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	4a85      	ldr	r2, [pc, #532]	@ (800145c <GNSS_GnggaHandler+0x298>)
 8001246:	4619      	mov	r1, r3
 8001248:	f007 fe7c 	bl	8008f44 <sniprintf>
		return false;
 800124c:	2300      	movs	r3, #0
 800124e:	e0f9      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}
	double timestamp = atof(token);
 8001250:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001252:	f006 fe41 	bl	8007ed8 <atof>
 8001256:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38
	token = strtok_r(NULL, delimiter, &saveptr);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	461a      	mov	r2, r3
 8001260:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001262:	2000      	movs	r0, #0
 8001264:	f007 ff72 	bl	800914c <strtok_r>
 8001268:	6438      	str	r0, [r7, #64]	@ 0x40
	if (token == NULL) {
 800126a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800126c:	2b00      	cmp	r3, #0
 800126e:	d109      	bne.n	8001284 <GNSS_GnggaHandler+0xc0>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Missing latitude parameter.\r");
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	6898      	ldr	r0, [r3, #8]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	4a79      	ldr	r2, [pc, #484]	@ (8001460 <GNSS_GnggaHandler+0x29c>)
 800127a:	4619      	mov	r1, r3
 800127c:	f007 fe62 	bl	8008f44 <sniprintf>
		return false;
 8001280:	2300      	movs	r3, #0
 8001282:	e0df      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}
	double lat_deg = atoi(token) / 100;
 8001284:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001286:	f006 fe2a 	bl	8007ede <atoi>
 800128a:	4603      	mov	r3, r0
 800128c:	4a75      	ldr	r2, [pc, #468]	@ (8001464 <GNSS_GnggaHandler+0x2a0>)
 800128e:	fb82 1203 	smull	r1, r2, r2, r3
 8001292:	1152      	asrs	r2, r2, #5
 8001294:	17db      	asrs	r3, r3, #31
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f943 	bl	8000524 <__aeabi_i2d>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	double lat_min = atof(token) - (lat_deg * 100);
 80012a6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80012a8:	f006 fe16 	bl	8007ed8 <atof>
 80012ac:	ec59 8b10 	vmov	r8, r9, d0
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	4b6c      	ldr	r3, [pc, #432]	@ (8001468 <GNSS_GnggaHandler+0x2a4>)
 80012b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80012ba:	f7ff f99d 	bl	80005f8 <__aeabi_dmul>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	4640      	mov	r0, r8
 80012c4:	4649      	mov	r1, r9
 80012c6:	f7fe ffdf 	bl	8000288 <__aeabi_dsub>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	double latitude = lat_deg + (lat_min / 60);
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	4b65      	ldr	r3, [pc, #404]	@ (800146c <GNSS_GnggaHandler+0x2a8>)
 80012d8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80012dc:	f7ff fab6 	bl	800084c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80012e8:	f7fe ffd0 	bl	800028c <__adddf3>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	token = strtok_r(NULL, delimiter, &saveptr);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	461a      	mov	r2, r3
 80012fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80012fc:	2000      	movs	r0, #0
 80012fe:	f007 ff25 	bl	800914c <strtok_r>
 8001302:	6438      	str	r0, [r7, #64]	@ 0x40
	if (token == NULL || (*token != 'N' && *token != 'S')) {
 8001304:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001306:	2b00      	cmp	r3, #0
 8001308:	d007      	beq.n	800131a <GNSS_GnggaHandler+0x156>
 800130a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001310:	d00d      	beq.n	800132e <GNSS_GnggaHandler+0x16a>
 8001312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b53      	cmp	r3, #83	@ 0x53
 8001318:	d009      	beq.n	800132e <GNSS_GnggaHandler+0x16a>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Invalid latitude direction.\r");
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6898      	ldr	r0, [r3, #8]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	4a53      	ldr	r2, [pc, #332]	@ (8001470 <GNSS_GnggaHandler+0x2ac>)
 8001324:	4619      	mov	r1, r3
 8001326:	f007 fe0d 	bl	8008f44 <sniprintf>
		return false;
 800132a:	2300      	movs	r3, #0
 800132c:	e08a      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}
	if (*token == 'S') {
 800132e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b53      	cmp	r3, #83	@ 0x53
 8001334:	d109      	bne.n	800134a <GNSS_GnggaHandler+0x186>
		latitude = -latitude;
 8001336:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800133c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	ed97 7b00 	vldr	d7, [r7]
 8001346:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
	}
	token = strtok_r(NULL, delimiter, &saveptr);
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	461a      	mov	r2, r3
 8001350:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001352:	2000      	movs	r0, #0
 8001354:	f007 fefa 	bl	800914c <strtok_r>
 8001358:	6438      	str	r0, [r7, #64]	@ 0x40
	if (token == NULL) {
 800135a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800135c:	2b00      	cmp	r3, #0
 800135e:	d109      	bne.n	8001374 <GNSS_GnggaHandler+0x1b0>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Missing longitude parameter.\r");
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6898      	ldr	r0, [r3, #8]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	4a42      	ldr	r2, [pc, #264]	@ (8001474 <GNSS_GnggaHandler+0x2b0>)
 800136a:	4619      	mov	r1, r3
 800136c:	f007 fdea 	bl	8008f44 <sniprintf>
		return false;
 8001370:	2300      	movs	r3, #0
 8001372:	e067      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}
	double lon_deg = atoi(token) / 100;
 8001374:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001376:	f006 fdb2 	bl	8007ede <atoi>
 800137a:	4603      	mov	r3, r0
 800137c:	4a39      	ldr	r2, [pc, #228]	@ (8001464 <GNSS_GnggaHandler+0x2a0>)
 800137e:	fb82 1203 	smull	r1, r2, r2, r3
 8001382:	1152      	asrs	r2, r2, #5
 8001384:	17db      	asrs	r3, r3, #31
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8cb 	bl	8000524 <__aeabi_i2d>
 800138e:	4602      	mov	r2, r0
 8001390:	460b      	mov	r3, r1
 8001392:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double lon_min = atof(token) - (lon_deg * 100);
 8001396:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001398:	f006 fd9e 	bl	8007ed8 <atof>
 800139c:	ec59 8b10 	vmov	r8, r9, d0
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	4b30      	ldr	r3, [pc, #192]	@ (8001468 <GNSS_GnggaHandler+0x2a4>)
 80013a6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013aa:	f7ff f925 	bl	80005f8 <__aeabi_dmul>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	4640      	mov	r0, r8
 80013b4:	4649      	mov	r1, r9
 80013b6:	f7fe ff67 	bl	8000288 <__aeabi_dsub>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double longitude = lon_deg + (lon_min / 60);
 80013c2:	f04f 0200 	mov.w	r2, #0
 80013c6:	4b29      	ldr	r3, [pc, #164]	@ (800146c <GNSS_GnggaHandler+0x2a8>)
 80013c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80013cc:	f7ff fa3e 	bl	800084c <__aeabi_ddiv>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013d8:	f7fe ff58 	bl	800028c <__adddf3>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	token = strtok_r(NULL, delimiter, &saveptr);
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	461a      	mov	r2, r3
 80013ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80013ec:	2000      	movs	r0, #0
 80013ee:	f007 fead 	bl	800914c <strtok_r>
 80013f2:	6438      	str	r0, [r7, #64]	@ 0x40
	if (token == NULL || (*token != 'E' && *token != 'W')) {
 80013f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d007      	beq.n	800140a <GNSS_GnggaHandler+0x246>
 80013fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b45      	cmp	r3, #69	@ 0x45
 8001400:	d00d      	beq.n	800141e <GNSS_GnggaHandler+0x25a>
 8001402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b57      	cmp	r3, #87	@ 0x57
 8001408:	d009      	beq.n	800141e <GNSS_GnggaHandler+0x25a>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Invalid longitude direction.\r");
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6898      	ldr	r0, [r3, #8]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	4a19      	ldr	r2, [pc, #100]	@ (8001478 <GNSS_GnggaHandler+0x2b4>)
 8001414:	4619      	mov	r1, r3
 8001416:	f007 fd95 	bl	8008f44 <sniprintf>
		return false;
 800141a:	2300      	movs	r3, #0
 800141c:	e012      	b.n	8001444 <GNSS_GnggaHandler+0x280>
	}
	if (*token == 'W') {
 800141e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b57      	cmp	r3, #87	@ 0x57
 8001424:	d105      	bne.n	8001432 <GNSS_GnggaHandler+0x26e>
		longitude = -longitude;
 8001426:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8001428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800142a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800142e:	e9c7 4512 	strd	r4, r5, [r7, #72]	@ 0x48
	}

	GNSS_API_UpdateCoordinates(timestamp, latitude, longitude);
 8001432:	ed97 2b12 	vldr	d2, [r7, #72]	@ 0x48
 8001436:	ed97 1b14 	vldr	d1, [r7, #80]	@ 0x50
 800143a:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800143e:	f7ff fe8f 	bl	8001160 <GNSS_API_UpdateCoordinates>
	return true;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	3758      	adds	r7, #88	@ 0x58
 8001448:	46bd      	mov	sp, r7
 800144a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800144e:	bf00      	nop
 8001450:	0800b148 	.word	0x0800b148
 8001454:	0800b168 	.word	0x0800b168
 8001458:	0800b184 	.word	0x0800b184
 800145c:	0800b188 	.word	0x0800b188
 8001460:	0800b1a8 	.word	0x0800b1a8
 8001464:	51eb851f 	.word	0x51eb851f
 8001468:	40590000 	.word	0x40590000
 800146c:	404e0000 	.word	0x404e0000
 8001470:	0800b1c8 	.word	0x0800b1c8
 8001474:	0800b1e8 	.word	0x0800b1e8
 8001478:	0800b208 	.word	0x0800b208

0800147c <GNSS_GnvtgHandler>:

bool GNSS_GnvtgHandler (sCommandParams_t *cmd_params) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	@ 0x28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	if (CMD_API_CheckParams(cmd_params) == false) {
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff fdf1 	bl	800106c <CMD_API_CheckParams>
 800148a:	4603      	mov	r3, r0
 800148c:	f083 0301 	eor.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d009      	beq.n	80014aa <GNSS_GnvtgHandler+0x2e>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Invalid command parameters.\r\n");
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6898      	ldr	r0, [r3, #8]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	4a29      	ldr	r2, [pc, #164]	@ (8001544 <GNSS_GnvtgHandler+0xc8>)
 80014a0:	4619      	mov	r1, r3
 80014a2:	f007 fd4f 	bl	8008f44 <sniprintf>
		return false;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e048      	b.n	800153c <GNSS_GnvtgHandler+0xc0>
	}

	if (GNSS_IsNmeaValid(cmd_params, eGnssCmd_Gnvtg) == false) {
 80014aa:	2101      	movs	r1, #1
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 f851 	bl	8001554 <GNSS_IsNmeaValid>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f083 0301 	eor.w	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d009      	beq.n	80014d2 <GNSS_GnvtgHandler+0x56>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "NMEA message is invalid.\r\n");
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6898      	ldr	r0, [r3, #8]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	4a20      	ldr	r2, [pc, #128]	@ (8001548 <GNSS_GnvtgHandler+0xcc>)
 80014c8:	4619      	mov	r1, r3
 80014ca:	f007 fd3b 	bl	8008f44 <sniprintf>
		return false;
 80014ce:	2300      	movs	r3, #0
 80014d0:	e034      	b.n	800153c <GNSS_GnvtgHandler+0xc0>
	}

	const char *delimiter = ",";
 80014d2:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <GNSS_GnvtgHandler+0xd0>)
 80014d4:	61fb      	str	r3, [r7, #28]
	char *saveptr = NULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
	char *token = strtok_r((char*) cmd_params->params, delimiter, &saveptr);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f107 020c 	add.w	r2, r7, #12
 80014e2:	69f9      	ldr	r1, [r7, #28]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f007 fe31 	bl	800914c <strtok_r>
 80014ea:	6278      	str	r0, [r7, #36]	@ 0x24
	for (size_t i = 0; i < SPEED_KMH_POS; i++) {
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
 80014f0:	e00a      	b.n	8001508 <GNSS_GnvtgHandler+0x8c>
		token = strtok_r(NULL, delimiter, &saveptr);
 80014f2:	f107 030c 	add.w	r3, r7, #12
 80014f6:	461a      	mov	r2, r3
 80014f8:	69f9      	ldr	r1, [r7, #28]
 80014fa:	2000      	movs	r0, #0
 80014fc:	f007 fe26 	bl	800914c <strtok_r>
 8001500:	6278      	str	r0, [r7, #36]	@ 0x24
	for (size_t i = 0; i < SPEED_KMH_POS; i++) {
 8001502:	6a3b      	ldr	r3, [r7, #32]
 8001504:	3301      	adds	r3, #1
 8001506:	623b      	str	r3, [r7, #32]
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	2b03      	cmp	r3, #3
 800150c:	d9f1      	bls.n	80014f2 <GNSS_GnvtgHandler+0x76>
	}

	if (token == NULL) {
 800150e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001510:	2b00      	cmp	r3, #0
 8001512:	d109      	bne.n	8001528 <GNSS_GnvtgHandler+0xac>
		snprintf((char*)cmd_params->reply, cmd_params->reply_length, "Missing speed parameter.\r");
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6898      	ldr	r0, [r3, #8]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	4a0c      	ldr	r2, [pc, #48]	@ (8001550 <GNSS_GnvtgHandler+0xd4>)
 800151e:	4619      	mov	r1, r3
 8001520:	f007 fd10 	bl	8008f44 <sniprintf>
		return false;
 8001524:	2300      	movs	r3, #0
 8001526:	e009      	b.n	800153c <GNSS_GnvtgHandler+0xc0>
	}

	double speed = atof(token);
 8001528:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800152a:	f006 fcd5 	bl	8007ed8 <atof>
 800152e:	ed87 0b04 	vstr	d0, [r7, #16]

	GNSS_API_UpdateSpeed(speed);
 8001532:	ed97 0b04 	vldr	d0, [r7, #16]
 8001536:	f7ff fe33 	bl	80011a0 <GNSS_API_UpdateSpeed>
	return true;
 800153a:	2301      	movs	r3, #1
}
 800153c:	4618      	mov	r0, r3
 800153e:	3728      	adds	r7, #40	@ 0x28
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	0800b228 	.word	0x0800b228
 8001548:	0800b168 	.word	0x0800b168
 800154c:	0800b184 	.word	0x0800b184
 8001550:	0800b248 	.word	0x0800b248

08001554 <GNSS_IsNmeaValid>:


static bool GNSS_IsNmeaValid (sCommandParams_t *cmd_params, eGnssCmd_t message_type) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b096      	sub	sp, #88	@ 0x58
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	70fb      	strb	r3, [r7, #3]
	char *checksum_pos = strrchr((char*)cmd_params->params, CHECKSUM_SYMBOL);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	212a      	movs	r1, #42	@ 0x2a
 8001566:	4618      	mov	r0, r3
 8001568:	f007 fdb2 	bl	80090d0 <strrchr>
 800156c:	64f8      	str	r0, [r7, #76]	@ 0x4c
	checksum_pos++;
 800156e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001570:	3301      	adds	r3, #1
 8001572:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int checksum_val = (int)strtol(checksum_pos, NULL, 16);
 8001574:	2210      	movs	r2, #16
 8001576:	2100      	movs	r1, #0
 8001578:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800157a:	f007 fc17 	bl	8008dac <strtol>
 800157e:	64b8      	str	r0, [r7, #72]	@ 0x48

	if (checksum_pos == NULL) {
 8001580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <GNSS_IsNmeaValid+0x36>
		return false;
 8001586:	2300      	movs	r3, #0
 8001588:	e043      	b.n	8001612 <GNSS_IsNmeaValid+0xbe>
	}

	char full_message[MESSAGE_LENGTH] = {0};
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	2240      	movs	r2, #64	@ 0x40
 8001590:	2100      	movs	r1, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f007 fd4f 	bl	8009036 <memset>
	switch (message_type) {
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d002      	beq.n	80015a4 <GNSS_IsNmeaValid+0x50>
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d008      	beq.n	80015b4 <GNSS_IsNmeaValid+0x60>
		case eGnssCmd_Gnvtg: {
			strncpy(full_message, "GNVTG,", MESSAGE_LENGTH);
			break;
		}
		default:
			break;
 80015a2:	e00f      	b.n	80015c4 <GNSS_IsNmeaValid+0x70>
			strncpy(full_message, "GNGGA,", MESSAGE_LENGTH);
 80015a4:	f107 0308 	add.w	r3, r7, #8
 80015a8:	2240      	movs	r2, #64	@ 0x40
 80015aa:	491c      	ldr	r1, [pc, #112]	@ (800161c <GNSS_IsNmeaValid+0xc8>)
 80015ac:	4618      	mov	r0, r3
 80015ae:	f007 fd7c 	bl	80090aa <strncpy>
			break;
 80015b2:	e007      	b.n	80015c4 <GNSS_IsNmeaValid+0x70>
			strncpy(full_message, "GNVTG,", MESSAGE_LENGTH);
 80015b4:	f107 0308 	add.w	r3, r7, #8
 80015b8:	2240      	movs	r2, #64	@ 0x40
 80015ba:	4919      	ldr	r1, [pc, #100]	@ (8001620 <GNSS_IsNmeaValid+0xcc>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f007 fd74 	bl	80090aa <strncpy>
			break;
 80015c2:	bf00      	nop
	}

	strncat(full_message, (const char*)cmd_params->params, cmd_params->params_length);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	4618      	mov	r0, r3
 80015d2:	f007 fd45 	bl	8009060 <strncat>
	int checksum = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	657b      	str	r3, [r7, #84]	@ 0x54

	char *ptr = full_message;
 80015da:	f107 0308 	add.w	r3, r7, #8
 80015de:	653b      	str	r3, [r7, #80]	@ 0x50

	while (*ptr && (*ptr != CHECKSUM_SYMBOL)) {
 80015e0:	e008      	b.n	80015f4 <GNSS_IsNmeaValid+0xa0>
		checksum ^= (unsigned char)(*ptr);
 80015e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	461a      	mov	r2, r3
 80015e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015ea:	4053      	eors	r3, r2
 80015ec:	657b      	str	r3, [r7, #84]	@ 0x54
		ptr++;
 80015ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015f0:	3301      	adds	r3, #1
 80015f2:	653b      	str	r3, [r7, #80]	@ 0x50
	while (*ptr && (*ptr != CHECKSUM_SYMBOL)) {
 80015f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <GNSS_IsNmeaValid+0xb0>
 80015fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b2a      	cmp	r3, #42	@ 0x2a
 8001602:	d1ee      	bne.n	80015e2 <GNSS_IsNmeaValid+0x8e>
	}

	return (checksum == checksum_val);
 8001604:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001608:	429a      	cmp	r2, r3
 800160a:	bf0c      	ite	eq
 800160c:	2301      	moveq	r3, #1
 800160e:	2300      	movne	r3, #0
 8001610:	b2db      	uxtb	r3, r3
}
 8001612:	4618      	mov	r0, r3
 8001614:	3758      	adds	r7, #88	@ 0x58
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	0800b264 	.word	0x0800b264
 8001620:	0800b26c 	.word	0x0800b26c

08001624 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	041a      	lsls	r2, r3, #16
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	619a      	str	r2, [r3, #24]
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800164c:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800164e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001650:	4907      	ldr	r1, [pc, #28]	@ (8001670 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4313      	orrs	r3, r2
 8001656:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800165a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4013      	ands	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001662:	68fb      	ldr	r3, [r7, #12]
}
 8001664:	bf00      	nop
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	40023800 	.word	0x40023800

08001674 <GPIO_Driver_Init>:
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Definitions of exported functions
 *********************************************************************************************************************/
bool GPIO_Driver_Init (void) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
    LL_GPIO_InitTypeDef gpio_init_struct = {0};
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
 8001688:	615a      	str	r2, [r3, #20]
    bool is_init_successful = true;
 800168a:	2301      	movs	r3, #1
 800168c:	77fb      	strb	r3, [r7, #31]

    for (eGpioPin_t pin = eGpioPin_First; pin < eGpioPin_Last; pin++) {
 800168e:	2300      	movs	r3, #0
 8001690:	77bb      	strb	r3, [r7, #30]
 8001692:	e053      	b.n	800173c <GPIO_Driver_Init+0xc8>
        LL_AHB1_GRP1_EnableClock(g_static_gpio_lut[pin].clock);
 8001694:	7fbb      	ldrb	r3, [r7, #30]
 8001696:	4a2d      	ldr	r2, [pc, #180]	@ (800174c <GPIO_Driver_Init+0xd8>)
 8001698:	015b      	lsls	r3, r3, #5
 800169a:	4413      	add	r3, r2
 800169c:	3318      	adds	r3, #24
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ffcf 	bl	8001644 <LL_AHB1_GRP1_EnableClock>
        LL_GPIO_ResetOutputPin(g_static_gpio_lut[pin].port, g_static_gpio_lut[pin].pin);
 80016a6:	7fbb      	ldrb	r3, [r7, #30]
 80016a8:	4a28      	ldr	r2, [pc, #160]	@ (800174c <GPIO_Driver_Init+0xd8>)
 80016aa:	015b      	lsls	r3, r3, #5
 80016ac:	4413      	add	r3, r2
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	7fbb      	ldrb	r3, [r7, #30]
 80016b2:	4926      	ldr	r1, [pc, #152]	@ (800174c <GPIO_Driver_Init+0xd8>)
 80016b4:	015b      	lsls	r3, r3, #5
 80016b6:	440b      	add	r3, r1
 80016b8:	3304      	adds	r3, #4
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4619      	mov	r1, r3
 80016be:	4610      	mov	r0, r2
 80016c0:	f7ff ffb0 	bl	8001624 <LL_GPIO_ResetOutputPin>

        gpio_init_struct.Pin = g_static_gpio_lut[pin].pin;
 80016c4:	7fbb      	ldrb	r3, [r7, #30]
 80016c6:	4a21      	ldr	r2, [pc, #132]	@ (800174c <GPIO_Driver_Init+0xd8>)
 80016c8:	015b      	lsls	r3, r3, #5
 80016ca:	4413      	add	r3, r2
 80016cc:	3304      	adds	r3, #4
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	607b      	str	r3, [r7, #4]
        gpio_init_struct.Mode = g_static_gpio_lut[pin].mode;
 80016d2:	7fbb      	ldrb	r3, [r7, #30]
 80016d4:	4a1d      	ldr	r2, [pc, #116]	@ (800174c <GPIO_Driver_Init+0xd8>)
 80016d6:	015b      	lsls	r3, r3, #5
 80016d8:	4413      	add	r3, r2
 80016da:	3308      	adds	r3, #8
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	60bb      	str	r3, [r7, #8]
        gpio_init_struct.Speed = g_static_gpio_lut[pin].speed;
 80016e0:	7fbb      	ldrb	r3, [r7, #30]
 80016e2:	4a1a      	ldr	r2, [pc, #104]	@ (800174c <GPIO_Driver_Init+0xd8>)
 80016e4:	015b      	lsls	r3, r3, #5
 80016e6:	4413      	add	r3, r2
 80016e8:	330c      	adds	r3, #12
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	60fb      	str	r3, [r7, #12]
        gpio_init_struct.OutputType = g_static_gpio_lut[pin].output;
 80016ee:	7fbb      	ldrb	r3, [r7, #30]
 80016f0:	4a16      	ldr	r2, [pc, #88]	@ (800174c <GPIO_Driver_Init+0xd8>)
 80016f2:	015b      	lsls	r3, r3, #5
 80016f4:	4413      	add	r3, r2
 80016f6:	3310      	adds	r3, #16
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	613b      	str	r3, [r7, #16]
        gpio_init_struct.Pull = g_static_gpio_lut[pin].pull;
 80016fc:	7fbb      	ldrb	r3, [r7, #30]
 80016fe:	4a13      	ldr	r2, [pc, #76]	@ (800174c <GPIO_Driver_Init+0xd8>)
 8001700:	015b      	lsls	r3, r3, #5
 8001702:	4413      	add	r3, r2
 8001704:	3314      	adds	r3, #20
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Alternate = g_static_gpio_lut[pin].alternate;
 800170a:	7fbb      	ldrb	r3, [r7, #30]
 800170c:	4a0f      	ldr	r2, [pc, #60]	@ (800174c <GPIO_Driver_Init+0xd8>)
 800170e:	015b      	lsls	r3, r3, #5
 8001710:	4413      	add	r3, r2
 8001712:	331c      	adds	r3, #28
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	61bb      	str	r3, [r7, #24]

        if (LL_GPIO_Init(g_static_gpio_lut[pin].port, &gpio_init_struct) != SUCCESS) {
 8001718:	7fbb      	ldrb	r3, [r7, #30]
 800171a:	4a0c      	ldr	r2, [pc, #48]	@ (800174c <GPIO_Driver_Init+0xd8>)
 800171c:	015b      	lsls	r3, r3, #5
 800171e:	4413      	add	r3, r2
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	1d3a      	adds	r2, r7, #4
 8001724:	4611      	mov	r1, r2
 8001726:	4618      	mov	r0, r3
 8001728:	f002 fbed 	bl	8003f06 <LL_GPIO_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <GPIO_Driver_Init+0xc2>
            is_init_successful = false;
 8001732:	2300      	movs	r3, #0
 8001734:	77fb      	strb	r3, [r7, #31]
    for (eGpioPin_t pin = eGpioPin_First; pin < eGpioPin_Last; pin++) {
 8001736:	7fbb      	ldrb	r3, [r7, #30]
 8001738:	3301      	adds	r3, #1
 800173a:	77bb      	strb	r3, [r7, #30]
 800173c:	7fbb      	ldrb	r3, [r7, #30]
 800173e:	2b03      	cmp	r3, #3
 8001740:	d9a8      	bls.n	8001694 <GPIO_Driver_Init+0x20>
        }
    }

    return is_init_successful;
 8001742:	7ffb      	ldrb	r3, [r7, #31]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3720      	adds	r7, #32
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	0800b32c 	.word	0x0800b32c

08001750 <HEAP_API_Init>:
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Definitions of exported functions
 *********************************************************************************************************************/
bool HEAP_API_Init (void) {
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
    if (heap_mutex != NULL) {
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <HEAP_API_Init+0x30>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <HEAP_API_Init+0x10>
        return false;
 800175c:	2300      	movs	r3, #0
 800175e:	e00c      	b.n	800177a <HEAP_API_Init+0x2a>
    }

    heap_mutex = osMutexNew(&g_static_uart_mutex_attr);
 8001760:	4808      	ldr	r0, [pc, #32]	@ (8001784 <HEAP_API_Init+0x34>)
 8001762:	f003 f977 	bl	8004a54 <osMutexNew>
 8001766:	4603      	mov	r3, r0
 8001768:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <HEAP_API_Init+0x30>)
 800176a:	6013      	str	r3, [r2, #0]
    if (heap_mutex == NULL) {
 800176c:	4b04      	ldr	r3, [pc, #16]	@ (8001780 <HEAP_API_Init+0x30>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d101      	bne.n	8001778 <HEAP_API_Init+0x28>
        return false;
 8001774:	2300      	movs	r3, #0
 8001776:	e000      	b.n	800177a <HEAP_API_Init+0x2a>
    }

    return true;
 8001778:	2301      	movs	r3, #1
}
 800177a:	4618      	mov	r0, r3
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000430 	.word	0x20000430
 8001784:	0800b3ac 	.word	0x0800b3ac

08001788 <HEAP_API_Alloc>:

void *HEAP_API_Alloc (bool is_calloc, size_t number, size_t size) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
 8001794:	73fb      	strb	r3, [r7, #15]
    if ((number <= 0) || (size <= 0)) {
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d002      	beq.n	80017a2 <HEAP_API_Alloc+0x1a>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <HEAP_API_Alloc+0x1e>
        return NULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	e02e      	b.n	8001804 <HEAP_API_Alloc+0x7c>
    }

    if (heap_mutex == NULL) {
 80017a6:	4b19      	ldr	r3, [pc, #100]	@ (800180c <HEAP_API_Alloc+0x84>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HEAP_API_Alloc+0x2a>
        return NULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	e028      	b.n	8001804 <HEAP_API_Alloc+0x7c>
    }

    if (osMutexAcquire(heap_mutex, osWaitForever) != osOK) {
 80017b2:	4b16      	ldr	r3, [pc, #88]	@ (800180c <HEAP_API_Alloc+0x84>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f04f 31ff 	mov.w	r1, #4294967295
 80017ba:	4618      	mov	r0, r3
 80017bc:	f003 f9d0 	bl	8004b60 <osMutexAcquire>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <HEAP_API_Alloc+0x42>
        return NULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e01c      	b.n	8001804 <HEAP_API_Alloc+0x7c>
    }

    void *ptr = is_calloc ? calloc(number, size) : malloc(number * size);
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d005      	beq.n	80017dc <HEAP_API_Alloc+0x54>
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	68b8      	ldr	r0, [r7, #8]
 80017d4:	f006 fb88 	bl	8007ee8 <calloc>
 80017d8:	4603      	mov	r3, r0
 80017da:	e007      	b.n	80017ec <HEAP_API_Alloc+0x64>
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	fb02 f303 	mul.w	r3, r2, r3
 80017e4:	4618      	mov	r0, r3
 80017e6:	f006 fb9b 	bl	8007f20 <malloc>
 80017ea:	4603      	mov	r3, r0
 80017ec:	617b      	str	r3, [r7, #20]

    if (osMutexRelease(heap_mutex) != osOK){
 80017ee:	4b07      	ldr	r3, [pc, #28]	@ (800180c <HEAP_API_Alloc+0x84>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f003 f9ff 	bl	8004bf6 <osMutexRelease>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <HEAP_API_Alloc+0x7a>
        return NULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	e000      	b.n	8001804 <HEAP_API_Alloc+0x7c>
    }

    return ptr;
 8001802:	697b      	ldr	r3, [r7, #20]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000430 	.word	0x20000430

08001810 <HEAP_API_Free>:

void HEAP_API_Free (void *memory_pointer) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
    if (memory_pointer == NULL) {
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d018      	beq.n	8001850 <HEAP_API_Free+0x40>
        return;
    }

    if (heap_mutex == NULL) {
 800181e:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <HEAP_API_Free+0x50>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d016      	beq.n	8001854 <HEAP_API_Free+0x44>
        return;
    }

    if (osMutexAcquire(heap_mutex, osWaitForever) != osOK) {
 8001826:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <HEAP_API_Free+0x50>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f04f 31ff 	mov.w	r1, #4294967295
 800182e:	4618      	mov	r0, r3
 8001830:	f003 f996 	bl	8004b60 <osMutexAcquire>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10e      	bne.n	8001858 <HEAP_API_Free+0x48>
        return;
    }

    free(memory_pointer);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f006 fb78 	bl	8007f30 <free>

    if (osMutexRelease(heap_mutex) != osOK) {
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <HEAP_API_Free+0x50>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f003 f9d6 	bl	8004bf6 <osMutexRelease>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	e004      	b.n	800185a <HEAP_API_Free+0x4a>
        return;
 8001850:	bf00      	nop
 8001852:	e002      	b.n	800185a <HEAP_API_Free+0x4a>
        return;
 8001854:	bf00      	nop
 8001856:	e000      	b.n	800185a <HEAP_API_Free+0x4a>
        return;
 8001858:	bf00      	nop
        return;
    }
}
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000430 	.word	0x20000430

08001864 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001868:	f001 f9ba 	bl	8002be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800186c:	f000 f834 	bl	80018d8 <SystemClock_Config>
//  MX_GPIO_Init();
//  MX_DMA_Init();
//  MX_USART2_UART_Init();
//  MX_USART1_UART_Init();
  /* USER CODE BEGIN 2 */
  if (HEAP_API_Init() != 1) {
 8001870:	f7ff ff6e 	bl	8001750 <HEAP_API_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	f083 0301 	eor.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <main+0x20>
	  Error_Handler();
 8001880:	f000 f8a8 	bl	80019d4 <Error_Handler>
  }
  if (GPIO_Driver_Init() != 1) {
 8001884:	f7ff fef6 	bl	8001674 <GPIO_Driver_Init>
 8001888:	4603      	mov	r3, r0
 800188a:	f083 0301 	eor.w	r3, r3, #1
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <main+0x34>
	  Error_Handler();
 8001894:	f000 f89e 	bl	80019d4 <Error_Handler>
  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001898:	f003 f800 	bl	800489c <osKernelInitialize>
  /* Create the thread(s) */
  /* creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  if (UART_API_Init(eUartApiPort_Usart2, 0, "\r\n", 2) == false) {
 800189c:	2302      	movs	r3, #2
 800189e:	4a0d      	ldr	r2, [pc, #52]	@ (80018d4 <main+0x70>)
 80018a0:	2100      	movs	r1, #0
 80018a2:	2001      	movs	r0, #1
 80018a4:	f000 fcd0 	bl	8002248 <UART_API_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f083 0301 	eor.w	r3, r3, #1
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <main+0x54>
	  Error_Handler();
 80018b4:	f000 f88e 	bl	80019d4 <Error_Handler>
  }
  if (GNSS_API_Init() == false) {
 80018b8:	f7ff fbf2 	bl	80010a0 <GNSS_API_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	f083 0301 	eor.w	r3, r3, #1
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <main+0x68>
	  Error_Handler();
 80018c8:	f000 f884 	bl	80019d4 <Error_Handler>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80018cc:	f003 f80a 	bl	80048e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <main+0x6c>
 80018d4:	0800b290 	.word	0x0800b290

080018d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b094      	sub	sp, #80	@ 0x50
 80018dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018de:	f107 0320 	add.w	r3, r7, #32
 80018e2:	2230      	movs	r2, #48	@ 0x30
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f007 fba5 	bl	8009036 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018fc:	2300      	movs	r3, #0
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	4b29      	ldr	r3, [pc, #164]	@ (80019a8 <SystemClock_Config+0xd0>)
 8001902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001904:	4a28      	ldr	r2, [pc, #160]	@ (80019a8 <SystemClock_Config+0xd0>)
 8001906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800190a:	6413      	str	r3, [r2, #64]	@ 0x40
 800190c:	4b26      	ldr	r3, [pc, #152]	@ (80019a8 <SystemClock_Config+0xd0>)
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001918:	2300      	movs	r3, #0
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	4b23      	ldr	r3, [pc, #140]	@ (80019ac <SystemClock_Config+0xd4>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001924:	4a21      	ldr	r2, [pc, #132]	@ (80019ac <SystemClock_Config+0xd4>)
 8001926:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800192a:	6013      	str	r3, [r2, #0]
 800192c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <SystemClock_Config+0xd4>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001938:	2302      	movs	r3, #2
 800193a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800193c:	2301      	movs	r3, #1
 800193e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001940:	2310      	movs	r3, #16
 8001942:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001944:	2302      	movs	r3, #2
 8001946:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001948:	2300      	movs	r3, #0
 800194a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800194c:	2310      	movs	r3, #16
 800194e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001950:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001954:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001956:	2304      	movs	r3, #4
 8001958:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800195a:	2307      	movs	r3, #7
 800195c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800195e:	f107 0320 	add.w	r3, r7, #32
 8001962:	4618      	mov	r0, r3
 8001964:	f001 fa60 	bl	8002e28 <HAL_RCC_OscConfig>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800196e:	f000 f831 	bl	80019d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001972:	230f      	movs	r3, #15
 8001974:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001976:	2302      	movs	r3, #2
 8001978:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800197e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001982:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	2102      	movs	r1, #2
 800198e:	4618      	mov	r0, r3
 8001990:	f001 fcc2 	bl	8003318 <HAL_RCC_ClockConfig>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800199a:	f000 f81b 	bl	80019d4 <Error_Handler>
  }
}
 800199e:	bf00      	nop
 80019a0:	3750      	adds	r7, #80	@ 0x50
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40007000 	.word	0x40007000

080019b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a04      	ldr	r2, [pc, #16]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d101      	bne.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80019c2:	f001 f92f 	bl	8002c24 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40000400 	.word	0x40000400

080019d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d8:	b672      	cpsid	i
}
 80019da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <Error_Handler+0x8>

080019e0 <RingBufferInit>:
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Definitions of exported functions
 *********************************************************************************************************************/
sRingBuffer_t *RingBufferInit (size_t capacity) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
    if (capacity <= 0) {
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <RingBufferInit+0x12>
        return NULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e028      	b.n	8001a44 <RingBufferInit+0x64>
    }

    sRingBuffer_t *r_buffer = (sRingBuffer_t *)calloc(1, sizeof(sRingBuffer_t));
 80019f2:	2114      	movs	r1, #20
 80019f4:	2001      	movs	r0, #1
 80019f6:	f006 fa77 	bl	8007ee8 <calloc>
 80019fa:	4603      	mov	r3, r0
 80019fc:	60fb      	str	r3, [r7, #12]
    if (r_buffer == NULL) {
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d101      	bne.n	8001a08 <RingBufferInit+0x28>
        return NULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e01d      	b.n	8001a44 <RingBufferInit+0x64>
    }

    r_buffer->buffer = (uint8_t *)calloc(capacity, sizeof(uint8_t));
 8001a08:	2101      	movs	r1, #1
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f006 fa6c 	bl	8007ee8 <calloc>
 8001a10:	4603      	mov	r3, r0
 8001a12:	461a      	mov	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	601a      	str	r2, [r3, #0]
    if (r_buffer->buffer == NULL) {
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d104      	bne.n	8001a2a <RingBufferInit+0x4a>
        free(r_buffer);
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f006 fa85 	bl	8007f30 <free>
        return NULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	e00c      	b.n	8001a44 <RingBufferInit+0x64>
    }

    r_buffer->capacity = capacity;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	605a      	str	r2, [r3, #4]
    r_buffer->head = 0;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
    r_buffer->tail = 0;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
    r_buffer->count = 0;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	611a      	str	r2, [r3, #16]

    return r_buffer;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3710      	adds	r7, #16
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <RingBufferIsEmpty>:


bool RingBufferIsEmpty (sRingBuffer_t *r_buffer) {
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
    if (r_buffer == NULL) {
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <RingBufferIsEmpty+0x12>
        return true;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e006      	b.n	8001a6c <RingBufferIsEmpty+0x20>
    }

    return r_buffer->count == 0;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	bf0c      	ite	eq
 8001a66:	2301      	moveq	r3, #1
 8001a68:	2300      	movne	r3, #0
 8001a6a:	b2db      	uxtb	r3, r3
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <RingBufferIsFull>:

bool RingBufferIsFull (sRingBuffer_t *r_buffer) {
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
    if (r_buffer == NULL) {
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <RingBufferIsFull+0x12>
        return true;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e008      	b.n	8001a9c <RingBufferIsFull+0x24>
    }

    return r_buffer->count == r_buffer->capacity;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	bf0c      	ite	eq
 8001a96:	2301      	moveq	r3, #1
 8001a98:	2300      	movne	r3, #0
 8001a9a:	b2db      	uxtb	r3, r3
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <RingBufferEnqueue>:


bool RingBufferEnqueue (sRingBuffer_t *r_buffer, uint8_t data) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	70fb      	strb	r3, [r7, #3]
    if (r_buffer == NULL) {
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <RingBufferEnqueue+0x16>
        return false;
 8001aba:	2300      	movs	r3, #0
 8001abc:	e030      	b.n	8001b20 <RingBufferEnqueue+0x78>
    }

    if (RingBufferIsFull(r_buffer)) {
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f7ff ffda 	bl	8001a78 <RingBufferIsFull>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00b      	beq.n	8001ae2 <RingBufferEnqueue+0x3a>
        r_buffer->tail = (r_buffer->tail + 1) % r_buffer->capacity;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	6852      	ldr	r2, [r2, #4]
 8001ad4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ad8:	fb01 f202 	mul.w	r2, r1, r2
 8001adc:	1a9a      	subs	r2, r3, r2
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	60da      	str	r2, [r3, #12]
    }

    r_buffer->buffer[r_buffer->head] = data;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	4413      	add	r3, r2
 8001aec:	78fa      	ldrb	r2, [r7, #3]
 8001aee:	701a      	strb	r2, [r3, #0]
    r_buffer->head = (r_buffer->head + 1) % r_buffer->capacity;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	3301      	adds	r3, #1
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6852      	ldr	r2, [r2, #4]
 8001afa:	fbb3 f1f2 	udiv	r1, r3, r2
 8001afe:	fb01 f202 	mul.w	r2, r1, r2
 8001b02:	1a9a      	subs	r2, r3, r2
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	609a      	str	r2, [r3, #8]

    if (r_buffer->count < r_buffer->capacity) {
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	691a      	ldr	r2, [r3, #16]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d204      	bcs.n	8001b1e <RingBufferEnqueue+0x76>
        r_buffer->count++;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	691b      	ldr	r3, [r3, #16]
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	611a      	str	r2, [r3, #16]
    }

    return true;
 8001b1e:	2301      	movs	r3, #1
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <RingBufferDequeue>:

bool RingBufferDequeue (sRingBuffer_t *r_buffer, uint8_t *data) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
    if ((RingBufferIsEmpty(r_buffer)) || (data == NULL)) {
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ff8a 	bl	8001a4c <RingBufferIsEmpty>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <RingBufferDequeue+0x1c>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <RingBufferDequeue+0x20>
        return false;
 8001b44:	2300      	movs	r3, #0
 8001b46:	e019      	b.n	8001b7c <RingBufferDequeue+0x54>
    }

    *data = r_buffer->buffer[r_buffer->tail];
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	4413      	add	r3, r2
 8001b52:	781a      	ldrb	r2, [r3, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	701a      	strb	r2, [r3, #0]
    r_buffer->tail = (r_buffer->tail + 1) % r_buffer->capacity;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	6852      	ldr	r2, [r2, #4]
 8001b62:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b66:	fb01 f202 	mul.w	r2, r1, r2
 8001b6a:	1a9a      	subs	r2, r3, r2
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	60da      	str	r2, [r3, #12]
    r_buffer->count--;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691b      	ldr	r3, [r3, #16]
 8001b74:	1e5a      	subs	r2, r3, #1
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	611a      	str	r2, [r3, #16]

    return true;
 8001b7a:	2301      	movs	r3, #1
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	4b12      	ldr	r3, [pc, #72]	@ (8001bd8 <HAL_MspInit+0x54>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b92:	4a11      	ldr	r2, [pc, #68]	@ (8001bd8 <HAL_MspInit+0x54>)
 8001b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd8 <HAL_MspInit+0x54>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	603b      	str	r3, [r7, #0]
 8001baa:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd8 <HAL_MspInit+0x54>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd8 <HAL_MspInit+0x54>)
 8001bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb6:	4b08      	ldr	r3, [pc, #32]	@ (8001bd8 <HAL_MspInit+0x54>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbe:	603b      	str	r3, [r7, #0]
 8001bc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	210f      	movs	r1, #15
 8001bc6:	f06f 0001 	mvn.w	r0, #1
 8001bca:	f001 f903 	bl	8002dd4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800

08001bdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08e      	sub	sp, #56	@ 0x38
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	4b33      	ldr	r3, [pc, #204]	@ (8001cc0 <HAL_InitTick+0xe4>)
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	4a32      	ldr	r2, [pc, #200]	@ (8001cc0 <HAL_InitTick+0xe4>)
 8001bf6:	f043 0302 	orr.w	r3, r3, #2
 8001bfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bfc:	4b30      	ldr	r3, [pc, #192]	@ (8001cc0 <HAL_InitTick+0xe4>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c08:	f107 0210 	add.w	r2, r7, #16
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	4611      	mov	r1, r2
 8001c12:	4618      	mov	r0, r3
 8001c14:	f001 fd8c 	bl	8003730 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c18:	6a3b      	ldr	r3, [r7, #32]
 8001c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d103      	bne.n	8001c2a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c22:	f001 fd71 	bl	8003708 <HAL_RCC_GetPCLK1Freq>
 8001c26:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c28:	e004      	b.n	8001c34 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c2a:	f001 fd6d 	bl	8003708 <HAL_RCC_GetPCLK1Freq>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c36:	4a23      	ldr	r2, [pc, #140]	@ (8001cc4 <HAL_InitTick+0xe8>)
 8001c38:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3c:	0c9b      	lsrs	r3, r3, #18
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001c42:	4b21      	ldr	r3, [pc, #132]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c44:	4a21      	ldr	r2, [pc, #132]	@ (8001ccc <HAL_InitTick+0xf0>)
 8001c46:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001c48:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c4e:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001c50:	4a1d      	ldr	r2, [pc, #116]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c54:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001c56:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c62:	4b19      	ldr	r3, [pc, #100]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001c68:	4817      	ldr	r0, [pc, #92]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c6a:	f001 fd93 	bl	8003794 <HAL_TIM_Base_Init>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d11b      	bne.n	8001cb4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001c7c:	4812      	ldr	r0, [pc, #72]	@ (8001cc8 <HAL_InitTick+0xec>)
 8001c7e:	f001 fde3 	bl	8003848 <HAL_TIM_Base_Start_IT>
 8001c82:	4603      	mov	r3, r0
 8001c84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d111      	bne.n	8001cb4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c90:	201d      	movs	r0, #29
 8001c92:	f001 f8bb 	bl	8002e0c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d808      	bhi.n	8001cae <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	201d      	movs	r0, #29
 8001ca2:	f001 f897 	bl	8002dd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <HAL_InitTick+0xf4>)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	e002      	b.n	8001cb4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001cb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3738      	adds	r7, #56	@ 0x38
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	431bde83 	.word	0x431bde83
 8001cc8:	20000434 	.word	0x20000434
 8001ccc:	40000400 	.word	0x40000400
 8001cd0:	20000014 	.word	0x20000014

08001cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <NMI_Handler+0x4>

08001cdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <HardFault_Handler+0x4>

08001ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <MemManage_Handler+0x4>

08001cec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <BusFault_Handler+0x4>

08001cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <UsageFault_Handler+0x4>

08001cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
	...

08001d0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d10:	4802      	ldr	r0, [pc, #8]	@ (8001d1c <TIM3_IRQHandler+0x10>)
 8001d12:	f001 fdfb 	bl	800390c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000434 	.word	0x20000434

08001d20 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  return 1;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <_kill>:

int _kill(int pid, int sig)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d48:	f007 fa5a 	bl	8009200 <__errno>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2216      	movs	r2, #22
 8001d50:	601a      	str	r2, [r3, #0]
  return -1;
 8001d52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <_exit>:

void _exit (int status)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b082      	sub	sp, #8
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d66:	f04f 31ff 	mov.w	r1, #4294967295
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff ffe7 	bl	8001d3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <_exit+0x12>

08001d74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	e00a      	b.n	8001d9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d86:	f3af 8000 	nop.w
 8001d8a:	4601      	mov	r1, r0
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	1c5a      	adds	r2, r3, #1
 8001d90:	60ba      	str	r2, [r7, #8]
 8001d92:	b2ca      	uxtb	r2, r1
 8001d94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	dbf0      	blt.n	8001d86 <_read+0x12>
  }

  return len;
 8001da4:	687b      	ldr	r3, [r7, #4]
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b086      	sub	sp, #24
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	60f8      	str	r0, [r7, #12]
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	e009      	b.n	8001dd4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	1c5a      	adds	r2, r3, #1
 8001dc4:	60ba      	str	r2, [r7, #8]
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	dbf1      	blt.n	8001dc0 <_write+0x12>
  }
  return len;
 8001ddc:	687b      	ldr	r3, [r7, #4]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3718      	adds	r7, #24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <_close>:

int _close(int file)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b083      	sub	sp, #12
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
 8001e06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <_isatty>:

int _isatty(int file)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e26:	2301      	movs	r3, #1
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3714      	adds	r7, #20
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e58:	4a14      	ldr	r2, [pc, #80]	@ (8001eac <_sbrk+0x5c>)
 8001e5a:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <_sbrk+0x60>)
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e64:	4b13      	ldr	r3, [pc, #76]	@ (8001eb4 <_sbrk+0x64>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d102      	bne.n	8001e72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e6c:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <_sbrk+0x64>)
 8001e6e:	4a12      	ldr	r2, [pc, #72]	@ (8001eb8 <_sbrk+0x68>)
 8001e70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e72:	4b10      	ldr	r3, [pc, #64]	@ (8001eb4 <_sbrk+0x64>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4413      	add	r3, r2
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d207      	bcs.n	8001e90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e80:	f007 f9be 	bl	8009200 <__errno>
 8001e84:	4603      	mov	r3, r0
 8001e86:	220c      	movs	r2, #12
 8001e88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8e:	e009      	b.n	8001ea4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e90:	4b08      	ldr	r3, [pc, #32]	@ (8001eb4 <_sbrk+0x64>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e96:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	4a05      	ldr	r2, [pc, #20]	@ (8001eb4 <_sbrk+0x64>)
 8001ea0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20018000 	.word	0x20018000
 8001eb0:	00000400 	.word	0x00000400
 8001eb4:	2000047c 	.word	0x2000047c
 8001eb8:	20004f68 	.word	0x20004f68

08001ebc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec0:	4b06      	ldr	r3, [pc, #24]	@ (8001edc <SystemInit+0x20>)
 8001ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ec6:	4a05      	ldr	r2, [pc, #20]	@ (8001edc <SystemInit+0x20>)
 8001ec8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ecc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <UART_API_Task>:
static void UART_API_Task (void *argument);
static bool UART_API_IsDelimiterReceived (sUartApiTaskData_t *task_data);
/**********************************************************************************************************************
 * Definitions of private functions
 *********************************************************************************************************************/
static void UART_API_Task (void *argument) {
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b089      	sub	sp, #36	@ 0x24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
    while (1) {
        for (eUartApiPort_t port = eUartApiPort_First; port < eUartApiPort_Last; port++) {
 8001ee8:	2300      	movs	r3, #0
 8001eea:	77fb      	strb	r3, [r7, #31]
 8001eec:	e16f      	b.n	80021ce <UART_API_Task+0x2ee>
            if (g_dynamic_uart_api_lut[port].is_initialized == false) {
 8001eee:	7ffa      	ldrb	r2, [r7, #31]
 8001ef0:	49b9      	ldr	r1, [pc, #740]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	1a9b      	subs	r3, r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	440b      	add	r3, r1
 8001efc:	3315      	adds	r3, #21
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	f083 0301 	eor.w	r3, r3, #1
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f040 8155 	bne.w	80021b6 <UART_API_Task+0x2d6>
                continue;
            }

            switch (g_dynamic_uart_api_lut[port].state) {
 8001f0c:	7ffa      	ldrb	r2, [r7, #31]
 8001f0e:	49b2      	ldr	r1, [pc, #712]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	1a9b      	subs	r3, r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	3314      	adds	r3, #20
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	f000 8117 	beq.w	8002152 <UART_API_Task+0x272>
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	f300 8148 	bgt.w	80021ba <UART_API_Task+0x2da>
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <UART_API_Task+0x56>
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	f000 80f7 	beq.w	8002122 <UART_API_Task+0x242>

                    g_dynamic_uart_api_lut[port].state = eUartApiState_Initialize;
                    break;
                }
                default: {
                    break;
 8001f34:	e141      	b.n	80021ba <UART_API_Task+0x2da>
                    g_dynamic_uart_api_lut[port].buffer = HEAP_API_Calloc(g_static_uart_api_lut[port].buffer_size, sizeof(char));
 8001f36:	7ffa      	ldrb	r2, [r7, #31]
 8001f38:	49a8      	ldr	r1, [pc, #672]	@ (80021dc <UART_API_Task+0x2fc>)
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	4413      	add	r3, r2
 8001f40:	011b      	lsls	r3, r3, #4
 8001f42:	440b      	add	r3, r1
 8001f44:	3304      	adds	r3, #4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	7ffc      	ldrb	r4, [r7, #31]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2001      	movs	r0, #1
 8001f50:	f7ff fc1a 	bl	8001788 <HEAP_API_Alloc>
 8001f54:	4602      	mov	r2, r0
 8001f56:	49a0      	ldr	r1, [pc, #640]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001f58:	4623      	mov	r3, r4
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	1b1b      	subs	r3, r3, r4
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	3304      	adds	r3, #4
 8001f64:	601a      	str	r2, [r3, #0]
                    if (g_dynamic_uart_api_lut[port].buffer == NULL) {
 8001f66:	7ffa      	ldrb	r2, [r7, #31]
 8001f68:	499b      	ldr	r1, [pc, #620]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	1a9b      	subs	r3, r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	3304      	adds	r3, #4
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f000 8120 	beq.w	80021be <UART_API_Task+0x2de>
                    g_dynamic_uart_api_lut[port].index = 0;
 8001f7e:	7ffa      	ldrb	r2, [r7, #31]
 8001f80:	4995      	ldr	r1, [pc, #596]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3308      	adds	r3, #8
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
                    g_dynamic_uart_api_lut[port].state = eUartApiState_Collect;
 8001f92:	7ffa      	ldrb	r2, [r7, #31]
 8001f94:	4990      	ldr	r1, [pc, #576]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001f96:	4613      	mov	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	1a9b      	subs	r3, r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	3314      	adds	r3, #20
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]
                    while (UART_Driver_Read(port, &symbol) == true) {
 8001fa6:	e0bc      	b.n	8002122 <UART_API_Task+0x242>
                        g_dynamic_uart_api_lut[port].buffer[g_dynamic_uart_api_lut[port].index] = symbol;
 8001fa8:	7ffa      	ldrb	r2, [r7, #31]
 8001faa:	498b      	ldr	r1, [pc, #556]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001fac:	4613      	mov	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	1a9b      	subs	r3, r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	6819      	ldr	r1, [r3, #0]
 8001fba:	7ffa      	ldrb	r2, [r7, #31]
 8001fbc:	4886      	ldr	r0, [pc, #536]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	1a9b      	subs	r3, r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4403      	add	r3, r0
 8001fc8:	3308      	adds	r3, #8
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	440b      	add	r3, r1
 8001fce:	7dfa      	ldrb	r2, [r7, #23]
 8001fd0:	701a      	strb	r2, [r3, #0]
                        g_dynamic_uart_api_lut[port].index++;
 8001fd2:	7ffa      	ldrb	r2, [r7, #31]
 8001fd4:	4980      	ldr	r1, [pc, #512]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	1a9b      	subs	r3, r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	3308      	adds	r3, #8
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	1c59      	adds	r1, r3, #1
 8001fe6:	487c      	ldr	r0, [pc, #496]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001fe8:	4613      	mov	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	1a9b      	subs	r3, r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4403      	add	r3, r0
 8001ff2:	3308      	adds	r3, #8
 8001ff4:	6019      	str	r1, [r3, #0]
                        if (g_dynamic_uart_api_lut[port].index >= g_static_uart_api_lut[port].buffer_size) {
 8001ff6:	7ffa      	ldrb	r2, [r7, #31]
 8001ff8:	4977      	ldr	r1, [pc, #476]	@ (80021d8 <UART_API_Task+0x2f8>)
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	1a9b      	subs	r3, r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	3308      	adds	r3, #8
 8002006:	6819      	ldr	r1, [r3, #0]
 8002008:	7ffa      	ldrb	r2, [r7, #31]
 800200a:	4874      	ldr	r0, [pc, #464]	@ (80021dc <UART_API_Task+0x2fc>)
 800200c:	4613      	mov	r3, r2
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	4413      	add	r3, r2
 8002012:	011b      	lsls	r3, r3, #4
 8002014:	4403      	add	r3, r0
 8002016:	3304      	adds	r3, #4
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4299      	cmp	r1, r3
 800201c:	d320      	bcc.n	8002060 <UART_API_Task+0x180>
                            memset(g_dynamic_uart_api_lut[port].buffer, 0, g_static_uart_api_lut[port].buffer_size);
 800201e:	7ffa      	ldrb	r2, [r7, #31]
 8002020:	496d      	ldr	r1, [pc, #436]	@ (80021d8 <UART_API_Task+0x2f8>)
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	1a9b      	subs	r3, r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	3304      	adds	r3, #4
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	7ffa      	ldrb	r2, [r7, #31]
 8002032:	496a      	ldr	r1, [pc, #424]	@ (80021dc <UART_API_Task+0x2fc>)
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	440b      	add	r3, r1
 800203e:	3304      	adds	r3, #4
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	2100      	movs	r1, #0
 8002046:	f006 fff6 	bl	8009036 <memset>
                            g_dynamic_uart_api_lut[port].index = 0;
 800204a:	7ffa      	ldrb	r2, [r7, #31]
 800204c:	4962      	ldr	r1, [pc, #392]	@ (80021d8 <UART_API_Task+0x2f8>)
 800204e:	4613      	mov	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	3308      	adds	r3, #8
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
                            break;
 800205e:	e06d      	b.n	800213c <UART_API_Task+0x25c>
                        if (symbol != g_dynamic_uart_api_lut[port].delimiter[g_dynamic_uart_api_lut[port].delimiter_length - 1]) {
 8002060:	7ffa      	ldrb	r2, [r7, #31]
 8002062:	495d      	ldr	r1, [pc, #372]	@ (80021d8 <UART_API_Task+0x2f8>)
 8002064:	4613      	mov	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	1a9b      	subs	r3, r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	330c      	adds	r3, #12
 8002070:	6819      	ldr	r1, [r3, #0]
 8002072:	7ffa      	ldrb	r2, [r7, #31]
 8002074:	4858      	ldr	r0, [pc, #352]	@ (80021d8 <UART_API_Task+0x2f8>)
 8002076:	4613      	mov	r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	1a9b      	subs	r3, r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4403      	add	r3, r0
 8002080:	3310      	adds	r3, #16
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	3b01      	subs	r3, #1
 8002086:	440b      	add	r3, r1
 8002088:	781a      	ldrb	r2, [r3, #0]
 800208a:	7dfb      	ldrb	r3, [r7, #23]
 800208c:	429a      	cmp	r2, r3
 800208e:	d154      	bne.n	800213a <UART_API_Task+0x25a>
                        if (UART_API_IsDelimiterReceived(&g_dynamic_uart_api_lut[port]) == true) {
 8002090:	7ffa      	ldrb	r2, [r7, #31]
 8002092:	4613      	mov	r3, r2
 8002094:	00db      	lsls	r3, r3, #3
 8002096:	1a9b      	subs	r3, r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4a4f      	ldr	r2, [pc, #316]	@ (80021d8 <UART_API_Task+0x2f8>)
 800209c:	4413      	add	r3, r2
 800209e:	4618      	mov	r0, r3
 80020a0:	f000 f89e 	bl	80021e0 <UART_API_IsDelimiterReceived>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d03b      	beq.n	8002122 <UART_API_Task+0x242>
                        	g_dynamic_uart_api_lut[port].index -= g_dynamic_uart_api_lut[port].delimiter_length;
 80020aa:	7ffa      	ldrb	r2, [r7, #31]
 80020ac:	494a      	ldr	r1, [pc, #296]	@ (80021d8 <UART_API_Task+0x2f8>)
 80020ae:	4613      	mov	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	1a9b      	subs	r3, r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	3308      	adds	r3, #8
 80020ba:	6819      	ldr	r1, [r3, #0]
 80020bc:	7ffa      	ldrb	r2, [r7, #31]
 80020be:	4846      	ldr	r0, [pc, #280]	@ (80021d8 <UART_API_Task+0x2f8>)
 80020c0:	4613      	mov	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	1a9b      	subs	r3, r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4403      	add	r3, r0
 80020ca:	3310      	adds	r3, #16
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	7ffa      	ldrb	r2, [r7, #31]
 80020d0:	1ac9      	subs	r1, r1, r3
 80020d2:	4841      	ldr	r0, [pc, #260]	@ (80021d8 <UART_API_Task+0x2f8>)
 80020d4:	4613      	mov	r3, r2
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	1a9b      	subs	r3, r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4403      	add	r3, r0
 80020de:	3308      	adds	r3, #8
 80020e0:	6019      	str	r1, [r3, #0]
                        	g_dynamic_uart_api_lut[port].buffer[g_dynamic_uart_api_lut[port].index] = '\0';
 80020e2:	7ffa      	ldrb	r2, [r7, #31]
 80020e4:	493c      	ldr	r1, [pc, #240]	@ (80021d8 <UART_API_Task+0x2f8>)
 80020e6:	4613      	mov	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	1a9b      	subs	r3, r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	440b      	add	r3, r1
 80020f0:	3304      	adds	r3, #4
 80020f2:	6819      	ldr	r1, [r3, #0]
 80020f4:	7ffa      	ldrb	r2, [r7, #31]
 80020f6:	4838      	ldr	r0, [pc, #224]	@ (80021d8 <UART_API_Task+0x2f8>)
 80020f8:	4613      	mov	r3, r2
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	1a9b      	subs	r3, r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4403      	add	r3, r0
 8002102:	3308      	adds	r3, #8
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	440b      	add	r3, r1
 8002108:	2200      	movs	r2, #0
 800210a:	701a      	strb	r2, [r3, #0]
                            g_dynamic_uart_api_lut[port].state = eUartApiState_Flush;
 800210c:	7ffa      	ldrb	r2, [r7, #31]
 800210e:	4932      	ldr	r1, [pc, #200]	@ (80021d8 <UART_API_Task+0x2f8>)
 8002110:	4613      	mov	r3, r2
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	1a9b      	subs	r3, r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	440b      	add	r3, r1
 800211a:	3314      	adds	r3, #20
 800211c:	2202      	movs	r2, #2
 800211e:	701a      	strb	r2, [r3, #0]
                            break;
 8002120:	e00c      	b.n	800213c <UART_API_Task+0x25c>
                    while (UART_Driver_Read(port, &symbol) == true) {
 8002122:	f107 0217 	add.w	r2, r7, #23
 8002126:	7ffb      	ldrb	r3, [r7, #31]
 8002128:	4611      	mov	r1, r2
 800212a:	4618      	mov	r0, r3
 800212c:	f000 fd0a 	bl	8002b44 <UART_Driver_Read>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	f47f af38 	bne.w	8001fa8 <UART_API_Task+0xc8>
 8002138:	e000      	b.n	800213c <UART_API_Task+0x25c>
                            break;
 800213a:	bf00      	nop
                    if (g_dynamic_uart_api_lut[port].state != eUartApiState_Flush) {
 800213c:	7ffa      	ldrb	r2, [r7, #31]
 800213e:	4926      	ldr	r1, [pc, #152]	@ (80021d8 <UART_API_Task+0x2f8>)
 8002140:	4613      	mov	r3, r2
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	1a9b      	subs	r3, r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	3314      	adds	r3, #20
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d137      	bne.n	80021c2 <UART_API_Task+0x2e2>
                    sMessage_t message = {.message = g_dynamic_uart_api_lut[port].buffer, .message_length = g_dynamic_uart_api_lut[port].index};
 8002152:	7ffa      	ldrb	r2, [r7, #31]
 8002154:	4920      	ldr	r1, [pc, #128]	@ (80021d8 <UART_API_Task+0x2f8>)
 8002156:	4613      	mov	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	1a9b      	subs	r3, r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	3304      	adds	r3, #4
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	7ffa      	ldrb	r2, [r7, #31]
 8002168:	491b      	ldr	r1, [pc, #108]	@ (80021d8 <UART_API_Task+0x2f8>)
 800216a:	4613      	mov	r3, r2
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	1a9b      	subs	r3, r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	440b      	add	r3, r1
 8002174:	3308      	adds	r3, #8
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	613b      	str	r3, [r7, #16]
                    osStatus_t status = osMessageQueuePut(g_dynamic_uart_api_lut[port].message_queue_id, &message, MESSAGE_PRIORITY, osWaitForever);
 800217a:	7ffa      	ldrb	r2, [r7, #31]
 800217c:	4916      	ldr	r1, [pc, #88]	@ (80021d8 <UART_API_Task+0x2f8>)
 800217e:	4613      	mov	r3, r2
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	1a9b      	subs	r3, r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	440b      	add	r3, r1
 8002188:	6818      	ldr	r0, [r3, #0]
 800218a:	f107 010c 	add.w	r1, r7, #12
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	2200      	movs	r2, #0
 8002194:	f002 fde0 	bl	8004d58 <osMessageQueuePut>
 8002198:	61b8      	str	r0, [r7, #24]
                    if (status != osOK) {
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d112      	bne.n	80021c6 <UART_API_Task+0x2e6>
                    g_dynamic_uart_api_lut[port].state = eUartApiState_Initialize;
 80021a0:	7ffa      	ldrb	r2, [r7, #31]
 80021a2:	490d      	ldr	r1, [pc, #52]	@ (80021d8 <UART_API_Task+0x2f8>)
 80021a4:	4613      	mov	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	1a9b      	subs	r3, r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	3314      	adds	r3, #20
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]
                    break;
 80021b4:	e008      	b.n	80021c8 <UART_API_Task+0x2e8>
                continue;
 80021b6:	bf00      	nop
 80021b8:	e006      	b.n	80021c8 <UART_API_Task+0x2e8>
                    break;
 80021ba:	bf00      	nop
 80021bc:	e004      	b.n	80021c8 <UART_API_Task+0x2e8>
                        continue;
 80021be:	bf00      	nop
 80021c0:	e002      	b.n	80021c8 <UART_API_Task+0x2e8>
                        break;
 80021c2:	bf00      	nop
 80021c4:	e000      	b.n	80021c8 <UART_API_Task+0x2e8>
                        break;
 80021c6:	bf00      	nop
        for (eUartApiPort_t port = eUartApiPort_First; port < eUartApiPort_Last; port++) {
 80021c8:	7ffb      	ldrb	r3, [r7, #31]
 80021ca:	3301      	adds	r3, #1
 80021cc:	77fb      	strb	r3, [r7, #31]
 80021ce:	7ffb      	ldrb	r3, [r7, #31]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	f67f ae8c 	bls.w	8001eee <UART_API_Task+0xe>
 80021d6:	e687      	b.n	8001ee8 <UART_API_Task+0x8>
 80021d8:	20000484 	.word	0x20000484
 80021dc:	0800b3f8 	.word	0x0800b3f8

080021e0 <UART_API_IsDelimiterReceived>:

        }
    }
}

static bool UART_API_IsDelimiterReceived (sUartApiTaskData_t *task_data) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
    if ((task_data->buffer == NULL) || (task_data->index < task_data->delimiter_length) || (task_data->delimiter == NULL) || (task_data->delimiter_length <= 0)) {
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00d      	beq.n	800220c <UART_API_IsDelimiterReceived+0x2c>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d307      	bcc.n	800220c <UART_API_IsDelimiterReceived+0x2c>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <UART_API_IsDelimiterReceived+0x2c>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691b      	ldr	r3, [r3, #16]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d101      	bne.n	8002210 <UART_API_IsDelimiterReceived+0x30>
        return false;
 800220c:	2300      	movs	r3, #0
 800220e:	e016      	b.n	800223e <UART_API_IsDelimiterReceived+0x5e>
    }

    const char *start_index = (char*)task_data->buffer + task_data->index - task_data->delimiter_length;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6899      	ldr	r1, [r3, #8]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	1acb      	subs	r3, r1, r3
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]

    return strncmp(start_index, (char*)task_data->delimiter, task_data->delimiter_length) == 0;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	68d9      	ldr	r1, [r3, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	461a      	mov	r2, r3
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f006 ff2a 	bl	8009086 <strncmp>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <UART_API_Init>:
/**********************************************************************************************************************
 * Definitions of exported functions
 *********************************************************************************************************************/

bool UART_API_Init (eUartApiPort_t port, uint32_t baudrate, const char *delimiter, size_t delimiter_length) {
 8002248:	b590      	push	{r4, r7, lr}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	4603      	mov	r3, r0
 8002256:	73fb      	strb	r3, [r7, #15]
    if ((port < eUartApiPort_First) || (port >= eUartApiPort_Last)) {
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d901      	bls.n	8002262 <UART_API_Init+0x1a>
        return false;
 800225e:	2300      	movs	r3, #0
 8002260:	e0a6      	b.n	80023b0 <UART_API_Init+0x168>
    }

    if (UART_Driver_Init(port, baudrate) == false) {
 8002262:	7bfb      	ldrb	r3, [r7, #15]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	4618      	mov	r0, r3
 8002268:	f000 fb04 	bl	8002874 <UART_Driver_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	f083 0301 	eor.w	r3, r3, #1
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <UART_API_Init+0x34>
        return false;
 8002278:	2300      	movs	r3, #0
 800227a:	e099      	b.n	80023b0 <UART_API_Init+0x168>
    }

    if (delimiter_length <= 0) {
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <UART_API_Init+0x3e>
        return false;
 8002282:	2300      	movs	r3, #0
 8002284:	e094      	b.n	80023b0 <UART_API_Init+0x168>
    }

    g_dynamic_uart_api_lut[port].delimiter = HEAP_API_Calloc(delimiter_length, sizeof(char));
 8002286:	7bfc      	ldrb	r4, [r7, #15]
 8002288:	2201      	movs	r2, #1
 800228a:	6839      	ldr	r1, [r7, #0]
 800228c:	2001      	movs	r0, #1
 800228e:	f7ff fa7b 	bl	8001788 <HEAP_API_Alloc>
 8002292:	4602      	mov	r2, r0
 8002294:	4948      	ldr	r1, [pc, #288]	@ (80023b8 <UART_API_Init+0x170>)
 8002296:	4623      	mov	r3, r4
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	1b1b      	subs	r3, r3, r4
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	440b      	add	r3, r1
 80022a0:	330c      	adds	r3, #12
 80022a2:	601a      	str	r2, [r3, #0]
    if (g_dynamic_uart_api_lut[port].delimiter == NULL) {
 80022a4:	7bfa      	ldrb	r2, [r7, #15]
 80022a6:	4944      	ldr	r1, [pc, #272]	@ (80023b8 <UART_API_Init+0x170>)
 80022a8:	4613      	mov	r3, r2
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	1a9b      	subs	r3, r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	440b      	add	r3, r1
 80022b2:	330c      	adds	r3, #12
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <UART_API_Init+0x76>
            return false;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e078      	b.n	80023b0 <UART_API_Init+0x168>
    }
	memcpy(g_dynamic_uart_api_lut[port].delimiter, delimiter, delimiter_length);
 80022be:	7bfa      	ldrb	r2, [r7, #15]
 80022c0:	493d      	ldr	r1, [pc, #244]	@ (80023b8 <UART_API_Init+0x170>)
 80022c2:	4613      	mov	r3, r2
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	1a9b      	subs	r3, r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	440b      	add	r3, r1
 80022cc:	330c      	adds	r3, #12
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f006 ffc0 	bl	800925a <memcpy>

    g_dynamic_uart_api_lut[port].delimiter_length = delimiter_length;
 80022da:	7bfa      	ldrb	r2, [r7, #15]
 80022dc:	4936      	ldr	r1, [pc, #216]	@ (80023b8 <UART_API_Init+0x170>)
 80022de:	4613      	mov	r3, r2
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	440b      	add	r3, r1
 80022e8:	3310      	adds	r3, #16
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	601a      	str	r2, [r3, #0]

    g_dynamic_uart_api_lut[port].message_queue_id = osMessageQueueNew(MESSAGE_QUEUE_SIZE, sizeof(sMessage_t), &g_static_uart_api_lut[port].queue_attributes);
 80022ee:	7bfa      	ldrb	r2, [r7, #15]
 80022f0:	4613      	mov	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4413      	add	r3, r2
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	3308      	adds	r3, #8
 80022fa:	4a30      	ldr	r2, [pc, #192]	@ (80023bc <UART_API_Init+0x174>)
 80022fc:	4413      	add	r3, r2
 80022fe:	7bfc      	ldrb	r4, [r7, #15]
 8002300:	461a      	mov	r2, r3
 8002302:	2108      	movs	r1, #8
 8002304:	2008      	movs	r0, #8
 8002306:	f002 fcb3 	bl	8004c70 <osMessageQueueNew>
 800230a:	4602      	mov	r2, r0
 800230c:	492a      	ldr	r1, [pc, #168]	@ (80023b8 <UART_API_Init+0x170>)
 800230e:	4623      	mov	r3, r4
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	1b1b      	subs	r3, r3, r4
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	440b      	add	r3, r1
 8002318:	601a      	str	r2, [r3, #0]
    if (g_dynamic_uart_api_lut[port].message_queue_id == NULL) {
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	4926      	ldr	r1, [pc, #152]	@ (80023b8 <UART_API_Init+0x170>)
 800231e:	4613      	mov	r3, r2
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	1a9b      	subs	r3, r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	440b      	add	r3, r1
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <UART_API_Init+0xea>
        return false;
 800232e:	2300      	movs	r3, #0
 8002330:	e03e      	b.n	80023b0 <UART_API_Init+0x168>
    }

    g_dynamic_uart_api_lut[port].mutex_id = osMutexNew(&g_static_uart_api_lut[port].mutex_attributes);
 8002332:	7bfa      	ldrb	r2, [r7, #15]
 8002334:	4613      	mov	r3, r2
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	4413      	add	r3, r2
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	3320      	adds	r3, #32
 800233e:	4a1f      	ldr	r2, [pc, #124]	@ (80023bc <UART_API_Init+0x174>)
 8002340:	4413      	add	r3, r2
 8002342:	7bfc      	ldrb	r4, [r7, #15]
 8002344:	4618      	mov	r0, r3
 8002346:	f002 fb85 	bl	8004a54 <osMutexNew>
 800234a:	4602      	mov	r2, r0
 800234c:	491a      	ldr	r1, [pc, #104]	@ (80023b8 <UART_API_Init+0x170>)
 800234e:	4623      	mov	r3, r4
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	1b1b      	subs	r3, r3, r4
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	3318      	adds	r3, #24
 800235a:	601a      	str	r2, [r3, #0]
    if (g_dynamic_uart_api_lut[port].mutex_id == NULL) {
 800235c:	7bfa      	ldrb	r2, [r7, #15]
 800235e:	4916      	ldr	r1, [pc, #88]	@ (80023b8 <UART_API_Init+0x170>)
 8002360:	4613      	mov	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	3318      	adds	r3, #24
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <UART_API_Init+0x12e>
        return false;
 8002372:	2300      	movs	r3, #0
 8002374:	e01c      	b.n	80023b0 <UART_API_Init+0x168>
    }

    if (g_uart_api_task_handle == NULL) {
 8002376:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <UART_API_Init+0x178>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10d      	bne.n	800239a <UART_API_Init+0x152>
        g_uart_api_task_handle = osThreadNew(UART_API_Task, NULL, &g_uart_api_task_attr);
 800237e:	4a11      	ldr	r2, [pc, #68]	@ (80023c4 <UART_API_Init+0x17c>)
 8002380:	2100      	movs	r1, #0
 8002382:	4811      	ldr	r0, [pc, #68]	@ (80023c8 <UART_API_Init+0x180>)
 8002384:	f002 fad4 	bl	8004930 <osThreadNew>
 8002388:	4603      	mov	r3, r0
 800238a:	4a0d      	ldr	r2, [pc, #52]	@ (80023c0 <UART_API_Init+0x178>)
 800238c:	6013      	str	r3, [r2, #0]
        if (g_uart_api_task_handle == NULL) {
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <UART_API_Init+0x178>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <UART_API_Init+0x152>
            return false;
 8002396:	2300      	movs	r3, #0
 8002398:	e00a      	b.n	80023b0 <UART_API_Init+0x168>
        }
    }

    g_dynamic_uart_api_lut[port].is_initialized = true;
 800239a:	7bfa      	ldrb	r2, [r7, #15]
 800239c:	4906      	ldr	r1, [pc, #24]	@ (80023b8 <UART_API_Init+0x170>)
 800239e:	4613      	mov	r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	3315      	adds	r3, #21
 80023aa:	2201      	movs	r2, #1
 80023ac:	701a      	strb	r2, [r3, #0]
    return true;
 80023ae:	2301      	movs	r3, #1
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3714      	adds	r7, #20
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd90      	pop	{r4, r7, pc}
 80023b8:	20000484 	.word	0x20000484
 80023bc:	0800b3f8 	.word	0x0800b3f8
 80023c0:	20000480 	.word	0x20000480
 80023c4:	0800b3d4 	.word	0x0800b3d4
 80023c8:	08001ee1 	.word	0x08001ee1

080023cc <UART_API_Send>:

bool UART_API_Send (eUartApiPort_t port, sMessage_t *message, uint32_t wait_time) {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	73fb      	strb	r3, [r7, #15]
    if ((port < eUartApiPort_First) || (port >= eUartApiPort_Last) || (message == NULL)) {
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d802      	bhi.n	80023e6 <UART_API_Send+0x1a>
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <UART_API_Send+0x1e>
        return false;
 80023e6:	2300      	movs	r3, #0
 80023e8:	e04c      	b.n	8002484 <UART_API_Send+0xb8>
    }

    if (g_dynamic_uart_api_lut[port].mutex_id == NULL) {
 80023ea:	7bfa      	ldrb	r2, [r7, #15]
 80023ec:	4927      	ldr	r1, [pc, #156]	@ (800248c <UART_API_Send+0xc0>)
 80023ee:	4613      	mov	r3, r2
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	3318      	adds	r3, #24
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <UART_API_Send+0x38>
    	return false;
 8002400:	2300      	movs	r3, #0
 8002402:	e03f      	b.n	8002484 <UART_API_Send+0xb8>
    }

    if (osMutexAcquire(g_dynamic_uart_api_lut[port].mutex_id, wait_time) != osOK) {
 8002404:	7bfa      	ldrb	r2, [r7, #15]
 8002406:	4921      	ldr	r1, [pc, #132]	@ (800248c <UART_API_Send+0xc0>)
 8002408:	4613      	mov	r3, r2
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	1a9b      	subs	r3, r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	3318      	adds	r3, #24
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4618      	mov	r0, r3
 800241a:	f002 fba1 	bl	8004b60 <osMutexAcquire>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <UART_API_Send+0x5c>
    	return false;
 8002424:	2300      	movs	r3, #0
 8002426:	e02d      	b.n	8002484 <UART_API_Send+0xb8>
    }

    if (UART_Driver_TransmitMultipleBytes(port, message->message, message->message_length) == false) {
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	6819      	ldr	r1, [r3, #0]
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	4618      	mov	r0, r3
 8002434:	f000 fb5c 	bl	8002af0 <UART_Driver_TransmitMultipleBytes>
 8002438:	4603      	mov	r3, r0
 800243a:	f083 0301 	eor.w	r3, r3, #1
 800243e:	b2db      	uxtb	r3, r3
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00d      	beq.n	8002460 <UART_API_Send+0x94>
        osMutexRelease(g_dynamic_uart_api_lut[port].mutex_id);
 8002444:	7bfa      	ldrb	r2, [r7, #15]
 8002446:	4911      	ldr	r1, [pc, #68]	@ (800248c <UART_API_Send+0xc0>)
 8002448:	4613      	mov	r3, r2
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	1a9b      	subs	r3, r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	3318      	adds	r3, #24
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f002 fbcd 	bl	8004bf6 <osMutexRelease>
    	return false;
 800245c:	2300      	movs	r3, #0
 800245e:	e011      	b.n	8002484 <UART_API_Send+0xb8>
    }

    if (osMutexRelease(g_dynamic_uart_api_lut[port].mutex_id) != osOK) {
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	490a      	ldr	r1, [pc, #40]	@ (800248c <UART_API_Send+0xc0>)
 8002464:	4613      	mov	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	3318      	adds	r3, #24
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f002 fbbf 	bl	8004bf6 <osMutexRelease>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <UART_API_Send+0xb6>
    	return false;
 800247e:	2300      	movs	r3, #0
 8002480:	e000      	b.n	8002484 <UART_API_Send+0xb8>
    }

    return true;
 8002482:	2301      	movs	r3, #1
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20000484 	.word	0x20000484

08002490 <UART_API_Receive>:


bool UART_API_Receive (eUartApiPort_t port, sMessage_t *message, uint32_t wait_time) {
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
 800249c:	73fb      	strb	r3, [r7, #15]
    if ((port < eUartApiPort_First) || (port >= eUartApiPort_Last) || (message == NULL) || (wait_time <= 0)) {
 800249e:	7bfb      	ldrb	r3, [r7, #15]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d805      	bhi.n	80024b0 <UART_API_Receive+0x20>
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d002      	beq.n	80024b0 <UART_API_Receive+0x20>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <UART_API_Receive+0x24>
        return false;
 80024b0:	2300      	movs	r3, #0
 80024b2:	e013      	b.n	80024dc <UART_API_Receive+0x4c>
    }

    osStatus_t status = osMessageQueueGet(g_dynamic_uart_api_lut[port].message_queue_id, message, MESSAGE_PRIORITY, wait_time);
 80024b4:	7bfa      	ldrb	r2, [r7, #15]
 80024b6:	490b      	ldr	r1, [pc, #44]	@ (80024e4 <UART_API_Receive+0x54>)
 80024b8:	4613      	mov	r3, r2
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	1a9b      	subs	r3, r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	6818      	ldr	r0, [r3, #0]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	68b9      	ldr	r1, [r7, #8]
 80024ca:	f002 fca5 	bl	8004e18 <osMessageQueueGet>
 80024ce:	6178      	str	r0, [r7, #20]
    if (status != osOK) {
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <UART_API_Receive+0x4a>
        return false;
 80024d6:	2300      	movs	r3, #0
 80024d8:	e000      	b.n	80024dc <UART_API_Receive+0x4c>
    }

    return true;
 80024da:	2301      	movs	r3, #1
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000484 	.word	0x20000484

080024e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ec:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <__NVIC_GetPriorityGrouping+0x18>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 0307 	and.w	r3, r3, #7
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	db0b      	blt.n	800252e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	f003 021f 	and.w	r2, r3, #31
 800251c:	4907      	ldr	r1, [pc, #28]	@ (800253c <__NVIC_EnableIRQ+0x38>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2001      	movs	r0, #1
 8002526:	fa00 f202 	lsl.w	r2, r0, r2
 800252a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000e100 	.word	0xe000e100

08002540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	6039      	str	r1, [r7, #0]
 800254a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	2b00      	cmp	r3, #0
 8002552:	db0a      	blt.n	800256a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	490c      	ldr	r1, [pc, #48]	@ (800258c <__NVIC_SetPriority+0x4c>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	0112      	lsls	r2, r2, #4
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	440b      	add	r3, r1
 8002564:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002568:	e00a      	b.n	8002580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	b2da      	uxtb	r2, r3
 800256e:	4908      	ldr	r1, [pc, #32]	@ (8002590 <__NVIC_SetPriority+0x50>)
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	3b04      	subs	r3, #4
 8002578:	0112      	lsls	r2, r2, #4
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	440b      	add	r3, r1
 800257e:	761a      	strb	r2, [r3, #24]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000e100 	.word	0xe000e100
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002594:	b480      	push	{r7}
 8002596:	b089      	sub	sp, #36	@ 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f1c3 0307 	rsb	r3, r3, #7
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	bf28      	it	cs
 80025b2:	2304      	movcs	r3, #4
 80025b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3304      	adds	r3, #4
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d902      	bls.n	80025c4 <NVIC_EncodePriority+0x30>
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3b03      	subs	r3, #3
 80025c2:	e000      	b.n	80025c6 <NVIC_EncodePriority+0x32>
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43da      	mvns	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	401a      	ands	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025dc:	f04f 31ff 	mov.w	r1, #4294967295
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	fa01 f303 	lsl.w	r3, r1, r3
 80025e6:	43d9      	mvns	r1, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	4313      	orrs	r3, r2
         );
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3724      	adds	r7, #36	@ 0x24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr

080025fa <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	60da      	str	r2, [r3, #12]
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(const USART_TypeDef *USARTx)
{
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800262a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800262e:	bf0c      	ite	eq
 8002630:	2301      	moveq	r3, #1
 8002632:	2300      	movne	r3, #0
 8002634:	b2db      	uxtb	r3, r3
}
 8002636:	4618      	mov	r0, r3
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	615a      	str	r2, [r3, #20]
}
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0320 	and.w	r3, r3, #32
 800267e:	2b20      	cmp	r3, #32
 8002680:	bf0c      	ite	eq
 8002682:	2301      	moveq	r3, #1
 8002684:	2300      	movne	r3, #0
 8002686:	b2db      	uxtb	r3, r3
}
 8002688:	4618      	mov	r0, r3
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a4:	2b80      	cmp	r3, #128	@ 0x80
 80026a6:	bf0c      	ite	eq
 80026a8:	2301      	moveq	r3, #1
 80026aa:	2300      	movne	r3, #0
 80026ac:	b2db      	uxtb	r3, r3
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80026ba:	b480      	push	{r7}
 80026bc:	b089      	sub	sp, #36	@ 0x24
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	330c      	adds	r3, #12
 80026c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	e853 3f00 	ldrex	r3, [r3]
 80026ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f043 0320 	orr.w	r3, r3, #32
 80026d6:	61fb      	str	r3, [r7, #28]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	330c      	adds	r3, #12
 80026dc:	69fa      	ldr	r2, [r7, #28]
 80026de:	61ba      	str	r2, [r7, #24]
 80026e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e2:	6979      	ldr	r1, [r7, #20]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	e841 2300 	strex	r3, r2, [r1]
 80026ea:	613b      	str	r3, [r7, #16]
   return(result);
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1e7      	bne.n	80026c2 <LL_USART_EnableIT_RXNE+0x8>
}
 80026f2:	bf00      	nop
 80026f4:	bf00      	nop
 80026f6:	3724      	adds	r7, #36	@ 0x24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f003 0320 	and.w	r3, r3, #32
 8002710:	2b20      	cmp	r3, #32
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	b2db      	uxtb	r3, r3
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800274c:	78fa      	ldrb	r2, [r7, #3]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	605a      	str	r2, [r3, #4]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
	...

08002760 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <LL_APB1_GRP1_EnableClock+0x2c>)
 800276a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800276c:	4907      	ldr	r1, [pc, #28]	@ (800278c <LL_APB1_GRP1_EnableClock+0x2c>)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4313      	orrs	r3, r2
 8002772:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002774:	4b05      	ldr	r3, [pc, #20]	@ (800278c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002776:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4013      	ands	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800277e:	68fb      	ldr	r3, [r7, #12]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	40023800 	.word	0x40023800

08002790 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002798:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800279a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800279c:	4907      	ldr	r1, [pc, #28]	@ (80027bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80027a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4013      	ands	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027ae:	68fb      	ldr	r3, [r7, #12]
}
 80027b0:	bf00      	nop
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	40023800 	.word	0x40023800

080027c0 <UART_Driver_IRQReceive>:
 *********************************************************************************************************************/
static void UART_Driver_IRQReceive (eUartPort_t port);
/**********************************************************************************************************************
 * Definitions of private functions
 *********************************************************************************************************************/
static void UART_Driver_IRQReceive (eUartPort_t port) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
    if ((port < eUartPort_First) || (port >= eUartPort_Last)) {
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d838      	bhi.n	8002842 <UART_Driver_IRQReceive+0x82>
        return;
    }

    if (g_static_uart_rb[port] != NULL) {
 80027d0:	79fb      	ldrb	r3, [r7, #7]
 80027d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002850 <UART_Driver_IRQReceive+0x90>)
 80027d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d034      	beq.n	8002846 <UART_Driver_IRQReceive+0x86>
        if ((LL_USART_IsActiveFlag_RXNE(g_static_uart_lut[port].port)) && (LL_USART_IsEnabledIT_RXNE(g_static_uart_lut[port].port))) {
 80027dc:	79fa      	ldrb	r2, [r7, #7]
 80027de:	491d      	ldr	r1, [pc, #116]	@ (8002854 <UART_Driver_IRQReceive+0x94>)
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	011b      	lsls	r3, r3, #4
 80027e8:	440b      	add	r3, r1
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff3e 	bl	800266e <LL_USART_IsActiveFlag_RXNE>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d026      	beq.n	8002846 <UART_Driver_IRQReceive+0x86>
 80027f8:	79fa      	ldrb	r2, [r7, #7]
 80027fa:	4916      	ldr	r1, [pc, #88]	@ (8002854 <UART_Driver_IRQReceive+0x94>)
 80027fc:	4613      	mov	r3, r2
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	4413      	add	r3, r2
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	440b      	add	r3, r1
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff79 	bl	8002700 <LL_USART_IsEnabledIT_RXNE>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d018      	beq.n	8002846 <UART_Driver_IRQReceive+0x86>
            uint8_t data = LL_USART_ReceiveData8(g_static_uart_lut[port].port);
 8002814:	79fa      	ldrb	r2, [r7, #7]
 8002816:	490f      	ldr	r1, [pc, #60]	@ (8002854 <UART_Driver_IRQReceive+0x94>)
 8002818:	4613      	mov	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4413      	add	r3, r2
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	440b      	add	r3, r1
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff7e 	bl	8002726 <LL_USART_ReceiveData8>
 800282a:	4603      	mov	r3, r0
 800282c:	73fb      	strb	r3, [r7, #15]
            RingBufferEnqueue(g_static_uart_rb[port], data);
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	4a07      	ldr	r2, [pc, #28]	@ (8002850 <UART_Driver_IRQReceive+0x90>)
 8002832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002836:	7bfa      	ldrb	r2, [r7, #15]
 8002838:	4611      	mov	r1, r2
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff f934 	bl	8001aa8 <RingBufferEnqueue>
//            	LL_USART_TransmitData8(USART2, data);
//            }
        }
    }

    return;
 8002840:	e001      	b.n	8002846 <UART_Driver_IRQReceive+0x86>
        return;
 8002842:	bf00      	nop
 8002844:	e000      	b.n	8002848 <UART_Driver_IRQReceive+0x88>
    return;
 8002846:	bf00      	nop
}
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	200004bc 	.word	0x200004bc
 8002854:	0800b458 	.word	0x0800b458

08002858 <USART1_IRQHandler>:

void USART1_IRQHandler (void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
    UART_Driver_IRQReceive(eUartPort_Usart1);
 800285c:	2000      	movs	r0, #0
 800285e:	f7ff ffaf 	bl	80027c0 <UART_Driver_IRQReceive>
}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}

08002866 <USART2_IRQHandler>:

void USART2_IRQHandler (void) {
 8002866:	b580      	push	{r7, lr}
 8002868:	af00      	add	r7, sp, #0
    UART_Driver_IRQReceive(eUartPort_Usart2);
 800286a:	2001      	movs	r0, #1
 800286c:	f7ff ffa8 	bl	80027c0 <UART_Driver_IRQReceive>
}
 8002870:	bf00      	nop
 8002872:	bd80      	pop	{r7, pc}

08002874 <UART_Driver_Init>:
/**********************************************************************************************************************
 * Definitions of exported functions
 *********************************************************************************************************************/
bool UART_Driver_Init (eUartPort_t port, uint32_t baudrate) {
 8002874:	b590      	push	{r4, r7, lr}
 8002876:	b08b      	sub	sp, #44	@ 0x2c
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	71fb      	strb	r3, [r7, #7]
    if ((port < eUartPort_First) || (port >= eUartPort_Last)) {
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d901      	bls.n	800288a <UART_Driver_Init+0x16>
        return false;
 8002886:	2300      	movs	r3, #0
 8002888:	e0fa      	b.n	8002a80 <UART_Driver_Init+0x20c>
    }

    LL_USART_InitTypeDef usart_init_struct = {0};
 800288a:	f107 030c 	add.w	r3, r7, #12
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]
 8002894:	609a      	str	r2, [r3, #8]
 8002896:	60da      	str	r2, [r3, #12]
 8002898:	611a      	str	r2, [r3, #16]
 800289a:	615a      	str	r2, [r3, #20]
 800289c:	619a      	str	r2, [r3, #24]

    g_static_uart_lut[port].enable_clock(g_static_uart_lut[port].clock);
 800289e:	79fa      	ldrb	r2, [r7, #7]
 80028a0:	4979      	ldr	r1, [pc, #484]	@ (8002a88 <UART_Driver_Init+0x214>)
 80028a2:	4613      	mov	r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	4413      	add	r3, r2
 80028a8:	011b      	lsls	r3, r3, #4
 80028aa:	440b      	add	r3, r1
 80028ac:	3328      	adds	r3, #40	@ 0x28
 80028ae:	6819      	ldr	r1, [r3, #0]
 80028b0:	79fa      	ldrb	r2, [r7, #7]
 80028b2:	4875      	ldr	r0, [pc, #468]	@ (8002a88 <UART_Driver_Init+0x214>)
 80028b4:	4613      	mov	r3, r2
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	4413      	add	r3, r2
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	4403      	add	r3, r0
 80028be:	332c      	adds	r3, #44	@ 0x2c
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	4788      	blx	r1

    usart_init_struct.BaudRate = (baudrate == 0) ? g_static_uart_lut[port].baud_rate : baudrate;
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d109      	bne.n	80028e0 <UART_Driver_Init+0x6c>
 80028cc:	79fa      	ldrb	r2, [r7, #7]
 80028ce:	496e      	ldr	r1, [pc, #440]	@ (8002a88 <UART_Driver_Init+0x214>)
 80028d0:	4613      	mov	r3, r2
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	4413      	add	r3, r2
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	440b      	add	r3, r1
 80028da:	3304      	adds	r3, #4
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	e000      	b.n	80028e2 <UART_Driver_Init+0x6e>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	60fb      	str	r3, [r7, #12]
    usart_init_struct.DataWidth = g_static_uart_lut[port].data_width;
 80028e4:	79fa      	ldrb	r2, [r7, #7]
 80028e6:	4968      	ldr	r1, [pc, #416]	@ (8002a88 <UART_Driver_Init+0x214>)
 80028e8:	4613      	mov	r3, r2
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	4413      	add	r3, r2
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	440b      	add	r3, r1
 80028f2:	3308      	adds	r3, #8
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	613b      	str	r3, [r7, #16]
    usart_init_struct.StopBits = g_static_uart_lut[port].stop_bits;
 80028f8:	79fa      	ldrb	r2, [r7, #7]
 80028fa:	4963      	ldr	r1, [pc, #396]	@ (8002a88 <UART_Driver_Init+0x214>)
 80028fc:	4613      	mov	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	4413      	add	r3, r2
 8002902:	011b      	lsls	r3, r3, #4
 8002904:	440b      	add	r3, r1
 8002906:	330c      	adds	r3, #12
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	617b      	str	r3, [r7, #20]
    usart_init_struct.Parity = g_static_uart_lut[port].parity;
 800290c:	79fa      	ldrb	r2, [r7, #7]
 800290e:	495e      	ldr	r1, [pc, #376]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002910:	4613      	mov	r3, r2
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	4413      	add	r3, r2
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	440b      	add	r3, r1
 800291a:	3310      	adds	r3, #16
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	61bb      	str	r3, [r7, #24]
    usart_init_struct.TransferDirection = g_static_uart_lut[port].transfer_direction;
 8002920:	79fa      	ldrb	r2, [r7, #7]
 8002922:	4959      	ldr	r1, [pc, #356]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	440b      	add	r3, r1
 800292e:	3314      	adds	r3, #20
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	61fb      	str	r3, [r7, #28]
    usart_init_struct.HardwareFlowControl = g_static_uart_lut[port].hardware_flow_control;
 8002934:	79fa      	ldrb	r2, [r7, #7]
 8002936:	4954      	ldr	r1, [pc, #336]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	440b      	add	r3, r1
 8002942:	3318      	adds	r3, #24
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	623b      	str	r3, [r7, #32]
    usart_init_struct.OverSampling = g_static_uart_lut[port].over_sampling;
 8002948:	79fa      	ldrb	r2, [r7, #7]
 800294a:	494f      	ldr	r1, [pc, #316]	@ (8002a88 <UART_Driver_Init+0x214>)
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	440b      	add	r3, r1
 8002956:	331c      	adds	r3, #28
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	627b      	str	r3, [r7, #36]	@ 0x24

    NVIC_SetPriority(g_static_uart_lut[port].irqn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 800295c:	79fa      	ldrb	r2, [r7, #7]
 800295e:	494a      	ldr	r1, [pc, #296]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	440b      	add	r3, r1
 800296a:	3324      	adds	r3, #36	@ 0x24
 800296c:	f993 4000 	ldrsb.w	r4, [r3]
 8002970:	f7ff fdba 	bl	80024e8 <__NVIC_GetPriorityGrouping>
 8002974:	4603      	mov	r3, r0
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fe0a 	bl	8002594 <NVIC_EncodePriority>
 8002980:	4603      	mov	r3, r0
 8002982:	4619      	mov	r1, r3
 8002984:	4620      	mov	r0, r4
 8002986:	f7ff fddb 	bl	8002540 <__NVIC_SetPriority>
    NVIC_EnableIRQ(g_static_uart_lut[port].irqn);
 800298a:	79fa      	ldrb	r2, [r7, #7]
 800298c:	493e      	ldr	r1, [pc, #248]	@ (8002a88 <UART_Driver_Init+0x214>)
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	440b      	add	r3, r1
 8002998:	3324      	adds	r3, #36	@ 0x24
 800299a:	f993 3000 	ldrsb.w	r3, [r3]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fdb0 	bl	8002504 <__NVIC_EnableIRQ>

    if (LL_USART_Init(g_static_uart_lut[port].port, &usart_init_struct) != SUCCESS) {
 80029a4:	79fa      	ldrb	r2, [r7, #7]
 80029a6:	4938      	ldr	r1, [pc, #224]	@ (8002a88 <UART_Driver_Init+0x214>)
 80029a8:	4613      	mov	r3, r2
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4413      	add	r3, r2
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	440b      	add	r3, r1
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f107 020c 	add.w	r2, r7, #12
 80029b8:	4611      	mov	r1, r2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f001 fec6 	bl	800474c <LL_USART_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <UART_Driver_Init+0x156>
        return false;
 80029c6:	2300      	movs	r3, #0
 80029c8:	e05a      	b.n	8002a80 <UART_Driver_Init+0x20c>
    }
    LL_USART_ConfigAsyncMode(g_static_uart_lut[port].port);
 80029ca:	79fa      	ldrb	r2, [r7, #7]
 80029cc:	492e      	ldr	r1, [pc, #184]	@ (8002a88 <UART_Driver_Init+0x214>)
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	440b      	add	r3, r1
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fe31 	bl	8002642 <LL_USART_ConfigAsyncMode>
    LL_USART_EnableIT_RXNE(g_static_uart_lut[port].port);
 80029e0:	79fa      	ldrb	r2, [r7, #7]
 80029e2:	4929      	ldr	r1, [pc, #164]	@ (8002a88 <UART_Driver_Init+0x214>)
 80029e4:	4613      	mov	r3, r2
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	4413      	add	r3, r2
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	440b      	add	r3, r1
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fe62 	bl	80026ba <LL_USART_EnableIT_RXNE>
    LL_USART_Enable(g_static_uart_lut[port].port);
 80029f6:	79fa      	ldrb	r2, [r7, #7]
 80029f8:	4923      	ldr	r1, [pc, #140]	@ (8002a88 <UART_Driver_Init+0x214>)
 80029fa:	4613      	mov	r3, r2
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	4413      	add	r3, r2
 8002a00:	011b      	lsls	r3, r3, #4
 8002a02:	440b      	add	r3, r1
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff fdf7 	bl	80025fa <LL_USART_Enable>

    if (LL_USART_IsEnabledIT_RXNE(g_static_uart_lut[port].port) == 0) {
 8002a0c:	79fa      	ldrb	r2, [r7, #7]
 8002a0e:	491e      	ldr	r1, [pc, #120]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002a10:	4613      	mov	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	4413      	add	r3, r2
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	440b      	add	r3, r1
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff fe6f 	bl	8002700 <LL_USART_IsEnabledIT_RXNE>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <UART_Driver_Init+0x1b8>
        return false;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	e029      	b.n	8002a80 <UART_Driver_Init+0x20c>
    }

    g_static_uart_rb[port] = RingBufferInit(g_static_uart_lut[port].ringbuffer_capacity);
 8002a2c:	79fa      	ldrb	r2, [r7, #7]
 8002a2e:	4916      	ldr	r1, [pc, #88]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002a30:	4613      	mov	r3, r2
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	4413      	add	r3, r2
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	440b      	add	r3, r1
 8002a3a:	3320      	adds	r3, #32
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	79fc      	ldrb	r4, [r7, #7]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe ffcd 	bl	80019e0 <RingBufferInit>
 8002a46:	4603      	mov	r3, r0
 8002a48:	4a10      	ldr	r2, [pc, #64]	@ (8002a8c <UART_Driver_Init+0x218>)
 8002a4a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (g_static_uart_rb[port] == NULL) {
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	4a0e      	ldr	r2, [pc, #56]	@ (8002a8c <UART_Driver_Init+0x218>)
 8002a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <UART_Driver_Init+0x1ea>
        return false;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e010      	b.n	8002a80 <UART_Driver_Init+0x20c>
    }

    if (LL_USART_IsEnabled(g_static_uart_lut[port].port) == 0) {
 8002a5e:	79fa      	ldrb	r2, [r7, #7]
 8002a60:	4909      	ldr	r1, [pc, #36]	@ (8002a88 <UART_Driver_Init+0x214>)
 8002a62:	4613      	mov	r3, r2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4413      	add	r3, r2
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	440b      	add	r3, r1
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff fdd3 	bl	800261a <LL_USART_IsEnabled>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <UART_Driver_Init+0x20a>
        return false;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	e000      	b.n	8002a80 <UART_Driver_Init+0x20c>
    }

    return true;
 8002a7e:	2301      	movs	r3, #1
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	372c      	adds	r7, #44	@ 0x2c
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd90      	pop	{r4, r7, pc}
 8002a88:	0800b458 	.word	0x0800b458
 8002a8c:	200004bc 	.word	0x200004bc

08002a90 <UART_Driver_TransmitByte>:

bool UART_Driver_TransmitByte (eUartPort_t port, uint8_t data) {
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	460a      	mov	r2, r1
 8002a9a:	71fb      	strb	r3, [r7, #7]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	71bb      	strb	r3, [r7, #6]
    if ((port < eUartPort_First) || (port >= eUartPort_Last)) {
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d901      	bls.n	8002aaa <UART_Driver_TransmitByte+0x1a>
        return false;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	e01c      	b.n	8002ae4 <UART_Driver_TransmitByte+0x54>
    }

    while (!LL_USART_IsActiveFlag_TXE(g_static_uart_lut[port].port)) {};
 8002aaa:	bf00      	nop
 8002aac:	79fa      	ldrb	r2, [r7, #7]
 8002aae:	490f      	ldr	r1, [pc, #60]	@ (8002aec <UART_Driver_TransmitByte+0x5c>)
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4413      	add	r3, r2
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	440b      	add	r3, r1
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fde9 	bl	8002694 <LL_USART_IsActiveFlag_TXE>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f1      	beq.n	8002aac <UART_Driver_TransmitByte+0x1c>
    LL_USART_TransmitData8(g_static_uart_lut[port].port, data);
 8002ac8:	79fa      	ldrb	r2, [r7, #7]
 8002aca:	4908      	ldr	r1, [pc, #32]	@ (8002aec <UART_Driver_TransmitByte+0x5c>)
 8002acc:	4613      	mov	r3, r2
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	4413      	add	r3, r2
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	440b      	add	r3, r1
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	79ba      	ldrb	r2, [r7, #6]
 8002ada:	4611      	mov	r1, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff fe2f 	bl	8002740 <LL_USART_TransmitData8>

    return true;
 8002ae2:	2301      	movs	r3, #1
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	0800b458 	.word	0x0800b458

08002af0 <UART_Driver_TransmitMultipleBytes>:

bool UART_Driver_TransmitMultipleBytes (eUartPort_t port, uint8_t *data, size_t size) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	73fb      	strb	r3, [r7, #15]
    if ((port < eUartPort_First) || (port >= eUartPort_Last) || (data == NULL) || (size == 0)) {
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d805      	bhi.n	8002b10 <UART_Driver_TransmitMultipleBytes+0x20>
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <UART_Driver_TransmitMultipleBytes+0x20>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <UART_Driver_TransmitMultipleBytes+0x24>
        return false;
 8002b10:	2300      	movs	r3, #0
 8002b12:	e013      	b.n	8002b3c <UART_Driver_TransmitMultipleBytes+0x4c>
    }

    for (size_t i = 0; i < size; i++) {
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	e00b      	b.n	8002b32 <UART_Driver_TransmitMultipleBytes+0x42>
        UART_Driver_TransmitByte(port, data[i]);
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	4413      	add	r3, r2
 8002b20:	781a      	ldrb	r2, [r3, #0]
 8002b22:	7bfb      	ldrb	r3, [r7, #15]
 8002b24:	4611      	mov	r1, r2
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff ffb2 	bl	8002a90 <UART_Driver_TransmitByte>
    for (size_t i = 0; i < size; i++) {
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d3ef      	bcc.n	8002b1a <UART_Driver_TransmitMultipleBytes+0x2a>
    }

    return true;
 8002b3a:	2301      	movs	r3, #1
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <UART_Driver_Read>:


bool UART_Driver_Read (eUartPort_t port, uint8_t *data) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	71fb      	strb	r3, [r7, #7]
    if ((port < eUartPort_First) || (port >= eUartPort_Last) || (g_static_uart_rb[port] == NULL) || (data == NULL)) {
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d808      	bhi.n	8002b68 <UART_Driver_Read+0x24>
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	4a0b      	ldr	r2, [pc, #44]	@ (8002b88 <UART_Driver_Read+0x44>)
 8002b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <UART_Driver_Read+0x24>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <UART_Driver_Read+0x28>
        return false;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	e008      	b.n	8002b7e <UART_Driver_Read+0x3a>
    }

    return RingBufferDequeue(g_static_uart_rb[port], data);
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	4a06      	ldr	r2, [pc, #24]	@ (8002b88 <UART_Driver_Read+0x44>)
 8002b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b74:	6839      	ldr	r1, [r7, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe ffd6 	bl	8001b28 <RingBufferDequeue>
 8002b7c:	4603      	mov	r3, r0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200004bc 	.word	0x200004bc

08002b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bc4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b90:	f7ff f994 	bl	8001ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b94:	480c      	ldr	r0, [pc, #48]	@ (8002bc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b96:	490d      	ldr	r1, [pc, #52]	@ (8002bcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b98:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b9c:	e002      	b.n	8002ba4 <LoopCopyDataInit>

08002b9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ba0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ba2:	3304      	adds	r3, #4

08002ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ba4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ba6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ba8:	d3f9      	bcc.n	8002b9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002baa:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bac:	4c0a      	ldr	r4, [pc, #40]	@ (8002bd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bb0:	e001      	b.n	8002bb6 <LoopFillZerobss>

08002bb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bb4:	3204      	adds	r2, #4

08002bb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bb8:	d3fb      	bcc.n	8002bb2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002bba:	f006 fb27 	bl	800920c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bbe:	f7fe fe51 	bl	8001864 <main>
  bx  lr    
 8002bc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bc4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bcc:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002bd0:	0800b880 	.word	0x0800b880
  ldr r2, =_sbss
 8002bd4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002bd8:	20004f64 	.word	0x20004f64

08002bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bdc:	e7fe      	b.n	8002bdc <ADC_IRQHandler>
	...

08002be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002be4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c20 <HAL_Init+0x40>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c20 <HAL_Init+0x40>)
 8002bea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c20 <HAL_Init+0x40>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <HAL_Init+0x40>)
 8002bf6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bfc:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <HAL_Init+0x40>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a07      	ldr	r2, [pc, #28]	@ (8002c20 <HAL_Init+0x40>)
 8002c02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c08:	2003      	movs	r0, #3
 8002c0a:	f000 f8d8 	bl	8002dbe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c0e:	200f      	movs	r0, #15
 8002c10:	f7fe ffe4 	bl	8001bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c14:	f7fe ffb6 	bl	8001b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40023c00 	.word	0x40023c00

08002c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c28:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_IncTick+0x20>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_IncTick+0x24>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	4a04      	ldr	r2, [pc, #16]	@ (8002c48 <HAL_IncTick+0x24>)
 8002c36:	6013      	str	r3, [r2, #0]
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	20000018 	.word	0x20000018
 8002c48:	200004c4 	.word	0x200004c4

08002c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c50:	4b03      	ldr	r3, [pc, #12]	@ (8002c60 <HAL_GetTick+0x14>)
 8002c52:	681b      	ldr	r3, [r3, #0]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	200004c4 	.word	0x200004c4

08002c64 <__NVIC_SetPriorityGrouping>:
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c80:	4013      	ands	r3, r2
 8002c82:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c96:	4a04      	ldr	r2, [pc, #16]	@ (8002ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	60d3      	str	r3, [r2, #12]
}
 8002c9c:	bf00      	nop
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <__NVIC_GetPriorityGrouping>:
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cb0:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	0a1b      	lsrs	r3, r3, #8
 8002cb6:	f003 0307 	and.w	r3, r3, #7
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <__NVIC_EnableIRQ>:
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	db0b      	blt.n	8002cf2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	f003 021f 	and.w	r2, r3, #31
 8002ce0:	4907      	ldr	r1, [pc, #28]	@ (8002d00 <__NVIC_EnableIRQ+0x38>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	2001      	movs	r0, #1
 8002cea:	fa00 f202 	lsl.w	r2, r0, r2
 8002cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	e000e100 	.word	0xe000e100

08002d04 <__NVIC_SetPriority>:
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	6039      	str	r1, [r7, #0]
 8002d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	db0a      	blt.n	8002d2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	490c      	ldr	r1, [pc, #48]	@ (8002d50 <__NVIC_SetPriority+0x4c>)
 8002d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d22:	0112      	lsls	r2, r2, #4
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	440b      	add	r3, r1
 8002d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002d2c:	e00a      	b.n	8002d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	4908      	ldr	r1, [pc, #32]	@ (8002d54 <__NVIC_SetPriority+0x50>)
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	3b04      	subs	r3, #4
 8002d3c:	0112      	lsls	r2, r2, #4
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	440b      	add	r3, r1
 8002d42:	761a      	strb	r2, [r3, #24]
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	e000e100 	.word	0xe000e100
 8002d54:	e000ed00 	.word	0xe000ed00

08002d58 <NVIC_EncodePriority>:
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	@ 0x24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f1c3 0307 	rsb	r3, r3, #7
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	bf28      	it	cs
 8002d76:	2304      	movcs	r3, #4
 8002d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	2b06      	cmp	r3, #6
 8002d80:	d902      	bls.n	8002d88 <NVIC_EncodePriority+0x30>
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	3b03      	subs	r3, #3
 8002d86:	e000      	b.n	8002d8a <NVIC_EncodePriority+0x32>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43da      	mvns	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da0:	f04f 31ff 	mov.w	r1, #4294967295
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	43d9      	mvns	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db0:	4313      	orrs	r3, r2
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3724      	adds	r7, #36	@ 0x24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7ff ff4c 	bl	8002c64 <__NVIC_SetPriorityGrouping>
}
 8002dcc:	bf00      	nop
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
 8002de0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de6:	f7ff ff61 	bl	8002cac <__NVIC_GetPriorityGrouping>
 8002dea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	68b9      	ldr	r1, [r7, #8]
 8002df0:	6978      	ldr	r0, [r7, #20]
 8002df2:	f7ff ffb1 	bl	8002d58 <NVIC_EncodePriority>
 8002df6:	4602      	mov	r2, r0
 8002df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ff80 	bl	8002d04 <__NVIC_SetPriority>
}
 8002e04:	bf00      	nop
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff ff54 	bl	8002cc8 <__NVIC_EnableIRQ>
}
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e267      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d075      	beq.n	8002f32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e46:	4b88      	ldr	r3, [pc, #544]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f003 030c 	and.w	r3, r3, #12
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d00c      	beq.n	8002e6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e52:	4b85      	ldr	r3, [pc, #532]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d112      	bne.n	8002e84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e5e:	4b82      	ldr	r3, [pc, #520]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e6a:	d10b      	bne.n	8002e84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6c:	4b7e      	ldr	r3, [pc, #504]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d05b      	beq.n	8002f30 <HAL_RCC_OscConfig+0x108>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d157      	bne.n	8002f30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e242      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e8c:	d106      	bne.n	8002e9c <HAL_RCC_OscConfig+0x74>
 8002e8e:	4b76      	ldr	r3, [pc, #472]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a75      	ldr	r2, [pc, #468]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e01d      	b.n	8002ed8 <HAL_RCC_OscConfig+0xb0>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x98>
 8002ea6:	4b70      	ldr	r3, [pc, #448]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a6f      	ldr	r2, [pc, #444]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	4b6d      	ldr	r3, [pc, #436]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a6c      	ldr	r2, [pc, #432]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	e00b      	b.n	8002ed8 <HAL_RCC_OscConfig+0xb0>
 8002ec0:	4b69      	ldr	r3, [pc, #420]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a68      	ldr	r2, [pc, #416]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	4b66      	ldr	r3, [pc, #408]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a65      	ldr	r2, [pc, #404]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002ed2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d013      	beq.n	8002f08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee0:	f7ff feb4 	bl	8002c4c <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee8:	f7ff feb0 	bl	8002c4c <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b64      	cmp	r3, #100	@ 0x64
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e207      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efa:	4b5b      	ldr	r3, [pc, #364]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0f0      	beq.n	8002ee8 <HAL_RCC_OscConfig+0xc0>
 8002f06:	e014      	b.n	8002f32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f08:	f7ff fea0 	bl	8002c4c <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f10:	f7ff fe9c 	bl	8002c4c <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b64      	cmp	r3, #100	@ 0x64
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e1f3      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f22:	4b51      	ldr	r3, [pc, #324]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0xe8>
 8002f2e:	e000      	b.n	8002f32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d063      	beq.n	8003006 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 030c 	and.w	r3, r3, #12
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00b      	beq.n	8002f62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f4a:	4b47      	ldr	r3, [pc, #284]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f52:	2b08      	cmp	r3, #8
 8002f54:	d11c      	bne.n	8002f90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f56:	4b44      	ldr	r3, [pc, #272]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d116      	bne.n	8002f90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f62:	4b41      	ldr	r3, [pc, #260]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <HAL_RCC_OscConfig+0x152>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d001      	beq.n	8002f7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e1c7      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	4937      	ldr	r1, [pc, #220]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f8e:	e03a      	b.n	8003006 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d020      	beq.n	8002fda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f98:	4b34      	ldr	r3, [pc, #208]	@ (800306c <HAL_RCC_OscConfig+0x244>)
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9e:	f7ff fe55 	bl	8002c4c <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa6:	f7ff fe51 	bl	8002c4c <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e1a8      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d0f0      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc4:	4b28      	ldr	r3, [pc, #160]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	4925      	ldr	r1, [pc, #148]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	600b      	str	r3, [r1, #0]
 8002fd8:	e015      	b.n	8003006 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fda:	4b24      	ldr	r3, [pc, #144]	@ (800306c <HAL_RCC_OscConfig+0x244>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe0:	f7ff fe34 	bl	8002c4c <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe8:	f7ff fe30 	bl	8002c4c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e187      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d036      	beq.n	8003080 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d016      	beq.n	8003048 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800301a:	4b15      	ldr	r3, [pc, #84]	@ (8003070 <HAL_RCC_OscConfig+0x248>)
 800301c:	2201      	movs	r2, #1
 800301e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003020:	f7ff fe14 	bl	8002c4c <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003028:	f7ff fe10 	bl	8002c4c <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e167      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800303a:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <HAL_RCC_OscConfig+0x240>)
 800303c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0f0      	beq.n	8003028 <HAL_RCC_OscConfig+0x200>
 8003046:	e01b      	b.n	8003080 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003048:	4b09      	ldr	r3, [pc, #36]	@ (8003070 <HAL_RCC_OscConfig+0x248>)
 800304a:	2200      	movs	r2, #0
 800304c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800304e:	f7ff fdfd 	bl	8002c4c <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003054:	e00e      	b.n	8003074 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003056:	f7ff fdf9 	bl	8002c4c <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d907      	bls.n	8003074 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e150      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
 8003068:	40023800 	.word	0x40023800
 800306c:	42470000 	.word	0x42470000
 8003070:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003074:	4b88      	ldr	r3, [pc, #544]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003076:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1ea      	bne.n	8003056 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 8097 	beq.w	80031bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800308e:	2300      	movs	r3, #0
 8003090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003092:	4b81      	ldr	r3, [pc, #516]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10f      	bne.n	80030be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800309e:	2300      	movs	r3, #0
 80030a0:	60bb      	str	r3, [r7, #8]
 80030a2:	4b7d      	ldr	r3, [pc, #500]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	4a7c      	ldr	r2, [pc, #496]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80030a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ae:	4b7a      	ldr	r3, [pc, #488]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80030b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b6:	60bb      	str	r3, [r7, #8]
 80030b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ba:	2301      	movs	r3, #1
 80030bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030be:	4b77      	ldr	r3, [pc, #476]	@ (800329c <HAL_RCC_OscConfig+0x474>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d118      	bne.n	80030fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ca:	4b74      	ldr	r3, [pc, #464]	@ (800329c <HAL_RCC_OscConfig+0x474>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a73      	ldr	r2, [pc, #460]	@ (800329c <HAL_RCC_OscConfig+0x474>)
 80030d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030d6:	f7ff fdb9 	bl	8002c4c <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030de:	f7ff fdb5 	bl	8002c4c <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e10c      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f0:	4b6a      	ldr	r3, [pc, #424]	@ (800329c <HAL_RCC_OscConfig+0x474>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f0      	beq.n	80030de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d106      	bne.n	8003112 <HAL_RCC_OscConfig+0x2ea>
 8003104:	4b64      	ldr	r3, [pc, #400]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003108:	4a63      	ldr	r2, [pc, #396]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 800310a:	f043 0301 	orr.w	r3, r3, #1
 800310e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003110:	e01c      	b.n	800314c <HAL_RCC_OscConfig+0x324>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	2b05      	cmp	r3, #5
 8003118:	d10c      	bne.n	8003134 <HAL_RCC_OscConfig+0x30c>
 800311a:	4b5f      	ldr	r3, [pc, #380]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 800311c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311e:	4a5e      	ldr	r2, [pc, #376]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003120:	f043 0304 	orr.w	r3, r3, #4
 8003124:	6713      	str	r3, [r2, #112]	@ 0x70
 8003126:	4b5c      	ldr	r3, [pc, #368]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312a:	4a5b      	ldr	r2, [pc, #364]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	6713      	str	r3, [r2, #112]	@ 0x70
 8003132:	e00b      	b.n	800314c <HAL_RCC_OscConfig+0x324>
 8003134:	4b58      	ldr	r3, [pc, #352]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003138:	4a57      	ldr	r2, [pc, #348]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 800313a:	f023 0301 	bic.w	r3, r3, #1
 800313e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003140:	4b55      	ldr	r3, [pc, #340]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003144:	4a54      	ldr	r2, [pc, #336]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003146:	f023 0304 	bic.w	r3, r3, #4
 800314a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d015      	beq.n	8003180 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003154:	f7ff fd7a 	bl	8002c4c <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800315a:	e00a      	b.n	8003172 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315c:	f7ff fd76 	bl	8002c4c <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800316a:	4293      	cmp	r3, r2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e0cb      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003172:	4b49      	ldr	r3, [pc, #292]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0ee      	beq.n	800315c <HAL_RCC_OscConfig+0x334>
 800317e:	e014      	b.n	80031aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003180:	f7ff fd64 	bl	8002c4c <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003186:	e00a      	b.n	800319e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003188:	f7ff fd60 	bl	8002c4c <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003196:	4293      	cmp	r3, r2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e0b5      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800319e:	4b3e      	ldr	r3, [pc, #248]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1ee      	bne.n	8003188 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031aa:	7dfb      	ldrb	r3, [r7, #23]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d105      	bne.n	80031bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031b0:	4b39      	ldr	r3, [pc, #228]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80031b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b4:	4a38      	ldr	r2, [pc, #224]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80031b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80a1 	beq.w	8003308 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031c6:	4b34      	ldr	r3, [pc, #208]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	d05c      	beq.n	800328c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d141      	bne.n	800325e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031da:	4b31      	ldr	r3, [pc, #196]	@ (80032a0 <HAL_RCC_OscConfig+0x478>)
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e0:	f7ff fd34 	bl	8002c4c <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031e6:	e008      	b.n	80031fa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e8:	f7ff fd30 	bl	8002c4c <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e087      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031fa:	4b27      	ldr	r3, [pc, #156]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f0      	bne.n	80031e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69da      	ldr	r2, [r3, #28]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003214:	019b      	lsls	r3, r3, #6
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	085b      	lsrs	r3, r3, #1
 800321e:	3b01      	subs	r3, #1
 8003220:	041b      	lsls	r3, r3, #16
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003228:	061b      	lsls	r3, r3, #24
 800322a:	491b      	ldr	r1, [pc, #108]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 800322c:	4313      	orrs	r3, r2
 800322e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003230:	4b1b      	ldr	r3, [pc, #108]	@ (80032a0 <HAL_RCC_OscConfig+0x478>)
 8003232:	2201      	movs	r2, #1
 8003234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003236:	f7ff fd09 	bl	8002c4c <HAL_GetTick>
 800323a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323c:	e008      	b.n	8003250 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800323e:	f7ff fd05 	bl	8002c4c <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e05c      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003250:	4b11      	ldr	r3, [pc, #68]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f0      	beq.n	800323e <HAL_RCC_OscConfig+0x416>
 800325c:	e054      	b.n	8003308 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325e:	4b10      	ldr	r3, [pc, #64]	@ (80032a0 <HAL_RCC_OscConfig+0x478>)
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003264:	f7ff fcf2 	bl	8002c4c <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800326c:	f7ff fcee 	bl	8002c4c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e045      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327e:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <HAL_RCC_OscConfig+0x470>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x444>
 800328a:	e03d      	b.n	8003308 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d107      	bne.n	80032a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e038      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
 8003298:	40023800 	.word	0x40023800
 800329c:	40007000 	.word	0x40007000
 80032a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003314 <HAL_RCC_OscConfig+0x4ec>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d028      	beq.n	8003304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032bc:	429a      	cmp	r2, r3
 80032be:	d121      	bne.n	8003304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d11a      	bne.n	8003304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032d4:	4013      	ands	r3, r2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032dc:	4293      	cmp	r3, r2
 80032de:	d111      	bne.n	8003304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ea:	085b      	lsrs	r3, r3, #1
 80032ec:	3b01      	subs	r3, #1
 80032ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d107      	bne.n	8003304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003300:	429a      	cmp	r2, r3
 8003302:	d001      	beq.n	8003308 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e000      	b.n	800330a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40023800 	.word	0x40023800

08003318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e0cc      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800332c:	4b68      	ldr	r3, [pc, #416]	@ (80034d0 <HAL_RCC_ClockConfig+0x1b8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	429a      	cmp	r2, r3
 8003338:	d90c      	bls.n	8003354 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333a:	4b65      	ldr	r3, [pc, #404]	@ (80034d0 <HAL_RCC_ClockConfig+0x1b8>)
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	b2d2      	uxtb	r2, r2
 8003340:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003342:	4b63      	ldr	r3, [pc, #396]	@ (80034d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0307 	and.w	r3, r3, #7
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	429a      	cmp	r2, r3
 800334e:	d001      	beq.n	8003354 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e0b8      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d020      	beq.n	80033a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b00      	cmp	r3, #0
 800336a:	d005      	beq.n	8003378 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800336c:	4b59      	ldr	r3, [pc, #356]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	4a58      	ldr	r2, [pc, #352]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003372:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003376:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0308 	and.w	r3, r3, #8
 8003380:	2b00      	cmp	r3, #0
 8003382:	d005      	beq.n	8003390 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003384:	4b53      	ldr	r3, [pc, #332]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	4a52      	ldr	r2, [pc, #328]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800338a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800338e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003390:	4b50      	ldr	r3, [pc, #320]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	494d      	ldr	r1, [pc, #308]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d044      	beq.n	8003438 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d107      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033b6:	4b47      	ldr	r3, [pc, #284]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d119      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e07f      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d003      	beq.n	80033d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d107      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d6:	4b3f      	ldr	r3, [pc, #252]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d109      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e06f      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e6:	4b3b      	ldr	r3, [pc, #236]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e067      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033f6:	4b37      	ldr	r3, [pc, #220]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f023 0203 	bic.w	r2, r3, #3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	4934      	ldr	r1, [pc, #208]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	4313      	orrs	r3, r2
 8003406:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003408:	f7ff fc20 	bl	8002c4c <HAL_GetTick>
 800340c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800340e:	e00a      	b.n	8003426 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003410:	f7ff fc1c 	bl	8002c4c <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e04f      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003426:	4b2b      	ldr	r3, [pc, #172]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 020c 	and.w	r2, r3, #12
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	429a      	cmp	r2, r3
 8003436:	d1eb      	bne.n	8003410 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003438:	4b25      	ldr	r3, [pc, #148]	@ (80034d0 <HAL_RCC_ClockConfig+0x1b8>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	429a      	cmp	r2, r3
 8003444:	d20c      	bcs.n	8003460 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003446:	4b22      	ldr	r3, [pc, #136]	@ (80034d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800344e:	4b20      	ldr	r3, [pc, #128]	@ (80034d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	429a      	cmp	r2, r3
 800345a:	d001      	beq.n	8003460 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e032      	b.n	80034c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	2b00      	cmp	r3, #0
 800346a:	d008      	beq.n	800347e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800346c:	4b19      	ldr	r3, [pc, #100]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4916      	ldr	r1, [pc, #88]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800347a:	4313      	orrs	r3, r2
 800347c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0308 	and.w	r3, r3, #8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800348a:	4b12      	ldr	r3, [pc, #72]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	490e      	ldr	r1, [pc, #56]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 800349a:	4313      	orrs	r3, r2
 800349c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800349e:	f000 f821 	bl	80034e4 <HAL_RCC_GetSysClockFreq>
 80034a2:	4602      	mov	r2, r0
 80034a4:	4b0b      	ldr	r3, [pc, #44]	@ (80034d4 <HAL_RCC_ClockConfig+0x1bc>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	091b      	lsrs	r3, r3, #4
 80034aa:	f003 030f 	and.w	r3, r3, #15
 80034ae:	490a      	ldr	r1, [pc, #40]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 80034b0:	5ccb      	ldrb	r3, [r1, r3]
 80034b2:	fa22 f303 	lsr.w	r3, r2, r3
 80034b6:	4a09      	ldr	r2, [pc, #36]	@ (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80034b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034ba:	4b09      	ldr	r3, [pc, #36]	@ (80034e0 <HAL_RCC_ClockConfig+0x1c8>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fe fb8c 	bl	8001bdc <HAL_InitTick>

  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40023c00 	.word	0x40023c00
 80034d4:	40023800 	.word	0x40023800
 80034d8:	0800b3bc 	.word	0x0800b3bc
 80034dc:	20000010 	.word	0x20000010
 80034e0:	20000014 	.word	0x20000014

080034e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034e8:	b094      	sub	sp, #80	@ 0x50
 80034ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034fc:	4b79      	ldr	r3, [pc, #484]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 030c 	and.w	r3, r3, #12
 8003504:	2b08      	cmp	r3, #8
 8003506:	d00d      	beq.n	8003524 <HAL_RCC_GetSysClockFreq+0x40>
 8003508:	2b08      	cmp	r3, #8
 800350a:	f200 80e1 	bhi.w	80036d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800350e:	2b00      	cmp	r3, #0
 8003510:	d002      	beq.n	8003518 <HAL_RCC_GetSysClockFreq+0x34>
 8003512:	2b04      	cmp	r3, #4
 8003514:	d003      	beq.n	800351e <HAL_RCC_GetSysClockFreq+0x3a>
 8003516:	e0db      	b.n	80036d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003518:	4b73      	ldr	r3, [pc, #460]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800351a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800351c:	e0db      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800351e:	4b73      	ldr	r3, [pc, #460]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x208>)
 8003520:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003522:	e0d8      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003524:	4b6f      	ldr	r3, [pc, #444]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800352c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800352e:	4b6d      	ldr	r3, [pc, #436]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d063      	beq.n	8003602 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800353a:	4b6a      	ldr	r3, [pc, #424]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	099b      	lsrs	r3, r3, #6
 8003540:	2200      	movs	r2, #0
 8003542:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003544:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800354c:	633b      	str	r3, [r7, #48]	@ 0x30
 800354e:	2300      	movs	r3, #0
 8003550:	637b      	str	r3, [r7, #52]	@ 0x34
 8003552:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003556:	4622      	mov	r2, r4
 8003558:	462b      	mov	r3, r5
 800355a:	f04f 0000 	mov.w	r0, #0
 800355e:	f04f 0100 	mov.w	r1, #0
 8003562:	0159      	lsls	r1, r3, #5
 8003564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003568:	0150      	lsls	r0, r2, #5
 800356a:	4602      	mov	r2, r0
 800356c:	460b      	mov	r3, r1
 800356e:	4621      	mov	r1, r4
 8003570:	1a51      	subs	r1, r2, r1
 8003572:	6139      	str	r1, [r7, #16]
 8003574:	4629      	mov	r1, r5
 8003576:	eb63 0301 	sbc.w	r3, r3, r1
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003588:	4659      	mov	r1, fp
 800358a:	018b      	lsls	r3, r1, #6
 800358c:	4651      	mov	r1, sl
 800358e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003592:	4651      	mov	r1, sl
 8003594:	018a      	lsls	r2, r1, #6
 8003596:	4651      	mov	r1, sl
 8003598:	ebb2 0801 	subs.w	r8, r2, r1
 800359c:	4659      	mov	r1, fp
 800359e:	eb63 0901 	sbc.w	r9, r3, r1
 80035a2:	f04f 0200 	mov.w	r2, #0
 80035a6:	f04f 0300 	mov.w	r3, #0
 80035aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035b6:	4690      	mov	r8, r2
 80035b8:	4699      	mov	r9, r3
 80035ba:	4623      	mov	r3, r4
 80035bc:	eb18 0303 	adds.w	r3, r8, r3
 80035c0:	60bb      	str	r3, [r7, #8]
 80035c2:	462b      	mov	r3, r5
 80035c4:	eb49 0303 	adc.w	r3, r9, r3
 80035c8:	60fb      	str	r3, [r7, #12]
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	f04f 0300 	mov.w	r3, #0
 80035d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035d6:	4629      	mov	r1, r5
 80035d8:	024b      	lsls	r3, r1, #9
 80035da:	4621      	mov	r1, r4
 80035dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035e0:	4621      	mov	r1, r4
 80035e2:	024a      	lsls	r2, r1, #9
 80035e4:	4610      	mov	r0, r2
 80035e6:	4619      	mov	r1, r3
 80035e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035ea:	2200      	movs	r2, #0
 80035ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035f4:	f7fd faba 	bl	8000b6c <__aeabi_uldivmod>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4613      	mov	r3, r2
 80035fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003600:	e058      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003602:	4b38      	ldr	r3, [pc, #224]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	099b      	lsrs	r3, r3, #6
 8003608:	2200      	movs	r2, #0
 800360a:	4618      	mov	r0, r3
 800360c:	4611      	mov	r1, r2
 800360e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003612:	623b      	str	r3, [r7, #32]
 8003614:	2300      	movs	r3, #0
 8003616:	627b      	str	r3, [r7, #36]	@ 0x24
 8003618:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800361c:	4642      	mov	r2, r8
 800361e:	464b      	mov	r3, r9
 8003620:	f04f 0000 	mov.w	r0, #0
 8003624:	f04f 0100 	mov.w	r1, #0
 8003628:	0159      	lsls	r1, r3, #5
 800362a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800362e:	0150      	lsls	r0, r2, #5
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4641      	mov	r1, r8
 8003636:	ebb2 0a01 	subs.w	sl, r2, r1
 800363a:	4649      	mov	r1, r9
 800363c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	f04f 0300 	mov.w	r3, #0
 8003648:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800364c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003650:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003654:	ebb2 040a 	subs.w	r4, r2, sl
 8003658:	eb63 050b 	sbc.w	r5, r3, fp
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	00eb      	lsls	r3, r5, #3
 8003666:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800366a:	00e2      	lsls	r2, r4, #3
 800366c:	4614      	mov	r4, r2
 800366e:	461d      	mov	r5, r3
 8003670:	4643      	mov	r3, r8
 8003672:	18e3      	adds	r3, r4, r3
 8003674:	603b      	str	r3, [r7, #0]
 8003676:	464b      	mov	r3, r9
 8003678:	eb45 0303 	adc.w	r3, r5, r3
 800367c:	607b      	str	r3, [r7, #4]
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	e9d7 4500 	ldrd	r4, r5, [r7]
 800368a:	4629      	mov	r1, r5
 800368c:	028b      	lsls	r3, r1, #10
 800368e:	4621      	mov	r1, r4
 8003690:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003694:	4621      	mov	r1, r4
 8003696:	028a      	lsls	r2, r1, #10
 8003698:	4610      	mov	r0, r2
 800369a:	4619      	mov	r1, r3
 800369c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800369e:	2200      	movs	r2, #0
 80036a0:	61bb      	str	r3, [r7, #24]
 80036a2:	61fa      	str	r2, [r7, #28]
 80036a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036a8:	f7fd fa60 	bl	8000b6c <__aeabi_uldivmod>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4613      	mov	r3, r2
 80036b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	0c1b      	lsrs	r3, r3, #16
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	3301      	adds	r3, #1
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80036c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036ce:	e002      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036d0:	4b05      	ldr	r3, [pc, #20]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80036d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3750      	adds	r7, #80	@ 0x50
 80036dc:	46bd      	mov	sp, r7
 80036de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800
 80036e8:	00f42400 	.word	0x00f42400
 80036ec:	007a1200 	.word	0x007a1200

080036f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036f4:	4b03      	ldr	r3, [pc, #12]	@ (8003704 <HAL_RCC_GetHCLKFreq+0x14>)
 80036f6:	681b      	ldr	r3, [r3, #0]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	20000010 	.word	0x20000010

08003708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800370c:	f7ff fff0 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 8003710:	4602      	mov	r2, r0
 8003712:	4b05      	ldr	r3, [pc, #20]	@ (8003728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	0a9b      	lsrs	r3, r3, #10
 8003718:	f003 0307 	and.w	r3, r3, #7
 800371c:	4903      	ldr	r1, [pc, #12]	@ (800372c <HAL_RCC_GetPCLK1Freq+0x24>)
 800371e:	5ccb      	ldrb	r3, [r1, r3]
 8003720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003724:	4618      	mov	r0, r3
 8003726:	bd80      	pop	{r7, pc}
 8003728:	40023800 	.word	0x40023800
 800372c:	0800b3cc 	.word	0x0800b3cc

08003730 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	220f      	movs	r2, #15
 800373e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003740:	4b12      	ldr	r3, [pc, #72]	@ (800378c <HAL_RCC_GetClockConfig+0x5c>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f003 0203 	and.w	r2, r3, #3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800374c:	4b0f      	ldr	r3, [pc, #60]	@ (800378c <HAL_RCC_GetClockConfig+0x5c>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003758:	4b0c      	ldr	r3, [pc, #48]	@ (800378c <HAL_RCC_GetClockConfig+0x5c>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003764:	4b09      	ldr	r3, [pc, #36]	@ (800378c <HAL_RCC_GetClockConfig+0x5c>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	08db      	lsrs	r3, r3, #3
 800376a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003772:	4b07      	ldr	r3, [pc, #28]	@ (8003790 <HAL_RCC_GetClockConfig+0x60>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0207 	and.w	r2, r3, #7
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	601a      	str	r2, [r3, #0]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	40023800 	.word	0x40023800
 8003790:	40023c00 	.word	0x40023c00

08003794 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e041      	b.n	800382a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f839 	bl	8003832 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4619      	mov	r1, r3
 80037d2:	4610      	mov	r0, r2
 80037d4:	f000 f9b2 	bl	8003b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b01      	cmp	r3, #1
 800385a:	d001      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e044      	b.n	80038ea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0201 	orr.w	r2, r2, #1
 8003876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a1e      	ldr	r2, [pc, #120]	@ (80038f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d018      	beq.n	80038b4 <HAL_TIM_Base_Start_IT+0x6c>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800388a:	d013      	beq.n	80038b4 <HAL_TIM_Base_Start_IT+0x6c>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1a      	ldr	r2, [pc, #104]	@ (80038fc <HAL_TIM_Base_Start_IT+0xb4>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d00e      	beq.n	80038b4 <HAL_TIM_Base_Start_IT+0x6c>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a19      	ldr	r2, [pc, #100]	@ (8003900 <HAL_TIM_Base_Start_IT+0xb8>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d009      	beq.n	80038b4 <HAL_TIM_Base_Start_IT+0x6c>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a17      	ldr	r2, [pc, #92]	@ (8003904 <HAL_TIM_Base_Start_IT+0xbc>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d004      	beq.n	80038b4 <HAL_TIM_Base_Start_IT+0x6c>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a16      	ldr	r2, [pc, #88]	@ (8003908 <HAL_TIM_Base_Start_IT+0xc0>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d111      	bne.n	80038d8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b06      	cmp	r3, #6
 80038c4:	d010      	beq.n	80038e8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f042 0201 	orr.w	r2, r2, #1
 80038d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038d6:	e007      	b.n	80038e8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 0201 	orr.w	r2, r2, #1
 80038e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	40010000 	.word	0x40010000
 80038fc:	40000400 	.word	0x40000400
 8003900:	40000800 	.word	0x40000800
 8003904:	40000c00 	.word	0x40000c00
 8003908:	40014000 	.word	0x40014000

0800390c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d020      	beq.n	8003970 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d01b      	beq.n	8003970 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f06f 0202 	mvn.w	r2, #2
 8003940:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f8d2 	bl	8003b00 <HAL_TIM_IC_CaptureCallback>
 800395c:	e005      	b.n	800396a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f8c4 	bl	8003aec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f8d5 	bl	8003b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	d020      	beq.n	80039bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d01b      	beq.n	80039bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f06f 0204 	mvn.w	r2, #4
 800398c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2202      	movs	r2, #2
 8003992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f8ac 	bl	8003b00 <HAL_TIM_IC_CaptureCallback>
 80039a8:	e005      	b.n	80039b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f89e 	bl	8003aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 f8af 	bl	8003b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d020      	beq.n	8003a08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d01b      	beq.n	8003a08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0208 	mvn.w	r2, #8
 80039d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2204      	movs	r2, #4
 80039de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	69db      	ldr	r3, [r3, #28]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f886 	bl	8003b00 <HAL_TIM_IC_CaptureCallback>
 80039f4:	e005      	b.n	8003a02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 f878 	bl	8003aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 f889 	bl	8003b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d020      	beq.n	8003a54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f003 0310 	and.w	r3, r3, #16
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01b      	beq.n	8003a54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f06f 0210 	mvn.w	r2, #16
 8003a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2208      	movs	r2, #8
 8003a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f860 	bl	8003b00 <HAL_TIM_IC_CaptureCallback>
 8003a40:	e005      	b.n	8003a4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f852 	bl	8003aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f863 	bl	8003b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00c      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d007      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f06f 0201 	mvn.w	r2, #1
 8003a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7fd ff9c 	bl	80019b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00c      	beq.n	8003a9c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d007      	beq.n	8003a9c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 f8e0 	bl	8003c5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00c      	beq.n	8003ac0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f834 	bl	8003b28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	f003 0320 	and.w	r3, r3, #32
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00c      	beq.n	8003ae4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d007      	beq.n	8003ae4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f06f 0220 	mvn.w	r2, #32
 8003adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f8b2 	bl	8003c48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ae4:	bf00      	nop
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a37      	ldr	r2, [pc, #220]	@ (8003c2c <TIM_Base_SetConfig+0xf0>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d00f      	beq.n	8003b74 <TIM_Base_SetConfig+0x38>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b5a:	d00b      	beq.n	8003b74 <TIM_Base_SetConfig+0x38>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a34      	ldr	r2, [pc, #208]	@ (8003c30 <TIM_Base_SetConfig+0xf4>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d007      	beq.n	8003b74 <TIM_Base_SetConfig+0x38>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a33      	ldr	r2, [pc, #204]	@ (8003c34 <TIM_Base_SetConfig+0xf8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d003      	beq.n	8003b74 <TIM_Base_SetConfig+0x38>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a32      	ldr	r2, [pc, #200]	@ (8003c38 <TIM_Base_SetConfig+0xfc>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d108      	bne.n	8003b86 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a28      	ldr	r2, [pc, #160]	@ (8003c2c <TIM_Base_SetConfig+0xf0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d01b      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b94:	d017      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a25      	ldr	r2, [pc, #148]	@ (8003c30 <TIM_Base_SetConfig+0xf4>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d013      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a24      	ldr	r2, [pc, #144]	@ (8003c34 <TIM_Base_SetConfig+0xf8>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d00f      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a23      	ldr	r2, [pc, #140]	@ (8003c38 <TIM_Base_SetConfig+0xfc>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00b      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a22      	ldr	r2, [pc, #136]	@ (8003c3c <TIM_Base_SetConfig+0x100>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d007      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a21      	ldr	r2, [pc, #132]	@ (8003c40 <TIM_Base_SetConfig+0x104>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <TIM_Base_SetConfig+0x8a>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a20      	ldr	r2, [pc, #128]	@ (8003c44 <TIM_Base_SetConfig+0x108>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d108      	bne.n	8003bd8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	689a      	ldr	r2, [r3, #8]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8003c2c <TIM_Base_SetConfig+0xf0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d103      	bne.n	8003c06 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	691a      	ldr	r2, [r3, #16]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f043 0204 	orr.w	r2, r3, #4
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	601a      	str	r2, [r3, #0]
}
 8003c1e:	bf00      	nop
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40000400 	.word	0x40000400
 8003c34:	40000800 	.word	0x40000800
 8003c38:	40000c00 	.word	0x40000c00
 8003c3c:	40014000 	.word	0x40014000
 8003c40:	40014400 	.word	0x40014400
 8003c44:	40014800 	.word	0x40014800

08003c48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <LL_GPIO_SetPinMode>:
{
 8003c70:	b480      	push	{r7}
 8003c72:	b08b      	sub	sp, #44	@ 0x2c
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	fa93 f3a3 	rbit	r3, r3
 8003c8a:	613b      	str	r3, [r7, #16]
  return result;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8003c96:	2320      	movs	r3, #32
 8003c98:	e003      	b.n	8003ca2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	fab3 f383 	clz	r3, r3
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	2103      	movs	r1, #3
 8003ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8003caa:	43db      	mvns	r3, r3
 8003cac:	401a      	ands	r2, r3
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	fa93 f3a3 	rbit	r3, r3
 8003cb8:	61fb      	str	r3, [r7, #28]
  return result;
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003cc4:	2320      	movs	r3, #32
 8003cc6:	e003      	b.n	8003cd0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cca:	fab3 f383 	clz	r3, r3
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	005b      	lsls	r3, r3, #1
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	601a      	str	r2, [r3, #0]
}
 8003cde:	bf00      	nop
 8003ce0:	372c      	adds	r7, #44	@ 0x2c
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <LL_GPIO_SetPinOutputType>:
{
 8003cea:	b480      	push	{r7}
 8003cec:	b085      	sub	sp, #20
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	60f8      	str	r0, [r7, #12]
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	401a      	ands	r2, r3
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	fb01 f303 	mul.w	r3, r1, r3
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	605a      	str	r2, [r3, #4]
}
 8003d0e:	bf00      	nop
 8003d10:	3714      	adds	r7, #20
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <LL_GPIO_SetPinSpeed>:
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b08b      	sub	sp, #44	@ 0x2c
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	fa93 f3a3 	rbit	r3, r3
 8003d34:	613b      	str	r3, [r7, #16]
  return result;
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003d40:	2320      	movs	r3, #32
 8003d42:	e003      	b.n	8003d4c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	fab3 f383 	clz	r3, r3
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	2103      	movs	r1, #3
 8003d50:	fa01 f303 	lsl.w	r3, r1, r3
 8003d54:	43db      	mvns	r3, r3
 8003d56:	401a      	ands	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	fa93 f3a3 	rbit	r3, r3
 8003d62:	61fb      	str	r3, [r7, #28]
  return result;
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8003d6e:	2320      	movs	r3, #32
 8003d70:	e003      	b.n	8003d7a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	fab3 f383 	clz	r3, r3
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	6879      	ldr	r1, [r7, #4]
 8003d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d82:	431a      	orrs	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	609a      	str	r2, [r3, #8]
}
 8003d88:	bf00      	nop
 8003d8a:	372c      	adds	r7, #44	@ 0x2c
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <LL_GPIO_SetPinPull>:
{
 8003d94:	b480      	push	{r7}
 8003d96:	b08b      	sub	sp, #44	@ 0x2c
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	fa93 f3a3 	rbit	r3, r3
 8003dae:	613b      	str	r3, [r7, #16]
  return result;
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8003dba:	2320      	movs	r3, #32
 8003dbc:	e003      	b.n	8003dc6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	fab3 f383 	clz	r3, r3
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	2103      	movs	r1, #3
 8003dca:	fa01 f303 	lsl.w	r3, r1, r3
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	401a      	ands	r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd6:	6a3b      	ldr	r3, [r7, #32]
 8003dd8:	fa93 f3a3 	rbit	r3, r3
 8003ddc:	61fb      	str	r3, [r7, #28]
  return result;
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8003de8:	2320      	movs	r3, #32
 8003dea:	e003      	b.n	8003df4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	fab3 f383 	clz	r3, r3
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	60da      	str	r2, [r3, #12]
}
 8003e02:	bf00      	nop
 8003e04:	372c      	adds	r7, #44	@ 0x2c
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <LL_GPIO_SetAFPin_0_7>:
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b08b      	sub	sp, #44	@ 0x2c
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a1a      	ldr	r2, [r3, #32]
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	fa93 f3a3 	rbit	r3, r3
 8003e28:	613b      	str	r3, [r7, #16]
  return result;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003e34:	2320      	movs	r3, #32
 8003e36:	e003      	b.n	8003e40 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	fab3 f383 	clz	r3, r3
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	210f      	movs	r1, #15
 8003e44:	fa01 f303 	lsl.w	r3, r1, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	401a      	ands	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e50:	6a3b      	ldr	r3, [r7, #32]
 8003e52:	fa93 f3a3 	rbit	r3, r3
 8003e56:	61fb      	str	r3, [r7, #28]
  return result;
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8003e62:	2320      	movs	r3, #32
 8003e64:	e003      	b.n	8003e6e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e68:	fab3 f383 	clz	r3, r3
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	fa01 f303 	lsl.w	r3, r1, r3
 8003e76:	431a      	orrs	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	621a      	str	r2, [r3, #32]
}
 8003e7c:	bf00      	nop
 8003e7e:	372c      	adds	r7, #44	@ 0x2c
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <LL_GPIO_SetAFPin_8_15>:
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b08b      	sub	sp, #44	@ 0x2c
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	0a1b      	lsrs	r3, r3, #8
 8003e9c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	fa93 f3a3 	rbit	r3, r3
 8003ea4:	613b      	str	r3, [r7, #16]
  return result;
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003eb0:	2320      	movs	r3, #32
 8003eb2:	e003      	b.n	8003ebc <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	fab3 f383 	clz	r3, r3
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	210f      	movs	r1, #15
 8003ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	401a      	ands	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	0a1b      	lsrs	r3, r3, #8
 8003ecc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ece:	6a3b      	ldr	r3, [r7, #32]
 8003ed0:	fa93 f3a3 	rbit	r3, r3
 8003ed4:	61fb      	str	r3, [r7, #28]
  return result;
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8003ee0:	2320      	movs	r3, #32
 8003ee2:	e003      	b.n	8003eec <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	fab3 f383 	clz	r3, r3
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003efa:	bf00      	nop
 8003efc:	372c      	adds	r7, #44	@ 0x2c
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr

08003f06 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b08a      	sub	sp, #40	@ 0x28
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	fa93 f3a3 	rbit	r3, r3
 8003f24:	617b      	str	r3, [r7, #20]
  return result;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <LL_GPIO_Init+0x2e>
    return 32U;
 8003f30:	2320      	movs	r3, #32
 8003f32:	e003      	b.n	8003f3c <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	fab3 f383 	clz	r3, r3
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003f3e:	e057      	b.n	8003ff0 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	2101      	movs	r1, #1
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	fa01 f303 	lsl.w	r3, r1, r3
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d049      	beq.n	8003fea <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d003      	beq.n	8003f66 <LL_GPIO_Init+0x60>
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d10d      	bne.n	8003f82 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6a39      	ldr	r1, [r7, #32]
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7ff fed3 	bl	8003d1a <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	461a      	mov	r2, r3
 8003f7a:	6a39      	ldr	r1, [r7, #32]
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7ff feb4 	bl	8003cea <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	461a      	mov	r2, r3
 8003f88:	6a39      	ldr	r1, [r7, #32]
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff ff02 	bl	8003d94 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d121      	bne.n	8003fdc <LL_GPIO_Init+0xd6>
 8003f98:	6a3b      	ldr	r3, [r7, #32]
 8003f9a:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	fa93 f3a3 	rbit	r3, r3
 8003fa2:	60bb      	str	r3, [r7, #8]
  return result;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <LL_GPIO_Init+0xac>
    return 32U;
 8003fae:	2320      	movs	r3, #32
 8003fb0:	e003      	b.n	8003fba <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	fab3 f383 	clz	r3, r3
 8003fb8:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003fba:	2b07      	cmp	r3, #7
 8003fbc:	d807      	bhi.n	8003fce <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	6a39      	ldr	r1, [r7, #32]
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff ff21 	bl	8003e0e <LL_GPIO_SetAFPin_0_7>
 8003fcc:	e006      	b.n	8003fdc <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	6a39      	ldr	r1, [r7, #32]
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7ff ff56 	bl	8003e88 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	6a39      	ldr	r1, [r7, #32]
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7ff fe43 	bl	8003c70 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	3301      	adds	r3, #1
 8003fee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1a0      	bne.n	8003f40 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3728      	adds	r7, #40	@ 0x28
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800400c:	4b04      	ldr	r3, [pc, #16]	@ (8004020 <LL_RCC_GetSysClkSource+0x18>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f003 030c 	and.w	r3, r3, #12
}
 8004014:	4618      	mov	r0, r3
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800

08004024 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004028:	4b04      	ldr	r3, [pc, #16]	@ (800403c <LL_RCC_GetAHBPrescaler+0x18>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40023800 	.word	0x40023800

08004040 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004044:	4b04      	ldr	r3, [pc, #16]	@ (8004058 <LL_RCC_GetAPB1Prescaler+0x18>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 800404c:	4618      	mov	r0, r3
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	40023800 	.word	0x40023800

0800405c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004060:	4b04      	ldr	r3, [pc, #16]	@ (8004074 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004068:	4618      	mov	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	40023800 	.word	0x40023800

08004078 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800407c:	4b04      	ldr	r3, [pc, #16]	@ (8004090 <LL_RCC_PLL_GetMainSource+0x18>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	40023800 	.word	0x40023800

08004094 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004098:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <LL_RCC_PLL_GetN+0x18>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	099b      	lsrs	r3, r3, #6
 800409e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	40023800 	.word	0x40023800

080040b0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80040b4:	4b04      	ldr	r3, [pc, #16]	@ (80040c8 <LL_RCC_PLL_GetP+0x18>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80040bc:	4618      	mov	r0, r3
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40023800 	.word	0x40023800

080040cc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80040d0:	4b04      	ldr	r3, [pc, #16]	@ (80040e4 <LL_RCC_PLL_GetDivider+0x18>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40023800 	.word	0x40023800

080040e8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80040f0:	f000 f820 	bl	8004134 <RCC_GetSystemClockFreq>
 80040f4:	4602      	mov	r2, r0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 f840 	bl	8004184 <RCC_GetHCLKClockFreq>
 8004104:	4602      	mov	r2, r0
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4618      	mov	r0, r3
 8004110:	f000 f84e 	bl	80041b0 <RCC_GetPCLK1ClockFreq>
 8004114:	4602      	mov	r2, r0
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	4618      	mov	r0, r3
 8004120:	f000 f85a 	bl	80041d8 <RCC_GetPCLK2ClockFreq>
 8004124:	4602      	mov	r2, r0
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	60da      	str	r2, [r3, #12]
}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
	...

08004134 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800413a:	2300      	movs	r3, #0
 800413c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800413e:	f7ff ff63 	bl	8004008 <LL_RCC_GetSysClkSource>
 8004142:	4603      	mov	r3, r0
 8004144:	2b08      	cmp	r3, #8
 8004146:	d00c      	beq.n	8004162 <RCC_GetSystemClockFreq+0x2e>
 8004148:	2b08      	cmp	r3, #8
 800414a:	d80f      	bhi.n	800416c <RCC_GetSystemClockFreq+0x38>
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <RCC_GetSystemClockFreq+0x22>
 8004150:	2b04      	cmp	r3, #4
 8004152:	d003      	beq.n	800415c <RCC_GetSystemClockFreq+0x28>
 8004154:	e00a      	b.n	800416c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004156:	4b09      	ldr	r3, [pc, #36]	@ (800417c <RCC_GetSystemClockFreq+0x48>)
 8004158:	607b      	str	r3, [r7, #4]
      break;
 800415a:	e00a      	b.n	8004172 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800415c:	4b08      	ldr	r3, [pc, #32]	@ (8004180 <RCC_GetSystemClockFreq+0x4c>)
 800415e:	607b      	str	r3, [r7, #4]
      break;
 8004160:	e007      	b.n	8004172 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8004162:	2008      	movs	r0, #8
 8004164:	f000 f84c 	bl	8004200 <RCC_PLL_GetFreqDomain_SYS>
 8004168:	6078      	str	r0, [r7, #4]
      break;
 800416a:	e002      	b.n	8004172 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800416c:	4b03      	ldr	r3, [pc, #12]	@ (800417c <RCC_GetSystemClockFreq+0x48>)
 800416e:	607b      	str	r3, [r7, #4]
      break;
 8004170:	bf00      	nop
  }

  return frequency;
 8004172:	687b      	ldr	r3, [r7, #4]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	00f42400 	.word	0x00f42400
 8004180:	007a1200 	.word	0x007a1200

08004184 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800418c:	f7ff ff4a 	bl	8004024 <LL_RCC_GetAHBPrescaler>
 8004190:	4603      	mov	r3, r0
 8004192:	091b      	lsrs	r3, r3, #4
 8004194:	f003 030f 	and.w	r3, r3, #15
 8004198:	4a04      	ldr	r2, [pc, #16]	@ (80041ac <RCC_GetHCLKClockFreq+0x28>)
 800419a:	5cd3      	ldrb	r3, [r2, r3]
 800419c:	461a      	mov	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	40d3      	lsrs	r3, r2
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	0800b3bc 	.word	0x0800b3bc

080041b0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80041b8:	f7ff ff42 	bl	8004040 <LL_RCC_GetAPB1Prescaler>
 80041bc:	4603      	mov	r3, r0
 80041be:	0a9b      	lsrs	r3, r3, #10
 80041c0:	4a04      	ldr	r2, [pc, #16]	@ (80041d4 <RCC_GetPCLK1ClockFreq+0x24>)
 80041c2:	5cd3      	ldrb	r3, [r2, r3]
 80041c4:	461a      	mov	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	40d3      	lsrs	r3, r2
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	0800b3cc 	.word	0x0800b3cc

080041d8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80041e0:	f7ff ff3c 	bl	800405c <LL_RCC_GetAPB2Prescaler>
 80041e4:	4603      	mov	r3, r0
 80041e6:	0b5b      	lsrs	r3, r3, #13
 80041e8:	4a04      	ldr	r2, [pc, #16]	@ (80041fc <RCC_GetPCLK2ClockFreq+0x24>)
 80041ea:	5cd3      	ldrb	r3, [r2, r3]
 80041ec:	461a      	mov	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	40d3      	lsrs	r3, r2
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	0800b3cc 	.word	0x0800b3cc

08004200 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8004200:	b590      	push	{r4, r7, lr}
 8004202:	b087      	sub	sp, #28
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8004208:	2300      	movs	r3, #0
 800420a:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 800420c:	2300      	movs	r3, #0
 800420e:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004214:	f7ff ff30 	bl	8004078 <LL_RCC_PLL_GetMainSource>
 8004218:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d004      	beq.n	800422a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004226:	d003      	beq.n	8004230 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8004228:	e005      	b.n	8004236 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800422a:	4b12      	ldr	r3, [pc, #72]	@ (8004274 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800422c:	617b      	str	r3, [r7, #20]
      break;
 800422e:	e005      	b.n	800423c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004230:	4b11      	ldr	r3, [pc, #68]	@ (8004278 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8004232:	617b      	str	r3, [r7, #20]
      break;
 8004234:	e002      	b.n	800423c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8004236:	4b0f      	ldr	r3, [pc, #60]	@ (8004274 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004238:	617b      	str	r3, [r7, #20]
      break;
 800423a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2b08      	cmp	r3, #8
 8004240:	d113      	bne.n	800426a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004242:	f7ff ff43 	bl	80040cc <LL_RCC_PLL_GetDivider>
 8004246:	4602      	mov	r2, r0
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	fbb3 f4f2 	udiv	r4, r3, r2
 800424e:	f7ff ff21 	bl	8004094 <LL_RCC_PLL_GetN>
 8004252:	4603      	mov	r3, r0
 8004254:	fb03 f404 	mul.w	r4, r3, r4
 8004258:	f7ff ff2a 	bl	80040b0 <LL_RCC_PLL_GetP>
 800425c:	4603      	mov	r3, r0
 800425e:	0c1b      	lsrs	r3, r3, #16
 8004260:	3301      	adds	r3, #1
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	fbb4 f3f3 	udiv	r3, r4, r3
 8004268:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800426a:	693b      	ldr	r3, [r7, #16]
}
 800426c:	4618      	mov	r0, r3
 800426e:	371c      	adds	r7, #28
 8004270:	46bd      	mov	sp, r7
 8004272:	bd90      	pop	{r4, r7, pc}
 8004274:	00f42400 	.word	0x00f42400
 8004278:	007a1200 	.word	0x007a1200

0800427c <LL_USART_IsEnabled>:
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800428c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004290:	bf0c      	ite	eq
 8004292:	2301      	moveq	r3, #1
 8004294:	2300      	movne	r3, #0
 8004296:	b2db      	uxtb	r3, r3
}
 8004298:	4618      	mov	r0, r3
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <LL_USART_SetStopBitsLength>:
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	611a      	str	r2, [r3, #16]
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <LL_USART_SetHWFlowCtrl>:
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
 80042d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	615a      	str	r2, [r3, #20]
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <LL_USART_SetBaudRate>:
{
 80042f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042f4:	b0c0      	sub	sp, #256	@ 0x100
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042fc:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8004300:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8004304:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004310:	f040 810c 	bne.w	800452c <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004314:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004318:	2200      	movs	r2, #0
 800431a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800431e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004322:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004326:	4622      	mov	r2, r4
 8004328:	462b      	mov	r3, r5
 800432a:	1891      	adds	r1, r2, r2
 800432c:	6639      	str	r1, [r7, #96]	@ 0x60
 800432e:	415b      	adcs	r3, r3
 8004330:	667b      	str	r3, [r7, #100]	@ 0x64
 8004332:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004336:	4621      	mov	r1, r4
 8004338:	eb12 0801 	adds.w	r8, r2, r1
 800433c:	4629      	mov	r1, r5
 800433e:	eb43 0901 	adc.w	r9, r3, r1
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	f04f 0300 	mov.w	r3, #0
 800434a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800434e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004352:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004356:	4690      	mov	r8, r2
 8004358:	4699      	mov	r9, r3
 800435a:	4623      	mov	r3, r4
 800435c:	eb18 0303 	adds.w	r3, r8, r3
 8004360:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004364:	462b      	mov	r3, r5
 8004366:	eb49 0303 	adc.w	r3, r9, r3
 800436a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800436e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004372:	2200      	movs	r2, #0
 8004374:	469a      	mov	sl, r3
 8004376:	4693      	mov	fp, r2
 8004378:	eb1a 030a 	adds.w	r3, sl, sl
 800437c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800437e:	eb4b 030b 	adc.w	r3, fp, fp
 8004382:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004384:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004388:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800438c:	f7fc fbee 	bl	8000b6c <__aeabi_uldivmod>
 8004390:	4602      	mov	r2, r0
 8004392:	460b      	mov	r3, r1
 8004394:	4b64      	ldr	r3, [pc, #400]	@ (8004528 <LL_USART_SetBaudRate+0x238>)
 8004396:	fba3 2302 	umull	r2, r3, r3, r2
 800439a:	095b      	lsrs	r3, r3, #5
 800439c:	b29b      	uxth	r3, r3
 800439e:	011b      	lsls	r3, r3, #4
 80043a0:	b29c      	uxth	r4, r3
 80043a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043a6:	2200      	movs	r2, #0
 80043a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043ac:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80043b0:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80043b4:	4642      	mov	r2, r8
 80043b6:	464b      	mov	r3, r9
 80043b8:	1891      	adds	r1, r2, r2
 80043ba:	6539      	str	r1, [r7, #80]	@ 0x50
 80043bc:	415b      	adcs	r3, r3
 80043be:	657b      	str	r3, [r7, #84]	@ 0x54
 80043c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80043c4:	4641      	mov	r1, r8
 80043c6:	1851      	adds	r1, r2, r1
 80043c8:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043ca:	4649      	mov	r1, r9
 80043cc:	414b      	adcs	r3, r1
 80043ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043d0:	f04f 0200 	mov.w	r2, #0
 80043d4:	f04f 0300 	mov.w	r3, #0
 80043d8:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80043dc:	4659      	mov	r1, fp
 80043de:	00cb      	lsls	r3, r1, #3
 80043e0:	4651      	mov	r1, sl
 80043e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043e6:	4651      	mov	r1, sl
 80043e8:	00ca      	lsls	r2, r1, #3
 80043ea:	4610      	mov	r0, r2
 80043ec:	4619      	mov	r1, r3
 80043ee:	4603      	mov	r3, r0
 80043f0:	4642      	mov	r2, r8
 80043f2:	189b      	adds	r3, r3, r2
 80043f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043f8:	464b      	mov	r3, r9
 80043fa:	460a      	mov	r2, r1
 80043fc:	eb42 0303 	adc.w	r3, r2, r3
 8004400:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004404:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004408:	2200      	movs	r2, #0
 800440a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800440e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8004412:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004416:	460b      	mov	r3, r1
 8004418:	18db      	adds	r3, r3, r3
 800441a:	643b      	str	r3, [r7, #64]	@ 0x40
 800441c:	4613      	mov	r3, r2
 800441e:	eb42 0303 	adc.w	r3, r2, r3
 8004422:	647b      	str	r3, [r7, #68]	@ 0x44
 8004424:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004428:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 800442c:	f7fc fb9e 	bl	8000b6c <__aeabi_uldivmod>
 8004430:	4602      	mov	r2, r0
 8004432:	460b      	mov	r3, r1
 8004434:	4611      	mov	r1, r2
 8004436:	4b3c      	ldr	r3, [pc, #240]	@ (8004528 <LL_USART_SetBaudRate+0x238>)
 8004438:	fba3 2301 	umull	r2, r3, r3, r1
 800443c:	095b      	lsrs	r3, r3, #5
 800443e:	2264      	movs	r2, #100	@ 0x64
 8004440:	fb02 f303 	mul.w	r3, r2, r3
 8004444:	1acb      	subs	r3, r1, r3
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800444c:	4b36      	ldr	r3, [pc, #216]	@ (8004528 <LL_USART_SetBaudRate+0x238>)
 800444e:	fba3 2302 	umull	r2, r3, r3, r2
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	b29b      	uxth	r3, r3
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	b29b      	uxth	r3, r3
 800445a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800445e:	b29b      	uxth	r3, r3
 8004460:	4423      	add	r3, r4
 8004462:	b29c      	uxth	r4, r3
 8004464:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004468:	2200      	movs	r2, #0
 800446a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800446e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004472:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8004476:	4642      	mov	r2, r8
 8004478:	464b      	mov	r3, r9
 800447a:	1891      	adds	r1, r2, r2
 800447c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800447e:	415b      	adcs	r3, r3
 8004480:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004482:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004486:	4641      	mov	r1, r8
 8004488:	1851      	adds	r1, r2, r1
 800448a:	6339      	str	r1, [r7, #48]	@ 0x30
 800448c:	4649      	mov	r1, r9
 800448e:	414b      	adcs	r3, r1
 8004490:	637b      	str	r3, [r7, #52]	@ 0x34
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800449e:	4659      	mov	r1, fp
 80044a0:	00cb      	lsls	r3, r1, #3
 80044a2:	4651      	mov	r1, sl
 80044a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044a8:	4651      	mov	r1, sl
 80044aa:	00ca      	lsls	r2, r1, #3
 80044ac:	4610      	mov	r0, r2
 80044ae:	4619      	mov	r1, r3
 80044b0:	4603      	mov	r3, r0
 80044b2:	4642      	mov	r2, r8
 80044b4:	189b      	adds	r3, r3, r2
 80044b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044ba:	464b      	mov	r3, r9
 80044bc:	460a      	mov	r2, r1
 80044be:	eb42 0303 	adc.w	r3, r2, r3
 80044c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80044c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80044ca:	2200      	movs	r2, #0
 80044cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044d0:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80044d4:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80044d8:	460b      	mov	r3, r1
 80044da:	18db      	adds	r3, r3, r3
 80044dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044de:	4613      	mov	r3, r2
 80044e0:	eb42 0303 	adc.w	r3, r2, r3
 80044e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044ea:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80044ee:	f7fc fb3d 	bl	8000b6c <__aeabi_uldivmod>
 80044f2:	4602      	mov	r2, r0
 80044f4:	460b      	mov	r3, r1
 80044f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004528 <LL_USART_SetBaudRate+0x238>)
 80044f8:	fba3 1302 	umull	r1, r3, r3, r2
 80044fc:	095b      	lsrs	r3, r3, #5
 80044fe:	2164      	movs	r1, #100	@ 0x64
 8004500:	fb01 f303 	mul.w	r3, r1, r3
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	3332      	adds	r3, #50	@ 0x32
 800450a:	4a07      	ldr	r2, [pc, #28]	@ (8004528 <LL_USART_SetBaudRate+0x238>)
 800450c:	fba2 2303 	umull	r2, r3, r2, r3
 8004510:	095b      	lsrs	r3, r3, #5
 8004512:	b29b      	uxth	r3, r3
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	b29b      	uxth	r3, r3
 800451a:	4423      	add	r3, r4
 800451c:	b29b      	uxth	r3, r3
 800451e:	461a      	mov	r2, r3
 8004520:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004524:	609a      	str	r2, [r3, #8]
}
 8004526:	e108      	b.n	800473a <LL_USART_SetBaudRate+0x44a>
 8004528:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800452c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004530:	2200      	movs	r2, #0
 8004532:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004536:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800453a:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800453e:	4642      	mov	r2, r8
 8004540:	464b      	mov	r3, r9
 8004542:	1891      	adds	r1, r2, r2
 8004544:	6239      	str	r1, [r7, #32]
 8004546:	415b      	adcs	r3, r3
 8004548:	627b      	str	r3, [r7, #36]	@ 0x24
 800454a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800454e:	4641      	mov	r1, r8
 8004550:	1854      	adds	r4, r2, r1
 8004552:	4649      	mov	r1, r9
 8004554:	eb43 0501 	adc.w	r5, r3, r1
 8004558:	f04f 0200 	mov.w	r2, #0
 800455c:	f04f 0300 	mov.w	r3, #0
 8004560:	00eb      	lsls	r3, r5, #3
 8004562:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004566:	00e2      	lsls	r2, r4, #3
 8004568:	4614      	mov	r4, r2
 800456a:	461d      	mov	r5, r3
 800456c:	4643      	mov	r3, r8
 800456e:	18e3      	adds	r3, r4, r3
 8004570:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004574:	464b      	mov	r3, r9
 8004576:	eb45 0303 	adc.w	r3, r5, r3
 800457a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800457e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004582:	2200      	movs	r2, #0
 8004584:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004588:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8004598:	4629      	mov	r1, r5
 800459a:	008b      	lsls	r3, r1, #2
 800459c:	4621      	mov	r1, r4
 800459e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045a2:	4621      	mov	r1, r4
 80045a4:	008a      	lsls	r2, r1, #2
 80045a6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80045aa:	f7fc fadf 	bl	8000b6c <__aeabi_uldivmod>
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	4b65      	ldr	r3, [pc, #404]	@ (8004748 <LL_USART_SetBaudRate+0x458>)
 80045b4:	fba3 2302 	umull	r2, r3, r3, r2
 80045b8:	095b      	lsrs	r3, r3, #5
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	011b      	lsls	r3, r3, #4
 80045be:	b29c      	uxth	r4, r3
 80045c0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80045c4:	2200      	movs	r2, #0
 80045c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045ce:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80045d2:	4642      	mov	r2, r8
 80045d4:	464b      	mov	r3, r9
 80045d6:	1891      	adds	r1, r2, r2
 80045d8:	61b9      	str	r1, [r7, #24]
 80045da:	415b      	adcs	r3, r3
 80045dc:	61fb      	str	r3, [r7, #28]
 80045de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045e2:	4641      	mov	r1, r8
 80045e4:	1851      	adds	r1, r2, r1
 80045e6:	6139      	str	r1, [r7, #16]
 80045e8:	4649      	mov	r1, r9
 80045ea:	414b      	adcs	r3, r1
 80045ec:	617b      	str	r3, [r7, #20]
 80045ee:	f04f 0200 	mov.w	r2, #0
 80045f2:	f04f 0300 	mov.w	r3, #0
 80045f6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045fa:	4659      	mov	r1, fp
 80045fc:	00cb      	lsls	r3, r1, #3
 80045fe:	4651      	mov	r1, sl
 8004600:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004604:	4651      	mov	r1, sl
 8004606:	00ca      	lsls	r2, r1, #3
 8004608:	4610      	mov	r0, r2
 800460a:	4619      	mov	r1, r3
 800460c:	4603      	mov	r3, r0
 800460e:	4642      	mov	r2, r8
 8004610:	189b      	adds	r3, r3, r2
 8004612:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004616:	464b      	mov	r3, r9
 8004618:	460a      	mov	r2, r1
 800461a:	eb42 0303 	adc.w	r3, r2, r3
 800461e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004622:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004626:	2200      	movs	r2, #0
 8004628:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800462c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 800463c:	4649      	mov	r1, r9
 800463e:	008b      	lsls	r3, r1, #2
 8004640:	4641      	mov	r1, r8
 8004642:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004646:	4641      	mov	r1, r8
 8004648:	008a      	lsls	r2, r1, #2
 800464a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800464e:	f7fc fa8d 	bl	8000b6c <__aeabi_uldivmod>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	4611      	mov	r1, r2
 8004658:	4b3b      	ldr	r3, [pc, #236]	@ (8004748 <LL_USART_SetBaudRate+0x458>)
 800465a:	fba3 2301 	umull	r2, r3, r3, r1
 800465e:	095b      	lsrs	r3, r3, #5
 8004660:	2264      	movs	r2, #100	@ 0x64
 8004662:	fb02 f303 	mul.w	r3, r2, r3
 8004666:	1acb      	subs	r3, r1, r3
 8004668:	011b      	lsls	r3, r3, #4
 800466a:	3332      	adds	r3, #50	@ 0x32
 800466c:	4a36      	ldr	r2, [pc, #216]	@ (8004748 <LL_USART_SetBaudRate+0x458>)
 800466e:	fba2 2303 	umull	r2, r3, r2, r3
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	b29b      	uxth	r3, r3
 8004676:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800467a:	b29b      	uxth	r3, r3
 800467c:	4423      	add	r3, r4
 800467e:	b29c      	uxth	r4, r3
 8004680:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004684:	2200      	movs	r2, #0
 8004686:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004688:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800468a:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800468e:	4642      	mov	r2, r8
 8004690:	464b      	mov	r3, r9
 8004692:	1891      	adds	r1, r2, r2
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	415b      	adcs	r3, r3
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800469e:	4641      	mov	r1, r8
 80046a0:	1851      	adds	r1, r2, r1
 80046a2:	6039      	str	r1, [r7, #0]
 80046a4:	4649      	mov	r1, r9
 80046a6:	414b      	adcs	r3, r1
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	f04f 0300 	mov.w	r3, #0
 80046b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046b6:	4659      	mov	r1, fp
 80046b8:	00cb      	lsls	r3, r1, #3
 80046ba:	4651      	mov	r1, sl
 80046bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046c0:	4651      	mov	r1, sl
 80046c2:	00ca      	lsls	r2, r1, #3
 80046c4:	4610      	mov	r0, r2
 80046c6:	4619      	mov	r1, r3
 80046c8:	4603      	mov	r3, r0
 80046ca:	4642      	mov	r2, r8
 80046cc:	189b      	adds	r3, r3, r2
 80046ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80046d0:	464b      	mov	r3, r9
 80046d2:	460a      	mov	r2, r1
 80046d4:	eb42 0303 	adc.w	r3, r2, r3
 80046d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80046da:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80046de:	2200      	movs	r2, #0
 80046e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046e4:	f04f 0200 	mov.w	r2, #0
 80046e8:	f04f 0300 	mov.w	r3, #0
 80046ec:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80046f0:	4649      	mov	r1, r9
 80046f2:	008b      	lsls	r3, r1, #2
 80046f4:	4641      	mov	r1, r8
 80046f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046fa:	4641      	mov	r1, r8
 80046fc:	008a      	lsls	r2, r1, #2
 80046fe:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004702:	f7fc fa33 	bl	8000b6c <__aeabi_uldivmod>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	4b0f      	ldr	r3, [pc, #60]	@ (8004748 <LL_USART_SetBaudRate+0x458>)
 800470c:	fba3 1302 	umull	r1, r3, r3, r2
 8004710:	095b      	lsrs	r3, r3, #5
 8004712:	2164      	movs	r1, #100	@ 0x64
 8004714:	fb01 f303 	mul.w	r3, r1, r3
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	3332      	adds	r3, #50	@ 0x32
 800471e:	4a0a      	ldr	r2, [pc, #40]	@ (8004748 <LL_USART_SetBaudRate+0x458>)
 8004720:	fba2 2303 	umull	r2, r3, r2, r3
 8004724:	095b      	lsrs	r3, r3, #5
 8004726:	b29b      	uxth	r3, r3
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	b29b      	uxth	r3, r3
 800472e:	4423      	add	r3, r4
 8004730:	b29b      	uxth	r3, r3
 8004732:	461a      	mov	r2, r3
 8004734:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004738:	609a      	str	r2, [r3, #8]
}
 800473a:	bf00      	nop
 800473c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004740:	46bd      	mov	sp, r7
 8004742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004746:	bf00      	nop
 8004748:	51eb851f 	.word	0x51eb851f

0800474c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800475a:	2300      	movs	r3, #0
 800475c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7ff fd8c 	bl	800427c <LL_USART_IsEnabled>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d149      	bne.n	80047fe <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004772:	f023 030c 	bic.w	r3, r3, #12
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	6851      	ldr	r1, [r2, #4]
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	68d2      	ldr	r2, [r2, #12]
 800477e:	4311      	orrs	r1, r2
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	6912      	ldr	r2, [r2, #16]
 8004784:	4311      	orrs	r1, r2
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	6992      	ldr	r2, [r2, #24]
 800478a:	430a      	orrs	r2, r1
 800478c:	431a      	orrs	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	4619      	mov	r1, r3
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f7ff fd83 	bl	80042a4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	4619      	mov	r1, r3
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f7ff fd90 	bl	80042ca <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80047aa:	f107 0308 	add.w	r3, r7, #8
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7ff fc9a 	bl	80040e8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a14      	ldr	r2, [pc, #80]	@ (8004808 <LL_USART_Init+0xbc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d102      	bne.n	80047c2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	61bb      	str	r3, [r7, #24]
 80047c0:	e00c      	b.n	80047dc <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a11      	ldr	r2, [pc, #68]	@ (800480c <LL_USART_Init+0xc0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d102      	bne.n	80047d0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	61bb      	str	r3, [r7, #24]
 80047ce:	e005      	b.n	80047dc <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a0f      	ldr	r2, [pc, #60]	@ (8004810 <LL_USART_Init+0xc4>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d101      	bne.n	80047dc <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00d      	beq.n	80047fe <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d009      	beq.n	80047fe <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 80047ea:	2300      	movs	r3, #0
 80047ec:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80047f6:	69b9      	ldr	r1, [r7, #24]
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f7ff fd79 	bl	80042f0 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80047fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8004800:	4618      	mov	r0, r3
 8004802:	3720      	adds	r7, #32
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	40011000 	.word	0x40011000
 800480c:	40004400 	.word	0x40004400
 8004810:	40011400 	.word	0x40011400

08004814 <__NVIC_SetPriority>:
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	6039      	str	r1, [r7, #0]
 800481e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004824:	2b00      	cmp	r3, #0
 8004826:	db0a      	blt.n	800483e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	b2da      	uxtb	r2, r3
 800482c:	490c      	ldr	r1, [pc, #48]	@ (8004860 <__NVIC_SetPriority+0x4c>)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	0112      	lsls	r2, r2, #4
 8004834:	b2d2      	uxtb	r2, r2
 8004836:	440b      	add	r3, r1
 8004838:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800483c:	e00a      	b.n	8004854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	b2da      	uxtb	r2, r3
 8004842:	4908      	ldr	r1, [pc, #32]	@ (8004864 <__NVIC_SetPriority+0x50>)
 8004844:	79fb      	ldrb	r3, [r7, #7]
 8004846:	f003 030f 	and.w	r3, r3, #15
 800484a:	3b04      	subs	r3, #4
 800484c:	0112      	lsls	r2, r2, #4
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	440b      	add	r3, r1
 8004852:	761a      	strb	r2, [r3, #24]
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr
 8004860:	e000e100 	.word	0xe000e100
 8004864:	e000ed00 	.word	0xe000ed00

08004868 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800486c:	4b05      	ldr	r3, [pc, #20]	@ (8004884 <SysTick_Handler+0x1c>)
 800486e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004870:	f002 f9b4 	bl	8006bdc <xTaskGetSchedulerState>
 8004874:	4603      	mov	r3, r0
 8004876:	2b01      	cmp	r3, #1
 8004878:	d001      	beq.n	800487e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800487a:	f003 f8ad 	bl	80079d8 <xPortSysTickHandler>
  }
}
 800487e:	bf00      	nop
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	e000e010 	.word	0xe000e010

08004888 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800488c:	2100      	movs	r1, #0
 800488e:	f06f 0004 	mvn.w	r0, #4
 8004892:	f7ff ffbf 	bl	8004814 <__NVIC_SetPriority>
#endif
}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048a2:	f3ef 8305 	mrs	r3, IPSR
 80048a6:	603b      	str	r3, [r7, #0]
  return(result);
 80048a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80048ae:	f06f 0305 	mvn.w	r3, #5
 80048b2:	607b      	str	r3, [r7, #4]
 80048b4:	e00c      	b.n	80048d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80048b6:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <osKernelInitialize+0x44>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d105      	bne.n	80048ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80048be:	4b08      	ldr	r3, [pc, #32]	@ (80048e0 <osKernelInitialize+0x44>)
 80048c0:	2201      	movs	r2, #1
 80048c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	607b      	str	r3, [r7, #4]
 80048c8:	e002      	b.n	80048d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80048ca:	f04f 33ff 	mov.w	r3, #4294967295
 80048ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80048d0:	687b      	ldr	r3, [r7, #4]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	200004c8 	.word	0x200004c8

080048e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048ea:	f3ef 8305 	mrs	r3, IPSR
 80048ee:	603b      	str	r3, [r7, #0]
  return(result);
 80048f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d003      	beq.n	80048fe <osKernelStart+0x1a>
    stat = osErrorISR;
 80048f6:	f06f 0305 	mvn.w	r3, #5
 80048fa:	607b      	str	r3, [r7, #4]
 80048fc:	e010      	b.n	8004920 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80048fe:	4b0b      	ldr	r3, [pc, #44]	@ (800492c <osKernelStart+0x48>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d109      	bne.n	800491a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004906:	f7ff ffbf 	bl	8004888 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800490a:	4b08      	ldr	r3, [pc, #32]	@ (800492c <osKernelStart+0x48>)
 800490c:	2202      	movs	r2, #2
 800490e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004910:	f001 fd06 	bl	8006320 <vTaskStartScheduler>
      stat = osOK;
 8004914:	2300      	movs	r3, #0
 8004916:	607b      	str	r3, [r7, #4]
 8004918:	e002      	b.n	8004920 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800491a:	f04f 33ff 	mov.w	r3, #4294967295
 800491e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004920:	687b      	ldr	r3, [r7, #4]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	200004c8 	.word	0x200004c8

08004930 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004930:	b580      	push	{r7, lr}
 8004932:	b08e      	sub	sp, #56	@ 0x38
 8004934:	af04      	add	r7, sp, #16
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800493c:	2300      	movs	r3, #0
 800493e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004940:	f3ef 8305 	mrs	r3, IPSR
 8004944:	617b      	str	r3, [r7, #20]
  return(result);
 8004946:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004948:	2b00      	cmp	r3, #0
 800494a:	d17e      	bne.n	8004a4a <osThreadNew+0x11a>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d07b      	beq.n	8004a4a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004952:	2380      	movs	r3, #128	@ 0x80
 8004954:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004956:	2318      	movs	r3, #24
 8004958:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800495a:	2300      	movs	r3, #0
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800495e:	f04f 33ff 	mov.w	r3, #4294967295
 8004962:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d045      	beq.n	80049f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d002      	beq.n	8004978 <osThreadNew+0x48>
        name = attr->name;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d002      	beq.n	8004986 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d008      	beq.n	800499e <osThreadNew+0x6e>
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	2b38      	cmp	r3, #56	@ 0x38
 8004990:	d805      	bhi.n	800499e <osThreadNew+0x6e>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <osThreadNew+0x72>
        return (NULL);
 800499e:	2300      	movs	r3, #0
 80049a0:	e054      	b.n	8004a4c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	089b      	lsrs	r3, r3, #2
 80049b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00e      	beq.n	80049d8 <osThreadNew+0xa8>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	2b5b      	cmp	r3, #91	@ 0x5b
 80049c0:	d90a      	bls.n	80049d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d006      	beq.n	80049d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d002      	beq.n	80049d8 <osThreadNew+0xa8>
        mem = 1;
 80049d2:	2301      	movs	r3, #1
 80049d4:	61bb      	str	r3, [r7, #24]
 80049d6:	e010      	b.n	80049fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10c      	bne.n	80049fa <osThreadNew+0xca>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d108      	bne.n	80049fa <osThreadNew+0xca>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d104      	bne.n	80049fa <osThreadNew+0xca>
          mem = 0;
 80049f0:	2300      	movs	r3, #0
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	e001      	b.n	80049fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80049f6:	2300      	movs	r3, #0
 80049f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d110      	bne.n	8004a22 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a08:	9202      	str	r2, [sp, #8]
 8004a0a:	9301      	str	r3, [sp, #4]
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	6a3a      	ldr	r2, [r7, #32]
 8004a14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f001 fadc 	bl	8005fd4 <xTaskCreateStatic>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	613b      	str	r3, [r7, #16]
 8004a20:	e013      	b.n	8004a4a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d110      	bne.n	8004a4a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	f107 0310 	add.w	r3, r7, #16
 8004a30:	9301      	str	r3, [sp, #4]
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f001 fb2a 	bl	8006094 <xTaskCreate>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d001      	beq.n	8004a4a <osThreadNew+0x11a>
            hTask = NULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004a4a:	693b      	ldr	r3, [r7, #16]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3728      	adds	r7, #40	@ 0x28
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b088      	sub	sp, #32
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a60:	f3ef 8305 	mrs	r3, IPSR
 8004a64:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a66:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d174      	bne.n	8004b56 <osMutexNew+0x102>
    if (attr != NULL) {
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <osMutexNew+0x26>
      type = attr->attr_bits;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	61bb      	str	r3, [r7, #24]
 8004a78:	e001      	b.n	8004a7e <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d002      	beq.n	8004a8e <osMutexNew+0x3a>
      rmtx = 1U;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	617b      	str	r3, [r7, #20]
 8004a8c:	e001      	b.n	8004a92 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d15c      	bne.n	8004b56 <osMutexNew+0x102>
      mem = -1;
 8004a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d015      	beq.n	8004ad4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d006      	beq.n	8004abe <osMutexNew+0x6a>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	2b4f      	cmp	r3, #79	@ 0x4f
 8004ab6:	d902      	bls.n	8004abe <osMutexNew+0x6a>
          mem = 1;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	e00c      	b.n	8004ad8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d108      	bne.n	8004ad8 <osMutexNew+0x84>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d104      	bne.n	8004ad8 <osMutexNew+0x84>
            mem = 0;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	613b      	str	r3, [r7, #16]
 8004ad2:	e001      	b.n	8004ad8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d112      	bne.n	8004b04 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	4619      	mov	r1, r3
 8004aea:	2004      	movs	r0, #4
 8004aec:	f000 fc51 	bl	8005392 <xQueueCreateMutexStatic>
 8004af0:	61f8      	str	r0, [r7, #28]
 8004af2:	e016      	b.n	8004b22 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	4619      	mov	r1, r3
 8004afa:	2001      	movs	r0, #1
 8004afc:	f000 fc49 	bl	8005392 <xQueueCreateMutexStatic>
 8004b00:	61f8      	str	r0, [r7, #28]
 8004b02:	e00e      	b.n	8004b22 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10b      	bne.n	8004b22 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d004      	beq.n	8004b1a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004b10:	2004      	movs	r0, #4
 8004b12:	f000 fc26 	bl	8005362 <xQueueCreateMutex>
 8004b16:	61f8      	str	r0, [r7, #28]
 8004b18:	e003      	b.n	8004b22 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004b1a:	2001      	movs	r0, #1
 8004b1c:	f000 fc21 	bl	8005362 <xQueueCreateMutex>
 8004b20:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00c      	beq.n	8004b42 <osMutexNew+0xee>
        if (attr != NULL) {
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <osMutexNew+0xe2>
          name = attr->name;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e001      	b.n	8004b3a <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004b3a:	68f9      	ldr	r1, [r7, #12]
 8004b3c:	69f8      	ldr	r0, [r7, #28]
 8004b3e:	f001 f9eb 	bl	8005f18 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d006      	beq.n	8004b56 <osMutexNew+0x102>
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	f043 0301 	orr.w	r3, r3, #1
 8004b54:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004b56:	69fb      	ldr	r3, [r7, #28]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3720      	adds	r7, #32
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f023 0301 	bic.w	r3, r3, #1
 8004b70:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b7e:	f3ef 8305 	mrs	r3, IPSR
 8004b82:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b84:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004b8a:	f06f 0305 	mvn.w	r3, #5
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	e02c      	b.n	8004bec <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d103      	bne.n	8004ba0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004b98:	f06f 0303 	mvn.w	r3, #3
 8004b9c:	617b      	str	r3, [r7, #20]
 8004b9e:	e025      	b.n	8004bec <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d011      	beq.n	8004bca <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004ba6:	6839      	ldr	r1, [r7, #0]
 8004ba8:	6938      	ldr	r0, [r7, #16]
 8004baa:	f000 fc42 	bl	8005432 <xQueueTakeMutexRecursive>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d01b      	beq.n	8004bec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004bba:	f06f 0301 	mvn.w	r3, #1
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	e014      	b.n	8004bec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004bc2:	f06f 0302 	mvn.w	r3, #2
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	e010      	b.n	8004bec <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004bca:	6839      	ldr	r1, [r7, #0]
 8004bcc:	6938      	ldr	r0, [r7, #16]
 8004bce:	f000 fee9 	bl	80059a4 <xQueueSemaphoreTake>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d009      	beq.n	8004bec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004bde:	f06f 0301 	mvn.w	r3, #1
 8004be2:	617b      	str	r3, [r7, #20]
 8004be4:	e002      	b.n	8004bec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004be6:	f06f 0302 	mvn.w	r3, #2
 8004bea:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004bec:	697b      	ldr	r3, [r7, #20]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b086      	sub	sp, #24
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f023 0301 	bic.w	r3, r3, #1
 8004c04:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c12:	f3ef 8305 	mrs	r3, IPSR
 8004c16:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c18:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004c1e:	f06f 0305 	mvn.w	r3, #5
 8004c22:	617b      	str	r3, [r7, #20]
 8004c24:	e01f      	b.n	8004c66 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d103      	bne.n	8004c34 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004c2c:	f06f 0303 	mvn.w	r3, #3
 8004c30:	617b      	str	r3, [r7, #20]
 8004c32:	e018      	b.n	8004c66 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d009      	beq.n	8004c4e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004c3a:	6938      	ldr	r0, [r7, #16]
 8004c3c:	f000 fbc4 	bl	80053c8 <xQueueGiveMutexRecursive>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d00f      	beq.n	8004c66 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004c46:	f06f 0302 	mvn.w	r3, #2
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	e00b      	b.n	8004c66 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004c4e:	2300      	movs	r3, #0
 8004c50:	2200      	movs	r2, #0
 8004c52:	2100      	movs	r1, #0
 8004c54:	6938      	ldr	r0, [r7, #16]
 8004c56:	f000 fc23 	bl	80054a0 <xQueueGenericSend>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d002      	beq.n	8004c66 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004c60:	f06f 0302 	mvn.w	r3, #2
 8004c64:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004c66:	697b      	ldr	r3, [r7, #20]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b08a      	sub	sp, #40	@ 0x28
 8004c74:	af02      	add	r7, sp, #8
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c80:	f3ef 8305 	mrs	r3, IPSR
 8004c84:	613b      	str	r3, [r7, #16]
  return(result);
 8004c86:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d15f      	bne.n	8004d4c <osMessageQueueNew+0xdc>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d05c      	beq.n	8004d4c <osMessageQueueNew+0xdc>
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d059      	beq.n	8004d4c <osMessageQueueNew+0xdc>
    mem = -1;
 8004c98:	f04f 33ff 	mov.w	r3, #4294967295
 8004c9c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d029      	beq.n	8004cf8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d012      	beq.n	8004cd2 <osMessageQueueNew+0x62>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	2b4f      	cmp	r3, #79	@ 0x4f
 8004cb2:	d90e      	bls.n	8004cd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00a      	beq.n	8004cd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	695a      	ldr	r2, [r3, #20]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	68b9      	ldr	r1, [r7, #8]
 8004cc4:	fb01 f303 	mul.w	r3, r1, r3
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d302      	bcc.n	8004cd2 <osMessageQueueNew+0x62>
        mem = 1;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	61bb      	str	r3, [r7, #24]
 8004cd0:	e014      	b.n	8004cfc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d110      	bne.n	8004cfc <osMessageQueueNew+0x8c>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10c      	bne.n	8004cfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d108      	bne.n	8004cfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d104      	bne.n	8004cfc <osMessageQueueNew+0x8c>
          mem = 0;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	61bb      	str	r3, [r7, #24]
 8004cf6:	e001      	b.n	8004cfc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d10b      	bne.n	8004d1a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2100      	movs	r1, #0
 8004d0c:	9100      	str	r1, [sp, #0]
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 fa31 	bl	8005178 <xQueueGenericCreateStatic>
 8004d16:	61f8      	str	r0, [r7, #28]
 8004d18:	e008      	b.n	8004d2c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d105      	bne.n	8004d2c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004d20:	2200      	movs	r2, #0
 8004d22:	68b9      	ldr	r1, [r7, #8]
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 faa4 	bl	8005272 <xQueueGenericCreate>
 8004d2a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00c      	beq.n	8004d4c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <osMessageQueueNew+0xd0>
        name = attr->name;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	e001      	b.n	8004d44 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004d44:	6979      	ldr	r1, [r7, #20]
 8004d46:	69f8      	ldr	r0, [r7, #28]
 8004d48:	f001 f8e6 	bl	8005f18 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004d4c:	69fb      	ldr	r3, [r7, #28]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3720      	adds	r7, #32
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	603b      	str	r3, [r7, #0]
 8004d64:	4613      	mov	r3, r2
 8004d66:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d70:	f3ef 8305 	mrs	r3, IPSR
 8004d74:	617b      	str	r3, [r7, #20]
  return(result);
 8004d76:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d028      	beq.n	8004dce <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d005      	beq.n	8004d8e <osMessageQueuePut+0x36>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <osMessageQueuePut+0x36>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004d8e:	f06f 0303 	mvn.w	r3, #3
 8004d92:	61fb      	str	r3, [r7, #28]
 8004d94:	e038      	b.n	8004e08 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004d96:	2300      	movs	r3, #0
 8004d98:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004d9a:	f107 0210 	add.w	r2, r7, #16
 8004d9e:	2300      	movs	r3, #0
 8004da0:	68b9      	ldr	r1, [r7, #8]
 8004da2:	69b8      	ldr	r0, [r7, #24]
 8004da4:	f000 fc7e 	bl	80056a4 <xQueueGenericSendFromISR>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d003      	beq.n	8004db6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004dae:	f06f 0302 	mvn.w	r3, #2
 8004db2:	61fb      	str	r3, [r7, #28]
 8004db4:	e028      	b.n	8004e08 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d025      	beq.n	8004e08 <osMessageQueuePut+0xb0>
 8004dbc:	4b15      	ldr	r3, [pc, #84]	@ (8004e14 <osMessageQueuePut+0xbc>)
 8004dbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	f3bf 8f4f 	dsb	sy
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	e01c      	b.n	8004e08 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d002      	beq.n	8004dda <osMessageQueuePut+0x82>
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d103      	bne.n	8004de2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004dda:	f06f 0303 	mvn.w	r3, #3
 8004dde:	61fb      	str	r3, [r7, #28]
 8004de0:	e012      	b.n	8004e08 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004de2:	2300      	movs	r3, #0
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	68b9      	ldr	r1, [r7, #8]
 8004de8:	69b8      	ldr	r0, [r7, #24]
 8004dea:	f000 fb59 	bl	80054a0 <xQueueGenericSend>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d009      	beq.n	8004e08 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d003      	beq.n	8004e02 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004dfa:	f06f 0301 	mvn.w	r3, #1
 8004dfe:	61fb      	str	r3, [r7, #28]
 8004e00:	e002      	b.n	8004e08 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004e02:	f06f 0302 	mvn.w	r3, #2
 8004e06:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004e08:	69fb      	ldr	r3, [r7, #28]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3720      	adds	r7, #32
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	e000ed04 	.word	0xe000ed04

08004e18 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b088      	sub	sp, #32
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
 8004e24:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e2e:	f3ef 8305 	mrs	r3, IPSR
 8004e32:	617b      	str	r3, [r7, #20]
  return(result);
 8004e34:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d028      	beq.n	8004e8c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d005      	beq.n	8004e4c <osMessageQueueGet+0x34>
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <osMessageQueueGet+0x34>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004e4c:	f06f 0303 	mvn.w	r3, #3
 8004e50:	61fb      	str	r3, [r7, #28]
 8004e52:	e037      	b.n	8004ec4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004e54:	2300      	movs	r3, #0
 8004e56:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004e58:	f107 0310 	add.w	r3, r7, #16
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	68b9      	ldr	r1, [r7, #8]
 8004e60:	69b8      	ldr	r0, [r7, #24]
 8004e62:	f000 feaf 	bl	8005bc4 <xQueueReceiveFromISR>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d003      	beq.n	8004e74 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004e6c:	f06f 0302 	mvn.w	r3, #2
 8004e70:	61fb      	str	r3, [r7, #28]
 8004e72:	e027      	b.n	8004ec4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d024      	beq.n	8004ec4 <osMessageQueueGet+0xac>
 8004e7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ed0 <osMessageQueueGet+0xb8>)
 8004e7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e80:	601a      	str	r2, [r3, #0]
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	e01b      	b.n	8004ec4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <osMessageQueueGet+0x80>
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d103      	bne.n	8004ea0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004e98:	f06f 0303 	mvn.w	r3, #3
 8004e9c:	61fb      	str	r3, [r7, #28]
 8004e9e:	e011      	b.n	8004ec4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	69b8      	ldr	r0, [r7, #24]
 8004ea6:	f000 fc9b 	bl	80057e0 <xQueueReceive>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d009      	beq.n	8004ec4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004eb6:	f06f 0301 	mvn.w	r3, #1
 8004eba:	61fb      	str	r3, [r7, #28]
 8004ebc:	e002      	b.n	8004ec4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004ebe:	f06f 0302 	mvn.w	r3, #2
 8004ec2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004ec4:	69fb      	ldr	r3, [r7, #28]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3720      	adds	r7, #32
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	e000ed04 	.word	0xe000ed04

08004ed4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4a07      	ldr	r2, [pc, #28]	@ (8004f00 <vApplicationGetIdleTaskMemory+0x2c>)
 8004ee4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	4a06      	ldr	r2, [pc, #24]	@ (8004f04 <vApplicationGetIdleTaskMemory+0x30>)
 8004eea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2280      	movs	r2, #128	@ 0x80
 8004ef0:	601a      	str	r2, [r3, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	200004cc 	.word	0x200004cc
 8004f04:	20000528 	.word	0x20000528

08004f08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4a07      	ldr	r2, [pc, #28]	@ (8004f34 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	4a06      	ldr	r2, [pc, #24]	@ (8004f38 <vApplicationGetTimerTaskMemory+0x30>)
 8004f1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f26:	601a      	str	r2, [r3, #0]
}
 8004f28:	bf00      	nop
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	20000728 	.word	0x20000728
 8004f38:	20000784 	.word	0x20000784

08004f3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f103 0208 	add.w	r2, r3, #8
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f04f 32ff 	mov.w	r2, #4294967295
 8004f54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f103 0208 	add.w	r2, r3, #8
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f103 0208 	add.w	r2, r3, #8
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004f8a:	bf00      	nop
 8004f8c:	370c      	adds	r7, #12
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr

08004f96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f96:	b480      	push	{r7}
 8004f98:	b085      	sub	sp, #20
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
 8004f9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	689a      	ldr	r2, [r3, #8]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	601a      	str	r2, [r3, #0]
}
 8004fd2:	bf00      	nop
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr

08004fde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fde:	b480      	push	{r7}
 8004fe0:	b085      	sub	sp, #20
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
 8004fe6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff4:	d103      	bne.n	8004ffe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	e00c      	b.n	8005018 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	3308      	adds	r3, #8
 8005002:	60fb      	str	r3, [r7, #12]
 8005004:	e002      	b.n	800500c <vListInsert+0x2e>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	60fb      	str	r3, [r7, #12]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	429a      	cmp	r2, r3
 8005016:	d2f6      	bcs.n	8005006 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	601a      	str	r2, [r3, #0]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6892      	ldr	r2, [r2, #8]
 8005066:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6852      	ldr	r2, [r2, #4]
 8005070:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	429a      	cmp	r2, r3
 800507a:	d103      	bne.n	8005084 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	1e5a      	subs	r2, r3, #1
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10b      	bne.n	80050d0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050bc:	f383 8811 	msr	BASEPRI, r3
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80050ca:	bf00      	nop
 80050cc:	bf00      	nop
 80050ce:	e7fd      	b.n	80050cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80050d0:	f002 fbf2 	bl	80078b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050dc:	68f9      	ldr	r1, [r7, #12]
 80050de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050e0:	fb01 f303 	mul.w	r3, r1, r3
 80050e4:	441a      	add	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005100:	3b01      	subs	r3, #1
 8005102:	68f9      	ldr	r1, [r7, #12]
 8005104:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005106:	fb01 f303 	mul.w	r3, r1, r3
 800510a:	441a      	add	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	22ff      	movs	r2, #255	@ 0xff
 8005114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	22ff      	movs	r2, #255	@ 0xff
 800511c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d114      	bne.n	8005150 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d01a      	beq.n	8005164 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	3310      	adds	r3, #16
 8005132:	4618      	mov	r0, r3
 8005134:	f001 fb82 	bl	800683c <xTaskRemoveFromEventList>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d012      	beq.n	8005164 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800513e:	4b0d      	ldr	r3, [pc, #52]	@ (8005174 <xQueueGenericReset+0xd0>)
 8005140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	f3bf 8f4f 	dsb	sy
 800514a:	f3bf 8f6f 	isb	sy
 800514e:	e009      	b.n	8005164 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3310      	adds	r3, #16
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff fef1 	bl	8004f3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	3324      	adds	r3, #36	@ 0x24
 800515e:	4618      	mov	r0, r3
 8005160:	f7ff feec 	bl	8004f3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005164:	f002 fbda 	bl	800791c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005168:	2301      	movs	r3, #1
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	e000ed04 	.word	0xe000ed04

08005178 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005178:	b580      	push	{r7, lr}
 800517a:	b08e      	sub	sp, #56	@ 0x38
 800517c:	af02      	add	r7, sp, #8
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
 8005184:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10b      	bne.n	80051a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800518c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005190:	f383 8811 	msr	BASEPRI, r3
 8005194:	f3bf 8f6f 	isb	sy
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800519e:	bf00      	nop
 80051a0:	bf00      	nop
 80051a2:	e7fd      	b.n	80051a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d10b      	bne.n	80051c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80051aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ae:	f383 8811 	msr	BASEPRI, r3
 80051b2:	f3bf 8f6f 	isb	sy
 80051b6:	f3bf 8f4f 	dsb	sy
 80051ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051bc:	bf00      	nop
 80051be:	bf00      	nop
 80051c0:	e7fd      	b.n	80051be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <xQueueGenericCreateStatic+0x56>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <xQueueGenericCreateStatic+0x5a>
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <xQueueGenericCreateStatic+0x5c>
 80051d2:	2300      	movs	r3, #0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10b      	bne.n	80051f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80051d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051dc:	f383 8811 	msr	BASEPRI, r3
 80051e0:	f3bf 8f6f 	isb	sy
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	623b      	str	r3, [r7, #32]
}
 80051ea:	bf00      	nop
 80051ec:	bf00      	nop
 80051ee:	e7fd      	b.n	80051ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d102      	bne.n	80051fc <xQueueGenericCreateStatic+0x84>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <xQueueGenericCreateStatic+0x88>
 80051fc:	2301      	movs	r3, #1
 80051fe:	e000      	b.n	8005202 <xQueueGenericCreateStatic+0x8a>
 8005200:	2300      	movs	r3, #0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10b      	bne.n	800521e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	61fb      	str	r3, [r7, #28]
}
 8005218:	bf00      	nop
 800521a:	bf00      	nop
 800521c:	e7fd      	b.n	800521a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800521e:	2350      	movs	r3, #80	@ 0x50
 8005220:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	2b50      	cmp	r3, #80	@ 0x50
 8005226:	d00b      	beq.n	8005240 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	61bb      	str	r3, [r7, #24]
}
 800523a:	bf00      	nop
 800523c:	bf00      	nop
 800523e:	e7fd      	b.n	800523c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005240:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00d      	beq.n	8005268 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800524c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005254:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	4613      	mov	r3, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	68b9      	ldr	r1, [r7, #8]
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f840 	bl	80052e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800526a:	4618      	mov	r0, r3
 800526c:	3730      	adds	r7, #48	@ 0x30
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005272:	b580      	push	{r7, lr}
 8005274:	b08a      	sub	sp, #40	@ 0x28
 8005276:	af02      	add	r7, sp, #8
 8005278:	60f8      	str	r0, [r7, #12]
 800527a:	60b9      	str	r1, [r7, #8]
 800527c:	4613      	mov	r3, r2
 800527e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10b      	bne.n	800529e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528a:	f383 8811 	msr	BASEPRI, r3
 800528e:	f3bf 8f6f 	isb	sy
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	613b      	str	r3, [r7, #16]
}
 8005298:	bf00      	nop
 800529a:	bf00      	nop
 800529c:	e7fd      	b.n	800529a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	fb02 f303 	mul.w	r3, r2, r3
 80052a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	3350      	adds	r3, #80	@ 0x50
 80052ac:	4618      	mov	r0, r3
 80052ae:	f002 fc25 	bl	8007afc <pvPortMalloc>
 80052b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d011      	beq.n	80052de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	3350      	adds	r3, #80	@ 0x50
 80052c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052cc:	79fa      	ldrb	r2, [r7, #7]
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	4613      	mov	r3, r2
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 f805 	bl	80052e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052de:	69bb      	ldr	r3, [r7, #24]
	}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3720      	adds	r7, #32
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d103      	bne.n	8005304 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	69ba      	ldr	r2, [r7, #24]
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	e002      	b.n	800530a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005316:	2101      	movs	r1, #1
 8005318:	69b8      	ldr	r0, [r7, #24]
 800531a:	f7ff fec3 	bl	80050a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	78fa      	ldrb	r2, [r7, #3]
 8005322:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005326:	bf00      	nop
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800532e:	b580      	push	{r7, lr}
 8005330:	b082      	sub	sp, #8
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00e      	beq.n	800535a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800534e:	2300      	movs	r3, #0
 8005350:	2200      	movs	r2, #0
 8005352:	2100      	movs	r1, #0
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f8a3 	bl	80054a0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800535a:	bf00      	nop
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005362:	b580      	push	{r7, lr}
 8005364:	b086      	sub	sp, #24
 8005366:	af00      	add	r7, sp, #0
 8005368:	4603      	mov	r3, r0
 800536a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800536c:	2301      	movs	r3, #1
 800536e:	617b      	str	r3, [r7, #20]
 8005370:	2300      	movs	r3, #0
 8005372:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005374:	79fb      	ldrb	r3, [r7, #7]
 8005376:	461a      	mov	r2, r3
 8005378:	6939      	ldr	r1, [r7, #16]
 800537a:	6978      	ldr	r0, [r7, #20]
 800537c:	f7ff ff79 	bl	8005272 <xQueueGenericCreate>
 8005380:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f7ff ffd3 	bl	800532e <prvInitialiseMutex>

		return xNewQueue;
 8005388:	68fb      	ldr	r3, [r7, #12]
	}
 800538a:	4618      	mov	r0, r3
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005392:	b580      	push	{r7, lr}
 8005394:	b088      	sub	sp, #32
 8005396:	af02      	add	r7, sp, #8
 8005398:	4603      	mov	r3, r0
 800539a:	6039      	str	r1, [r7, #0]
 800539c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800539e:	2301      	movs	r3, #1
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	2300      	movs	r3, #0
 80053a4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2200      	movs	r2, #0
 80053ae:	6939      	ldr	r1, [r7, #16]
 80053b0:	6978      	ldr	r0, [r7, #20]
 80053b2:	f7ff fee1 	bl	8005178 <xQueueGenericCreateStatic>
 80053b6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f7ff ffb8 	bl	800532e <prvInitialiseMutex>

		return xNewQueue;
 80053be:	68fb      	ldr	r3, [r7, #12]
	}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80053c8:	b590      	push	{r4, r7, lr}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10b      	bne.n	80053f2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	60fb      	str	r3, [r7, #12]
}
 80053ec:	bf00      	nop
 80053ee:	bf00      	nop
 80053f0:	e7fd      	b.n	80053ee <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	689c      	ldr	r4, [r3, #8]
 80053f6:	f001 fbe1 	bl	8006bbc <xTaskGetCurrentTaskHandle>
 80053fa:	4603      	mov	r3, r0
 80053fc:	429c      	cmp	r4, r3
 80053fe:	d111      	bne.n	8005424 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	1e5a      	subs	r2, r3, #1
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d105      	bne.n	800541e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005412:	2300      	movs	r3, #0
 8005414:	2200      	movs	r2, #0
 8005416:	2100      	movs	r1, #0
 8005418:	6938      	ldr	r0, [r7, #16]
 800541a:	f000 f841 	bl	80054a0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800541e:	2301      	movs	r3, #1
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	e001      	b.n	8005428 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005428:	697b      	ldr	r3, [r7, #20]
	}
 800542a:	4618      	mov	r0, r3
 800542c:	371c      	adds	r7, #28
 800542e:	46bd      	mov	sp, r7
 8005430:	bd90      	pop	{r4, r7, pc}

08005432 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005432:	b590      	push	{r4, r7, lr}
 8005434:	b087      	sub	sp, #28
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	60fb      	str	r3, [r7, #12]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	689c      	ldr	r4, [r3, #8]
 8005462:	f001 fbab 	bl	8006bbc <xTaskGetCurrentTaskHandle>
 8005466:	4603      	mov	r3, r0
 8005468:	429c      	cmp	r4, r3
 800546a:	d107      	bne.n	800547c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005476:	2301      	movs	r3, #1
 8005478:	617b      	str	r3, [r7, #20]
 800547a:	e00c      	b.n	8005496 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800547c:	6839      	ldr	r1, [r7, #0]
 800547e:	6938      	ldr	r0, [r7, #16]
 8005480:	f000 fa90 	bl	80059a4 <xQueueSemaphoreTake>
 8005484:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d004      	beq.n	8005496 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	1c5a      	adds	r2, r3, #1
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005496:	697b      	ldr	r3, [r7, #20]
	}
 8005498:	4618      	mov	r0, r3
 800549a:	371c      	adds	r7, #28
 800549c:	46bd      	mov	sp, r7
 800549e:	bd90      	pop	{r4, r7, pc}

080054a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08e      	sub	sp, #56	@ 0x38
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80054ae:	2300      	movs	r3, #0
 80054b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10b      	bne.n	80054d4 <xQueueGenericSend+0x34>
	__asm volatile
 80054bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054ce:	bf00      	nop
 80054d0:	bf00      	nop
 80054d2:	e7fd      	b.n	80054d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d103      	bne.n	80054e2 <xQueueGenericSend+0x42>
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <xQueueGenericSend+0x46>
 80054e2:	2301      	movs	r3, #1
 80054e4:	e000      	b.n	80054e8 <xQueueGenericSend+0x48>
 80054e6:	2300      	movs	r3, #0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10b      	bne.n	8005504 <xQueueGenericSend+0x64>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b02      	cmp	r3, #2
 8005508:	d103      	bne.n	8005512 <xQueueGenericSend+0x72>
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550e:	2b01      	cmp	r3, #1
 8005510:	d101      	bne.n	8005516 <xQueueGenericSend+0x76>
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <xQueueGenericSend+0x78>
 8005516:	2300      	movs	r3, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10b      	bne.n	8005534 <xQueueGenericSend+0x94>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	623b      	str	r3, [r7, #32]
}
 800552e:	bf00      	nop
 8005530:	bf00      	nop
 8005532:	e7fd      	b.n	8005530 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005534:	f001 fb52 	bl	8006bdc <xTaskGetSchedulerState>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d102      	bne.n	8005544 <xQueueGenericSend+0xa4>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <xQueueGenericSend+0xa8>
 8005544:	2301      	movs	r3, #1
 8005546:	e000      	b.n	800554a <xQueueGenericSend+0xaa>
 8005548:	2300      	movs	r3, #0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10b      	bne.n	8005566 <xQueueGenericSend+0xc6>
	__asm volatile
 800554e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005552:	f383 8811 	msr	BASEPRI, r3
 8005556:	f3bf 8f6f 	isb	sy
 800555a:	f3bf 8f4f 	dsb	sy
 800555e:	61fb      	str	r3, [r7, #28]
}
 8005560:	bf00      	nop
 8005562:	bf00      	nop
 8005564:	e7fd      	b.n	8005562 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005566:	f002 f9a7 	bl	80078b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005572:	429a      	cmp	r2, r3
 8005574:	d302      	bcc.n	800557c <xQueueGenericSend+0xdc>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b02      	cmp	r3, #2
 800557a:	d129      	bne.n	80055d0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800557c:	683a      	ldr	r2, [r7, #0]
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005582:	f000 fbb9 	bl	8005cf8 <prvCopyDataToQueue>
 8005586:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558c:	2b00      	cmp	r3, #0
 800558e:	d010      	beq.n	80055b2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005592:	3324      	adds	r3, #36	@ 0x24
 8005594:	4618      	mov	r0, r3
 8005596:	f001 f951 	bl	800683c <xTaskRemoveFromEventList>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d013      	beq.n	80055c8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80055a0:	4b3f      	ldr	r3, [pc, #252]	@ (80056a0 <xQueueGenericSend+0x200>)
 80055a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055a6:	601a      	str	r2, [r3, #0]
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	e00a      	b.n	80055c8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80055b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80055b8:	4b39      	ldr	r3, [pc, #228]	@ (80056a0 <xQueueGenericSend+0x200>)
 80055ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055be:	601a      	str	r2, [r3, #0]
 80055c0:	f3bf 8f4f 	dsb	sy
 80055c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80055c8:	f002 f9a8 	bl	800791c <vPortExitCritical>
				return pdPASS;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e063      	b.n	8005698 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d103      	bne.n	80055de <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055d6:	f002 f9a1 	bl	800791c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80055da:	2300      	movs	r3, #0
 80055dc:	e05c      	b.n	8005698 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d106      	bne.n	80055f2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055e4:	f107 0314 	add.w	r3, r7, #20
 80055e8:	4618      	mov	r0, r3
 80055ea:	f001 f98b 	bl	8006904 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055ee:	2301      	movs	r3, #1
 80055f0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055f2:	f002 f993 	bl	800791c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055f6:	f000 fefb 	bl	80063f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055fa:	f002 f95d 	bl	80078b8 <vPortEnterCritical>
 80055fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005600:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005604:	b25b      	sxtb	r3, r3
 8005606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560a:	d103      	bne.n	8005614 <xQueueGenericSend+0x174>
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005616:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800561a:	b25b      	sxtb	r3, r3
 800561c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005620:	d103      	bne.n	800562a <xQueueGenericSend+0x18a>
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	2200      	movs	r2, #0
 8005626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800562a:	f002 f977 	bl	800791c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800562e:	1d3a      	adds	r2, r7, #4
 8005630:	f107 0314 	add.w	r3, r7, #20
 8005634:	4611      	mov	r1, r2
 8005636:	4618      	mov	r0, r3
 8005638:	f001 f97a 	bl	8006930 <xTaskCheckForTimeOut>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d124      	bne.n	800568c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005642:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005644:	f000 fc50 	bl	8005ee8 <prvIsQueueFull>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d018      	beq.n	8005680 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800564e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005650:	3310      	adds	r3, #16
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	4611      	mov	r1, r2
 8005656:	4618      	mov	r0, r3
 8005658:	f001 f89e 	bl	8006798 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800565c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800565e:	f000 fbdb 	bl	8005e18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005662:	f000 fed3 	bl	800640c <xTaskResumeAll>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	f47f af7c 	bne.w	8005566 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800566e:	4b0c      	ldr	r3, [pc, #48]	@ (80056a0 <xQueueGenericSend+0x200>)
 8005670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	f3bf 8f6f 	isb	sy
 800567e:	e772      	b.n	8005566 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005680:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005682:	f000 fbc9 	bl	8005e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005686:	f000 fec1 	bl	800640c <xTaskResumeAll>
 800568a:	e76c      	b.n	8005566 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800568c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800568e:	f000 fbc3 	bl	8005e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005692:	f000 febb 	bl	800640c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005696:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005698:	4618      	mov	r0, r3
 800569a:	3738      	adds	r7, #56	@ 0x38
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	e000ed04 	.word	0xe000ed04

080056a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b090      	sub	sp, #64	@ 0x40
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
 80056b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10b      	bne.n	80056d4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80056bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c0:	f383 8811 	msr	BASEPRI, r3
 80056c4:	f3bf 8f6f 	isb	sy
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80056ce:	bf00      	nop
 80056d0:	bf00      	nop
 80056d2:	e7fd      	b.n	80056d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d103      	bne.n	80056e2 <xQueueGenericSendFromISR+0x3e>
 80056da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d101      	bne.n	80056e6 <xQueueGenericSendFromISR+0x42>
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <xQueueGenericSendFromISR+0x44>
 80056e6:	2300      	movs	r3, #0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d10b      	bne.n	8005704 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80056ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f0:	f383 8811 	msr	BASEPRI, r3
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80056fe:	bf00      	nop
 8005700:	bf00      	nop
 8005702:	e7fd      	b.n	8005700 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b02      	cmp	r3, #2
 8005708:	d103      	bne.n	8005712 <xQueueGenericSendFromISR+0x6e>
 800570a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800570c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800570e:	2b01      	cmp	r3, #1
 8005710:	d101      	bne.n	8005716 <xQueueGenericSendFromISR+0x72>
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <xQueueGenericSendFromISR+0x74>
 8005716:	2300      	movs	r3, #0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10b      	bne.n	8005734 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800571c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005720:	f383 8811 	msr	BASEPRI, r3
 8005724:	f3bf 8f6f 	isb	sy
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	623b      	str	r3, [r7, #32]
}
 800572e:	bf00      	nop
 8005730:	bf00      	nop
 8005732:	e7fd      	b.n	8005730 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005734:	f002 f9a0 	bl	8007a78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005738:	f3ef 8211 	mrs	r2, BASEPRI
 800573c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	61fa      	str	r2, [r7, #28]
 800574e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005750:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005752:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005756:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800575c:	429a      	cmp	r2, r3
 800575e:	d302      	bcc.n	8005766 <xQueueGenericSendFromISR+0xc2>
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b02      	cmp	r3, #2
 8005764:	d12f      	bne.n	80057c6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005768:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800576c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005774:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800577c:	f000 fabc 	bl	8005cf8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005780:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005788:	d112      	bne.n	80057b0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800578a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800578c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578e:	2b00      	cmp	r3, #0
 8005790:	d016      	beq.n	80057c0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005794:	3324      	adds	r3, #36	@ 0x24
 8005796:	4618      	mov	r0, r3
 8005798:	f001 f850 	bl	800683c <xTaskRemoveFromEventList>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00e      	beq.n	80057c0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00b      	beq.n	80057c0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	e007      	b.n	80057c0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80057b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80057b4:	3301      	adds	r3, #1
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	b25a      	sxtb	r2, r3
 80057ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80057c0:	2301      	movs	r3, #1
 80057c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80057c4:	e001      	b.n	80057ca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057cc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80057d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80057d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3740      	adds	r7, #64	@ 0x40
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b08c      	sub	sp, #48	@ 0x30
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80057ec:	2300      	movs	r3, #0
 80057ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80057f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10b      	bne.n	8005812 <xQueueReceive+0x32>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	623b      	str	r3, [r7, #32]
}
 800580c:	bf00      	nop
 800580e:	bf00      	nop
 8005810:	e7fd      	b.n	800580e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d103      	bne.n	8005820 <xQueueReceive+0x40>
 8005818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800581a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <xQueueReceive+0x44>
 8005820:	2301      	movs	r3, #1
 8005822:	e000      	b.n	8005826 <xQueueReceive+0x46>
 8005824:	2300      	movs	r3, #0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10b      	bne.n	8005842 <xQueueReceive+0x62>
	__asm volatile
 800582a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	f3bf 8f4f 	dsb	sy
 800583a:	61fb      	str	r3, [r7, #28]
}
 800583c:	bf00      	nop
 800583e:	bf00      	nop
 8005840:	e7fd      	b.n	800583e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005842:	f001 f9cb 	bl	8006bdc <xTaskGetSchedulerState>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d102      	bne.n	8005852 <xQueueReceive+0x72>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <xQueueReceive+0x76>
 8005852:	2301      	movs	r3, #1
 8005854:	e000      	b.n	8005858 <xQueueReceive+0x78>
 8005856:	2300      	movs	r3, #0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10b      	bne.n	8005874 <xQueueReceive+0x94>
	__asm volatile
 800585c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005860:	f383 8811 	msr	BASEPRI, r3
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	61bb      	str	r3, [r7, #24]
}
 800586e:	bf00      	nop
 8005870:	bf00      	nop
 8005872:	e7fd      	b.n	8005870 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005874:	f002 f820 	bl	80078b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800587e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005880:	2b00      	cmp	r3, #0
 8005882:	d01f      	beq.n	80058c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005884:	68b9      	ldr	r1, [r7, #8]
 8005886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005888:	f000 faa0 	bl	8005dcc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800588c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588e:	1e5a      	subs	r2, r3, #1
 8005890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005892:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00f      	beq.n	80058bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800589c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589e:	3310      	adds	r3, #16
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 ffcb 	bl	800683c <xTaskRemoveFromEventList>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d007      	beq.n	80058bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80058ac:	4b3c      	ldr	r3, [pc, #240]	@ (80059a0 <xQueueReceive+0x1c0>)
 80058ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058b2:	601a      	str	r2, [r3, #0]
 80058b4:	f3bf 8f4f 	dsb	sy
 80058b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80058bc:	f002 f82e 	bl	800791c <vPortExitCritical>
				return pdPASS;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e069      	b.n	8005998 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d103      	bne.n	80058d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80058ca:	f002 f827 	bl	800791c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80058ce:	2300      	movs	r3, #0
 80058d0:	e062      	b.n	8005998 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80058d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d106      	bne.n	80058e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80058d8:	f107 0310 	add.w	r3, r7, #16
 80058dc:	4618      	mov	r0, r3
 80058de:	f001 f811 	bl	8006904 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80058e2:	2301      	movs	r3, #1
 80058e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80058e6:	f002 f819 	bl	800791c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80058ea:	f000 fd81 	bl	80063f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80058ee:	f001 ffe3 	bl	80078b8 <vPortEnterCritical>
 80058f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058f8:	b25b      	sxtb	r3, r3
 80058fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058fe:	d103      	bne.n	8005908 <xQueueReceive+0x128>
 8005900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005902:	2200      	movs	r2, #0
 8005904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800590e:	b25b      	sxtb	r3, r3
 8005910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005914:	d103      	bne.n	800591e <xQueueReceive+0x13e>
 8005916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800591e:	f001 fffd 	bl	800791c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005922:	1d3a      	adds	r2, r7, #4
 8005924:	f107 0310 	add.w	r3, r7, #16
 8005928:	4611      	mov	r1, r2
 800592a:	4618      	mov	r0, r3
 800592c:	f001 f800 	bl	8006930 <xTaskCheckForTimeOut>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d123      	bne.n	800597e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005936:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005938:	f000 fac0 	bl	8005ebc <prvIsQueueEmpty>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d017      	beq.n	8005972 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005944:	3324      	adds	r3, #36	@ 0x24
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	4611      	mov	r1, r2
 800594a:	4618      	mov	r0, r3
 800594c:	f000 ff24 	bl	8006798 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005950:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005952:	f000 fa61 	bl	8005e18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005956:	f000 fd59 	bl	800640c <xTaskResumeAll>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d189      	bne.n	8005874 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005960:	4b0f      	ldr	r3, [pc, #60]	@ (80059a0 <xQueueReceive+0x1c0>)
 8005962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	f3bf 8f6f 	isb	sy
 8005970:	e780      	b.n	8005874 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005974:	f000 fa50 	bl	8005e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005978:	f000 fd48 	bl	800640c <xTaskResumeAll>
 800597c:	e77a      	b.n	8005874 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800597e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005980:	f000 fa4a 	bl	8005e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005984:	f000 fd42 	bl	800640c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005988:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800598a:	f000 fa97 	bl	8005ebc <prvIsQueueEmpty>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	f43f af6f 	beq.w	8005874 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005996:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005998:	4618      	mov	r0, r3
 800599a:	3730      	adds	r7, #48	@ 0x30
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	e000ed04 	.word	0xe000ed04

080059a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b08e      	sub	sp, #56	@ 0x38
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80059ae:	2300      	movs	r3, #0
 80059b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80059b6:	2300      	movs	r3, #0
 80059b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80059ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10b      	bne.n	80059d8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80059c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c4:	f383 8811 	msr	BASEPRI, r3
 80059c8:	f3bf 8f6f 	isb	sy
 80059cc:	f3bf 8f4f 	dsb	sy
 80059d0:	623b      	str	r3, [r7, #32]
}
 80059d2:	bf00      	nop
 80059d4:	bf00      	nop
 80059d6:	e7fd      	b.n	80059d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80059d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00b      	beq.n	80059f8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80059e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e4:	f383 8811 	msr	BASEPRI, r3
 80059e8:	f3bf 8f6f 	isb	sy
 80059ec:	f3bf 8f4f 	dsb	sy
 80059f0:	61fb      	str	r3, [r7, #28]
}
 80059f2:	bf00      	nop
 80059f4:	bf00      	nop
 80059f6:	e7fd      	b.n	80059f4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059f8:	f001 f8f0 	bl	8006bdc <xTaskGetSchedulerState>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d102      	bne.n	8005a08 <xQueueSemaphoreTake+0x64>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <xQueueSemaphoreTake+0x68>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e000      	b.n	8005a0e <xQueueSemaphoreTake+0x6a>
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10b      	bne.n	8005a2a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a16:	f383 8811 	msr	BASEPRI, r3
 8005a1a:	f3bf 8f6f 	isb	sy
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	61bb      	str	r3, [r7, #24]
}
 8005a24:	bf00      	nop
 8005a26:	bf00      	nop
 8005a28:	e7fd      	b.n	8005a26 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a2a:	f001 ff45 	bl	80078b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a32:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d024      	beq.n	8005a84 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3c:	1e5a      	subs	r2, r3, #1
 8005a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a40:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d104      	bne.n	8005a54 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005a4a:	f001 fa41 	bl	8006ed0 <pvTaskIncrementMutexHeldCount>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a52:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00f      	beq.n	8005a7c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5e:	3310      	adds	r3, #16
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 feeb 	bl	800683c <xTaskRemoveFromEventList>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d007      	beq.n	8005a7c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005a6c:	4b54      	ldr	r3, [pc, #336]	@ (8005bc0 <xQueueSemaphoreTake+0x21c>)
 8005a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	f3bf 8f4f 	dsb	sy
 8005a78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a7c:	f001 ff4e 	bl	800791c <vPortExitCritical>
				return pdPASS;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e098      	b.n	8005bb6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d112      	bne.n	8005ab0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00b      	beq.n	8005aa8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	617b      	str	r3, [r7, #20]
}
 8005aa2:	bf00      	nop
 8005aa4:	bf00      	nop
 8005aa6:	e7fd      	b.n	8005aa4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005aa8:	f001 ff38 	bl	800791c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005aac:	2300      	movs	r3, #0
 8005aae:	e082      	b.n	8005bb6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d106      	bne.n	8005ac4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ab6:	f107 030c 	add.w	r3, r7, #12
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 ff22 	bl	8006904 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005ac4:	f001 ff2a 	bl	800791c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ac8:	f000 fc92 	bl	80063f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005acc:	f001 fef4 	bl	80078b8 <vPortEnterCritical>
 8005ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ad2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ad6:	b25b      	sxtb	r3, r3
 8005ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005adc:	d103      	bne.n	8005ae6 <xQueueSemaphoreTake+0x142>
 8005ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005aec:	b25b      	sxtb	r3, r3
 8005aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af2:	d103      	bne.n	8005afc <xQueueSemaphoreTake+0x158>
 8005af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005afc:	f001 ff0e 	bl	800791c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b00:	463a      	mov	r2, r7
 8005b02:	f107 030c 	add.w	r3, r7, #12
 8005b06:	4611      	mov	r1, r2
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f000 ff11 	bl	8006930 <xTaskCheckForTimeOut>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d132      	bne.n	8005b7a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b16:	f000 f9d1 	bl	8005ebc <prvIsQueueEmpty>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d026      	beq.n	8005b6e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d109      	bne.n	8005b3c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005b28:	f001 fec6 	bl	80078b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	4618      	mov	r0, r3
 8005b32:	f001 f871 	bl	8006c18 <xTaskPriorityInherit>
 8005b36:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005b38:	f001 fef0 	bl	800791c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3e:	3324      	adds	r3, #36	@ 0x24
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	4611      	mov	r1, r2
 8005b44:	4618      	mov	r0, r3
 8005b46:	f000 fe27 	bl	8006798 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005b4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b4c:	f000 f964 	bl	8005e18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005b50:	f000 fc5c 	bl	800640c <xTaskResumeAll>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f47f af67 	bne.w	8005a2a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005b5c:	4b18      	ldr	r3, [pc, #96]	@ (8005bc0 <xQueueSemaphoreTake+0x21c>)
 8005b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	e75d      	b.n	8005a2a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005b6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b70:	f000 f952 	bl	8005e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b74:	f000 fc4a 	bl	800640c <xTaskResumeAll>
 8005b78:	e757      	b.n	8005a2a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005b7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b7c:	f000 f94c 	bl	8005e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b80:	f000 fc44 	bl	800640c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b86:	f000 f999 	bl	8005ebc <prvIsQueueEmpty>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f43f af4c 	beq.w	8005a2a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00d      	beq.n	8005bb4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005b98:	f001 fe8e 	bl	80078b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005b9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b9e:	f000 f893 	bl	8005cc8 <prvGetDisinheritPriorityAfterTimeout>
 8005ba2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005baa:	4618      	mov	r0, r3
 8005bac:	f001 f90c 	bl	8006dc8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005bb0:	f001 feb4 	bl	800791c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005bb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3738      	adds	r7, #56	@ 0x38
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	e000ed04 	.word	0xe000ed04

08005bc4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b08e      	sub	sp, #56	@ 0x38
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10b      	bne.n	8005bf2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bde:	f383 8811 	msr	BASEPRI, r3
 8005be2:	f3bf 8f6f 	isb	sy
 8005be6:	f3bf 8f4f 	dsb	sy
 8005bea:	623b      	str	r3, [r7, #32]
}
 8005bec:	bf00      	nop
 8005bee:	bf00      	nop
 8005bf0:	e7fd      	b.n	8005bee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d103      	bne.n	8005c00 <xQueueReceiveFromISR+0x3c>
 8005bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <xQueueReceiveFromISR+0x40>
 8005c00:	2301      	movs	r3, #1
 8005c02:	e000      	b.n	8005c06 <xQueueReceiveFromISR+0x42>
 8005c04:	2300      	movs	r3, #0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10b      	bne.n	8005c22 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	61fb      	str	r3, [r7, #28]
}
 8005c1c:	bf00      	nop
 8005c1e:	bf00      	nop
 8005c20:	e7fd      	b.n	8005c1e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c22:	f001 ff29 	bl	8007a78 <vPortValidateInterruptPriority>
	__asm volatile
 8005c26:	f3ef 8211 	mrs	r2, BASEPRI
 8005c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2e:	f383 8811 	msr	BASEPRI, r3
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	f3bf 8f4f 	dsb	sy
 8005c3a:	61ba      	str	r2, [r7, #24]
 8005c3c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005c3e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c46:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d02f      	beq.n	8005cae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c58:	68b9      	ldr	r1, [r7, #8]
 8005c5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c5c:	f000 f8b6 	bl	8005dcc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c62:	1e5a      	subs	r2, r3, #1
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005c68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c70:	d112      	bne.n	8005c98 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d016      	beq.n	8005ca8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7c:	3310      	adds	r3, #16
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fddc 	bl	800683c <xTaskRemoveFromEventList>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00e      	beq.n	8005ca8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00b      	beq.n	8005ca8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	e007      	b.n	8005ca8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005c98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	b25a      	sxtb	r2, r3
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cac:	e001      	b.n	8005cb2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f383 8811 	msr	BASEPRI, r3
}
 8005cbc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3738      	adds	r7, #56	@ 0x38
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d006      	beq.n	8005ce6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005ce2:	60fb      	str	r3, [r7, #12]
 8005ce4:	e001      	b.n	8005cea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005cea:	68fb      	ldr	r3, [r7, #12]
	}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3714      	adds	r7, #20
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005d04:	2300      	movs	r3, #0
 8005d06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10d      	bne.n	8005d32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d14d      	bne.n	8005dba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 ffe0 	bl	8006ce8 <xTaskPriorityDisinherit>
 8005d28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	609a      	str	r2, [r3, #8]
 8005d30:	e043      	b.n	8005dba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d119      	bne.n	8005d6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6858      	ldr	r0, [r3, #4]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d40:	461a      	mov	r2, r3
 8005d42:	68b9      	ldr	r1, [r7, #8]
 8005d44:	f003 fa89 	bl	800925a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d50:	441a      	add	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d32b      	bcc.n	8005dba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	605a      	str	r2, [r3, #4]
 8005d6a:	e026      	b.n	8005dba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	68d8      	ldr	r0, [r3, #12]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d74:	461a      	mov	r2, r3
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	f003 fa6f 	bl	800925a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	68da      	ldr	r2, [r3, #12]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d84:	425b      	negs	r3, r3
 8005d86:	441a      	add	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d207      	bcs.n	8005da8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689a      	ldr	r2, [r3, #8]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da0:	425b      	negs	r3, r3
 8005da2:	441a      	add	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d105      	bne.n	8005dba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d002      	beq.n	8005dba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	3b01      	subs	r3, #1
 8005db8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	1c5a      	adds	r2, r3, #1
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005dc2:	697b      	ldr	r3, [r7, #20]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d018      	beq.n	8005e10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	68da      	ldr	r2, [r3, #12]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de6:	441a      	add	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d303      	bcc.n	8005e00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	68d9      	ldr	r1, [r3, #12]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e08:	461a      	mov	r2, r3
 8005e0a:	6838      	ldr	r0, [r7, #0]
 8005e0c:	f003 fa25 	bl	800925a <memcpy>
	}
}
 8005e10:	bf00      	nop
 8005e12:	3708      	adds	r7, #8
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005e20:	f001 fd4a 	bl	80078b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005e2c:	e011      	b.n	8005e52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d012      	beq.n	8005e5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	3324      	adds	r3, #36	@ 0x24
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 fcfe 	bl	800683c <xTaskRemoveFromEventList>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005e46:	f000 fdd7 	bl	80069f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005e4a:	7bfb      	ldrb	r3, [r7, #15]
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	dce9      	bgt.n	8005e2e <prvUnlockQueue+0x16>
 8005e5a:	e000      	b.n	8005e5e <prvUnlockQueue+0x46>
					break;
 8005e5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	22ff      	movs	r2, #255	@ 0xff
 8005e62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005e66:	f001 fd59 	bl	800791c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005e6a:	f001 fd25 	bl	80078b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e76:	e011      	b.n	8005e9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d012      	beq.n	8005ea6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	3310      	adds	r3, #16
 8005e84:	4618      	mov	r0, r3
 8005e86:	f000 fcd9 	bl	800683c <xTaskRemoveFromEventList>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d001      	beq.n	8005e94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005e90:	f000 fdb2 	bl	80069f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005e94:	7bbb      	ldrb	r3, [r7, #14]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	dce9      	bgt.n	8005e78 <prvUnlockQueue+0x60>
 8005ea4:	e000      	b.n	8005ea8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ea6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	22ff      	movs	r2, #255	@ 0xff
 8005eac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005eb0:	f001 fd34 	bl	800791c <vPortExitCritical>
}
 8005eb4:	bf00      	nop
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ec4:	f001 fcf8 	bl	80078b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d102      	bne.n	8005ed6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	60fb      	str	r3, [r7, #12]
 8005ed4:	e001      	b.n	8005eda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005eda:	f001 fd1f 	bl	800791c <vPortExitCritical>

	return xReturn;
 8005ede:	68fb      	ldr	r3, [r7, #12]
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3710      	adds	r7, #16
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ef0:	f001 fce2 	bl	80078b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d102      	bne.n	8005f06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005f00:	2301      	movs	r3, #1
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	e001      	b.n	8005f0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005f06:	2300      	movs	r3, #0
 8005f08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005f0a:	f001 fd07 	bl	800791c <vPortExitCritical>

	return xReturn;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3710      	adds	r7, #16
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f22:	2300      	movs	r3, #0
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	e014      	b.n	8005f52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005f28:	4a0f      	ldr	r2, [pc, #60]	@ (8005f68 <vQueueAddToRegistry+0x50>)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10b      	bne.n	8005f4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005f34:	490c      	ldr	r1, [pc, #48]	@ (8005f68 <vQueueAddToRegistry+0x50>)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	683a      	ldr	r2, [r7, #0]
 8005f3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005f68 <vQueueAddToRegistry+0x50>)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	4413      	add	r3, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005f4a:	e006      	b.n	8005f5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	60fb      	str	r3, [r7, #12]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b07      	cmp	r3, #7
 8005f56:	d9e7      	bls.n	8005f28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005f58:	bf00      	nop
 8005f5a:	bf00      	nop
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	20000b84 	.word	0x20000b84

08005f6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b086      	sub	sp, #24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005f7c:	f001 fc9c 	bl	80078b8 <vPortEnterCritical>
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f86:	b25b      	sxtb	r3, r3
 8005f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f8c:	d103      	bne.n	8005f96 <vQueueWaitForMessageRestricted+0x2a>
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f9c:	b25b      	sxtb	r3, r3
 8005f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa2:	d103      	bne.n	8005fac <vQueueWaitForMessageRestricted+0x40>
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fac:	f001 fcb6 	bl	800791c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	3324      	adds	r3, #36	@ 0x24
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	68b9      	ldr	r1, [r7, #8]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 fc0f 	bl	80067e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005fc6:	6978      	ldr	r0, [r7, #20]
 8005fc8:	f7ff ff26 	bl	8005e18 <prvUnlockQueue>
	}
 8005fcc:	bf00      	nop
 8005fce:	3718      	adds	r7, #24
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b08e      	sub	sp, #56	@ 0x38
 8005fd8:	af04      	add	r7, sp, #16
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
 8005fe0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10b      	bne.n	8006000 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	623b      	str	r3, [r7, #32]
}
 8005ffa:	bf00      	nop
 8005ffc:	bf00      	nop
 8005ffe:	e7fd      	b.n	8005ffc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10b      	bne.n	800601e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600a:	f383 8811 	msr	BASEPRI, r3
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	61fb      	str	r3, [r7, #28]
}
 8006018:	bf00      	nop
 800601a:	bf00      	nop
 800601c:	e7fd      	b.n	800601a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800601e:	235c      	movs	r3, #92	@ 0x5c
 8006020:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	2b5c      	cmp	r3, #92	@ 0x5c
 8006026:	d00b      	beq.n	8006040 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602c:	f383 8811 	msr	BASEPRI, r3
 8006030:	f3bf 8f6f 	isb	sy
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	61bb      	str	r3, [r7, #24]
}
 800603a:	bf00      	nop
 800603c:	bf00      	nop
 800603e:	e7fd      	b.n	800603c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006040:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006044:	2b00      	cmp	r3, #0
 8006046:	d01e      	beq.n	8006086 <xTaskCreateStatic+0xb2>
 8006048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800604a:	2b00      	cmp	r3, #0
 800604c:	d01b      	beq.n	8006086 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800604e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006050:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006056:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605a:	2202      	movs	r2, #2
 800605c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006060:	2300      	movs	r3, #0
 8006062:	9303      	str	r3, [sp, #12]
 8006064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006066:	9302      	str	r3, [sp, #8]
 8006068:	f107 0314 	add.w	r3, r7, #20
 800606c:	9301      	str	r3, [sp, #4]
 800606e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006070:	9300      	str	r3, [sp, #0]
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	68b9      	ldr	r1, [r7, #8]
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f000 f850 	bl	800611e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800607e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006080:	f000 f8de 	bl	8006240 <prvAddNewTaskToReadyList>
 8006084:	e001      	b.n	800608a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800608a:	697b      	ldr	r3, [r7, #20]
	}
 800608c:	4618      	mov	r0, r3
 800608e:	3728      	adds	r7, #40	@ 0x28
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08c      	sub	sp, #48	@ 0x30
 8006098:	af04      	add	r7, sp, #16
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	603b      	str	r3, [r7, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80060a4:	88fb      	ldrh	r3, [r7, #6]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	4618      	mov	r0, r3
 80060aa:	f001 fd27 	bl	8007afc <pvPortMalloc>
 80060ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00e      	beq.n	80060d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80060b6:	205c      	movs	r0, #92	@ 0x5c
 80060b8:	f001 fd20 	bl	8007afc <pvPortMalloc>
 80060bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d003      	beq.n	80060cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80060ca:	e005      	b.n	80060d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80060cc:	6978      	ldr	r0, [r7, #20]
 80060ce:	f001 fde3 	bl	8007c98 <vPortFree>
 80060d2:	e001      	b.n	80060d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80060d4:	2300      	movs	r3, #0
 80060d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d017      	beq.n	800610e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80060e6:	88fa      	ldrh	r2, [r7, #6]
 80060e8:	2300      	movs	r3, #0
 80060ea:	9303      	str	r3, [sp, #12]
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	9302      	str	r3, [sp, #8]
 80060f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f2:	9301      	str	r3, [sp, #4]
 80060f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68b9      	ldr	r1, [r7, #8]
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f000 f80e 	bl	800611e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006102:	69f8      	ldr	r0, [r7, #28]
 8006104:	f000 f89c 	bl	8006240 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006108:	2301      	movs	r3, #1
 800610a:	61bb      	str	r3, [r7, #24]
 800610c:	e002      	b.n	8006114 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800610e:	f04f 33ff 	mov.w	r3, #4294967295
 8006112:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006114:	69bb      	ldr	r3, [r7, #24]
	}
 8006116:	4618      	mov	r0, r3
 8006118:	3720      	adds	r7, #32
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b088      	sub	sp, #32
 8006122:	af00      	add	r7, sp, #0
 8006124:	60f8      	str	r0, [r7, #12]
 8006126:	60b9      	str	r1, [r7, #8]
 8006128:	607a      	str	r2, [r7, #4]
 800612a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800612c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	461a      	mov	r2, r3
 8006136:	21a5      	movs	r1, #165	@ 0xa5
 8006138:	f002 ff7d 	bl	8009036 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006146:	3b01      	subs	r3, #1
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	4413      	add	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	f023 0307 	bic.w	r3, r3, #7
 8006154:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	f003 0307 	and.w	r3, r3, #7
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00b      	beq.n	8006178 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006164:	f383 8811 	msr	BASEPRI, r3
 8006168:	f3bf 8f6f 	isb	sy
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	617b      	str	r3, [r7, #20]
}
 8006172:	bf00      	nop
 8006174:	bf00      	nop
 8006176:	e7fd      	b.n	8006174 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d01f      	beq.n	80061be <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800617e:	2300      	movs	r3, #0
 8006180:	61fb      	str	r3, [r7, #28]
 8006182:	e012      	b.n	80061aa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	4413      	add	r3, r2
 800618a:	7819      	ldrb	r1, [r3, #0]
 800618c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	4413      	add	r3, r2
 8006192:	3334      	adds	r3, #52	@ 0x34
 8006194:	460a      	mov	r2, r1
 8006196:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	4413      	add	r3, r2
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d006      	beq.n	80061b2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	3301      	adds	r3, #1
 80061a8:	61fb      	str	r3, [r7, #28]
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	2b0f      	cmp	r3, #15
 80061ae:	d9e9      	bls.n	8006184 <prvInitialiseNewTask+0x66>
 80061b0:	e000      	b.n	80061b4 <prvInitialiseNewTask+0x96>
			{
				break;
 80061b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80061b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061bc:	e003      	b.n	80061c6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80061be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80061c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c8:	2b37      	cmp	r3, #55	@ 0x37
 80061ca:	d901      	bls.n	80061d0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80061cc:	2337      	movs	r3, #55	@ 0x37
 80061ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80061d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061da:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	2200      	movs	r2, #0
 80061e0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e4:	3304      	adds	r3, #4
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7fe fec8 	bl	8004f7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80061ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ee:	3318      	adds	r3, #24
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7fe fec3 	bl	8004f7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80061f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006204:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006208:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800620a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800620c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620e:	2200      	movs	r2, #0
 8006210:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	68f9      	ldr	r1, [r7, #12]
 800621e:	69b8      	ldr	r0, [r7, #24]
 8006220:	f001 fa18 	bl	8007654 <pxPortInitialiseStack>
 8006224:	4602      	mov	r2, r0
 8006226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006228:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800622a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622c:	2b00      	cmp	r3, #0
 800622e:	d002      	beq.n	8006236 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006234:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006236:	bf00      	nop
 8006238:	3720      	adds	r7, #32
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
	...

08006240 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006248:	f001 fb36 	bl	80078b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800624c:	4b2d      	ldr	r3, [pc, #180]	@ (8006304 <prvAddNewTaskToReadyList+0xc4>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3301      	adds	r3, #1
 8006252:	4a2c      	ldr	r2, [pc, #176]	@ (8006304 <prvAddNewTaskToReadyList+0xc4>)
 8006254:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006256:	4b2c      	ldr	r3, [pc, #176]	@ (8006308 <prvAddNewTaskToReadyList+0xc8>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d109      	bne.n	8006272 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800625e:	4a2a      	ldr	r2, [pc, #168]	@ (8006308 <prvAddNewTaskToReadyList+0xc8>)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006264:	4b27      	ldr	r3, [pc, #156]	@ (8006304 <prvAddNewTaskToReadyList+0xc4>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d110      	bne.n	800628e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800626c:	f000 fbe8 	bl	8006a40 <prvInitialiseTaskLists>
 8006270:	e00d      	b.n	800628e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006272:	4b26      	ldr	r3, [pc, #152]	@ (800630c <prvAddNewTaskToReadyList+0xcc>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d109      	bne.n	800628e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800627a:	4b23      	ldr	r3, [pc, #140]	@ (8006308 <prvAddNewTaskToReadyList+0xc8>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006284:	429a      	cmp	r2, r3
 8006286:	d802      	bhi.n	800628e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006288:	4a1f      	ldr	r2, [pc, #124]	@ (8006308 <prvAddNewTaskToReadyList+0xc8>)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800628e:	4b20      	ldr	r3, [pc, #128]	@ (8006310 <prvAddNewTaskToReadyList+0xd0>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	3301      	adds	r3, #1
 8006294:	4a1e      	ldr	r2, [pc, #120]	@ (8006310 <prvAddNewTaskToReadyList+0xd0>)
 8006296:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006298:	4b1d      	ldr	r3, [pc, #116]	@ (8006310 <prvAddNewTaskToReadyList+0xd0>)
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062a4:	4b1b      	ldr	r3, [pc, #108]	@ (8006314 <prvAddNewTaskToReadyList+0xd4>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d903      	bls.n	80062b4 <prvAddNewTaskToReadyList+0x74>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b0:	4a18      	ldr	r2, [pc, #96]	@ (8006314 <prvAddNewTaskToReadyList+0xd4>)
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b8:	4613      	mov	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	4a15      	ldr	r2, [pc, #84]	@ (8006318 <prvAddNewTaskToReadyList+0xd8>)
 80062c2:	441a      	add	r2, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	3304      	adds	r3, #4
 80062c8:	4619      	mov	r1, r3
 80062ca:	4610      	mov	r0, r2
 80062cc:	f7fe fe63 	bl	8004f96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80062d0:	f001 fb24 	bl	800791c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80062d4:	4b0d      	ldr	r3, [pc, #52]	@ (800630c <prvAddNewTaskToReadyList+0xcc>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00e      	beq.n	80062fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80062dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006308 <prvAddNewTaskToReadyList+0xc8>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d207      	bcs.n	80062fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80062ea:	4b0c      	ldr	r3, [pc, #48]	@ (800631c <prvAddNewTaskToReadyList+0xdc>)
 80062ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062f0:	601a      	str	r2, [r3, #0]
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062fa:	bf00      	nop
 80062fc:	3708      	adds	r7, #8
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	20001098 	.word	0x20001098
 8006308:	20000bc4 	.word	0x20000bc4
 800630c:	200010a4 	.word	0x200010a4
 8006310:	200010b4 	.word	0x200010b4
 8006314:	200010a0 	.word	0x200010a0
 8006318:	20000bc8 	.word	0x20000bc8
 800631c:	e000ed04 	.word	0xe000ed04

08006320 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08a      	sub	sp, #40	@ 0x28
 8006324:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006326:	2300      	movs	r3, #0
 8006328:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800632a:	2300      	movs	r3, #0
 800632c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800632e:	463a      	mov	r2, r7
 8006330:	1d39      	adds	r1, r7, #4
 8006332:	f107 0308 	add.w	r3, r7, #8
 8006336:	4618      	mov	r0, r3
 8006338:	f7fe fdcc 	bl	8004ed4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800633c:	6839      	ldr	r1, [r7, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68ba      	ldr	r2, [r7, #8]
 8006342:	9202      	str	r2, [sp, #8]
 8006344:	9301      	str	r3, [sp, #4]
 8006346:	2300      	movs	r3, #0
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	2300      	movs	r3, #0
 800634c:	460a      	mov	r2, r1
 800634e:	4922      	ldr	r1, [pc, #136]	@ (80063d8 <vTaskStartScheduler+0xb8>)
 8006350:	4822      	ldr	r0, [pc, #136]	@ (80063dc <vTaskStartScheduler+0xbc>)
 8006352:	f7ff fe3f 	bl	8005fd4 <xTaskCreateStatic>
 8006356:	4603      	mov	r3, r0
 8006358:	4a21      	ldr	r2, [pc, #132]	@ (80063e0 <vTaskStartScheduler+0xc0>)
 800635a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800635c:	4b20      	ldr	r3, [pc, #128]	@ (80063e0 <vTaskStartScheduler+0xc0>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d002      	beq.n	800636a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006364:	2301      	movs	r3, #1
 8006366:	617b      	str	r3, [r7, #20]
 8006368:	e001      	b.n	800636e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800636a:	2300      	movs	r3, #0
 800636c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d102      	bne.n	800637a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006374:	f000 fe14 	bl	8006fa0 <xTimerCreateTimerTask>
 8006378:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d116      	bne.n	80063ae <vTaskStartScheduler+0x8e>
	__asm volatile
 8006380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006384:	f383 8811 	msr	BASEPRI, r3
 8006388:	f3bf 8f6f 	isb	sy
 800638c:	f3bf 8f4f 	dsb	sy
 8006390:	613b      	str	r3, [r7, #16]
}
 8006392:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006394:	4b13      	ldr	r3, [pc, #76]	@ (80063e4 <vTaskStartScheduler+0xc4>)
 8006396:	f04f 32ff 	mov.w	r2, #4294967295
 800639a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800639c:	4b12      	ldr	r3, [pc, #72]	@ (80063e8 <vTaskStartScheduler+0xc8>)
 800639e:	2201      	movs	r2, #1
 80063a0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80063a2:	4b12      	ldr	r3, [pc, #72]	@ (80063ec <vTaskStartScheduler+0xcc>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80063a8:	f001 f9e2 	bl	8007770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80063ac:	e00f      	b.n	80063ce <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b4:	d10b      	bne.n	80063ce <vTaskStartScheduler+0xae>
	__asm volatile
 80063b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	60fb      	str	r3, [r7, #12]
}
 80063c8:	bf00      	nop
 80063ca:	bf00      	nop
 80063cc:	e7fd      	b.n	80063ca <vTaskStartScheduler+0xaa>
}
 80063ce:	bf00      	nop
 80063d0:	3718      	adds	r7, #24
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	0800b2d0 	.word	0x0800b2d0
 80063dc:	08006a11 	.word	0x08006a11
 80063e0:	200010bc 	.word	0x200010bc
 80063e4:	200010b8 	.word	0x200010b8
 80063e8:	200010a4 	.word	0x200010a4
 80063ec:	2000109c 	.word	0x2000109c

080063f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80063f4:	4b04      	ldr	r3, [pc, #16]	@ (8006408 <vTaskSuspendAll+0x18>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3301      	adds	r3, #1
 80063fa:	4a03      	ldr	r2, [pc, #12]	@ (8006408 <vTaskSuspendAll+0x18>)
 80063fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80063fe:	bf00      	nop
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	200010c0 	.word	0x200010c0

0800640c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006412:	2300      	movs	r3, #0
 8006414:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006416:	2300      	movs	r3, #0
 8006418:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800641a:	4b42      	ldr	r3, [pc, #264]	@ (8006524 <xTaskResumeAll+0x118>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10b      	bne.n	800643a <xTaskResumeAll+0x2e>
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	603b      	str	r3, [r7, #0]
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	e7fd      	b.n	8006436 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800643a:	f001 fa3d 	bl	80078b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800643e:	4b39      	ldr	r3, [pc, #228]	@ (8006524 <xTaskResumeAll+0x118>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	3b01      	subs	r3, #1
 8006444:	4a37      	ldr	r2, [pc, #220]	@ (8006524 <xTaskResumeAll+0x118>)
 8006446:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006448:	4b36      	ldr	r3, [pc, #216]	@ (8006524 <xTaskResumeAll+0x118>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d162      	bne.n	8006516 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006450:	4b35      	ldr	r3, [pc, #212]	@ (8006528 <xTaskResumeAll+0x11c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d05e      	beq.n	8006516 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006458:	e02f      	b.n	80064ba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800645a:	4b34      	ldr	r3, [pc, #208]	@ (800652c <xTaskResumeAll+0x120>)
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	3318      	adds	r3, #24
 8006466:	4618      	mov	r0, r3
 8006468:	f7fe fdf2 	bl	8005050 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3304      	adds	r3, #4
 8006470:	4618      	mov	r0, r3
 8006472:	f7fe fded 	bl	8005050 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800647a:	4b2d      	ldr	r3, [pc, #180]	@ (8006530 <xTaskResumeAll+0x124>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d903      	bls.n	800648a <xTaskResumeAll+0x7e>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006486:	4a2a      	ldr	r2, [pc, #168]	@ (8006530 <xTaskResumeAll+0x124>)
 8006488:	6013      	str	r3, [r2, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800648e:	4613      	mov	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4a27      	ldr	r2, [pc, #156]	@ (8006534 <xTaskResumeAll+0x128>)
 8006498:	441a      	add	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	3304      	adds	r3, #4
 800649e:	4619      	mov	r1, r3
 80064a0:	4610      	mov	r0, r2
 80064a2:	f7fe fd78 	bl	8004f96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064aa:	4b23      	ldr	r3, [pc, #140]	@ (8006538 <xTaskResumeAll+0x12c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d302      	bcc.n	80064ba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80064b4:	4b21      	ldr	r3, [pc, #132]	@ (800653c <xTaskResumeAll+0x130>)
 80064b6:	2201      	movs	r2, #1
 80064b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064ba:	4b1c      	ldr	r3, [pc, #112]	@ (800652c <xTaskResumeAll+0x120>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1cb      	bne.n	800645a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d001      	beq.n	80064cc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80064c8:	f000 fb58 	bl	8006b7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80064cc:	4b1c      	ldr	r3, [pc, #112]	@ (8006540 <xTaskResumeAll+0x134>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d010      	beq.n	80064fa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80064d8:	f000 f846 	bl	8006568 <xTaskIncrementTick>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80064e2:	4b16      	ldr	r3, [pc, #88]	@ (800653c <xTaskResumeAll+0x130>)
 80064e4:	2201      	movs	r2, #1
 80064e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3b01      	subs	r3, #1
 80064ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1f1      	bne.n	80064d8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80064f4:	4b12      	ldr	r3, [pc, #72]	@ (8006540 <xTaskResumeAll+0x134>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80064fa:	4b10      	ldr	r3, [pc, #64]	@ (800653c <xTaskResumeAll+0x130>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d009      	beq.n	8006516 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006502:	2301      	movs	r3, #1
 8006504:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006506:	4b0f      	ldr	r3, [pc, #60]	@ (8006544 <xTaskResumeAll+0x138>)
 8006508:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800650c:	601a      	str	r2, [r3, #0]
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006516:	f001 fa01 	bl	800791c <vPortExitCritical>

	return xAlreadyYielded;
 800651a:	68bb      	ldr	r3, [r7, #8]
}
 800651c:	4618      	mov	r0, r3
 800651e:	3710      	adds	r7, #16
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	200010c0 	.word	0x200010c0
 8006528:	20001098 	.word	0x20001098
 800652c:	20001058 	.word	0x20001058
 8006530:	200010a0 	.word	0x200010a0
 8006534:	20000bc8 	.word	0x20000bc8
 8006538:	20000bc4 	.word	0x20000bc4
 800653c:	200010ac 	.word	0x200010ac
 8006540:	200010a8 	.word	0x200010a8
 8006544:	e000ed04 	.word	0xe000ed04

08006548 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800654e:	4b05      	ldr	r3, [pc, #20]	@ (8006564 <xTaskGetTickCount+0x1c>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006554:	687b      	ldr	r3, [r7, #4]
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	2000109c 	.word	0x2000109c

08006568 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800656e:	2300      	movs	r3, #0
 8006570:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006572:	4b4f      	ldr	r3, [pc, #316]	@ (80066b0 <xTaskIncrementTick+0x148>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	f040 8090 	bne.w	800669c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800657c:	4b4d      	ldr	r3, [pc, #308]	@ (80066b4 <xTaskIncrementTick+0x14c>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	3301      	adds	r3, #1
 8006582:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006584:	4a4b      	ldr	r2, [pc, #300]	@ (80066b4 <xTaskIncrementTick+0x14c>)
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d121      	bne.n	80065d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006590:	4b49      	ldr	r3, [pc, #292]	@ (80066b8 <xTaskIncrementTick+0x150>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00b      	beq.n	80065b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800659a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800659e:	f383 8811 	msr	BASEPRI, r3
 80065a2:	f3bf 8f6f 	isb	sy
 80065a6:	f3bf 8f4f 	dsb	sy
 80065aa:	603b      	str	r3, [r7, #0]
}
 80065ac:	bf00      	nop
 80065ae:	bf00      	nop
 80065b0:	e7fd      	b.n	80065ae <xTaskIncrementTick+0x46>
 80065b2:	4b41      	ldr	r3, [pc, #260]	@ (80066b8 <xTaskIncrementTick+0x150>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	60fb      	str	r3, [r7, #12]
 80065b8:	4b40      	ldr	r3, [pc, #256]	@ (80066bc <xTaskIncrementTick+0x154>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a3e      	ldr	r2, [pc, #248]	@ (80066b8 <xTaskIncrementTick+0x150>)
 80065be:	6013      	str	r3, [r2, #0]
 80065c0:	4a3e      	ldr	r2, [pc, #248]	@ (80066bc <xTaskIncrementTick+0x154>)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6013      	str	r3, [r2, #0]
 80065c6:	4b3e      	ldr	r3, [pc, #248]	@ (80066c0 <xTaskIncrementTick+0x158>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3301      	adds	r3, #1
 80065cc:	4a3c      	ldr	r2, [pc, #240]	@ (80066c0 <xTaskIncrementTick+0x158>)
 80065ce:	6013      	str	r3, [r2, #0]
 80065d0:	f000 fad4 	bl	8006b7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80065d4:	4b3b      	ldr	r3, [pc, #236]	@ (80066c4 <xTaskIncrementTick+0x15c>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d349      	bcc.n	8006672 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065de:	4b36      	ldr	r3, [pc, #216]	@ (80066b8 <xTaskIncrementTick+0x150>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d104      	bne.n	80065f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e8:	4b36      	ldr	r3, [pc, #216]	@ (80066c4 <xTaskIncrementTick+0x15c>)
 80065ea:	f04f 32ff 	mov.w	r2, #4294967295
 80065ee:	601a      	str	r2, [r3, #0]
					break;
 80065f0:	e03f      	b.n	8006672 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065f2:	4b31      	ldr	r3, [pc, #196]	@ (80066b8 <xTaskIncrementTick+0x150>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	429a      	cmp	r2, r3
 8006608:	d203      	bcs.n	8006612 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800660a:	4a2e      	ldr	r2, [pc, #184]	@ (80066c4 <xTaskIncrementTick+0x15c>)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006610:	e02f      	b.n	8006672 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	3304      	adds	r3, #4
 8006616:	4618      	mov	r0, r3
 8006618:	f7fe fd1a 	bl	8005050 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006620:	2b00      	cmp	r3, #0
 8006622:	d004      	beq.n	800662e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	3318      	adds	r3, #24
 8006628:	4618      	mov	r0, r3
 800662a:	f7fe fd11 	bl	8005050 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006632:	4b25      	ldr	r3, [pc, #148]	@ (80066c8 <xTaskIncrementTick+0x160>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	429a      	cmp	r2, r3
 8006638:	d903      	bls.n	8006642 <xTaskIncrementTick+0xda>
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663e:	4a22      	ldr	r2, [pc, #136]	@ (80066c8 <xTaskIncrementTick+0x160>)
 8006640:	6013      	str	r3, [r2, #0]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006646:	4613      	mov	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	4413      	add	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4a1f      	ldr	r2, [pc, #124]	@ (80066cc <xTaskIncrementTick+0x164>)
 8006650:	441a      	add	r2, r3
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	3304      	adds	r3, #4
 8006656:	4619      	mov	r1, r3
 8006658:	4610      	mov	r0, r2
 800665a:	f7fe fc9c 	bl	8004f96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006662:	4b1b      	ldr	r3, [pc, #108]	@ (80066d0 <xTaskIncrementTick+0x168>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006668:	429a      	cmp	r2, r3
 800666a:	d3b8      	bcc.n	80065de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800666c:	2301      	movs	r3, #1
 800666e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006670:	e7b5      	b.n	80065de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006672:	4b17      	ldr	r3, [pc, #92]	@ (80066d0 <xTaskIncrementTick+0x168>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006678:	4914      	ldr	r1, [pc, #80]	@ (80066cc <xTaskIncrementTick+0x164>)
 800667a:	4613      	mov	r3, r2
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	4413      	add	r3, r2
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	440b      	add	r3, r1
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d901      	bls.n	800668e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800668a:	2301      	movs	r3, #1
 800668c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800668e:	4b11      	ldr	r3, [pc, #68]	@ (80066d4 <xTaskIncrementTick+0x16c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d007      	beq.n	80066a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	617b      	str	r3, [r7, #20]
 800669a:	e004      	b.n	80066a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800669c:	4b0e      	ldr	r3, [pc, #56]	@ (80066d8 <xTaskIncrementTick+0x170>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3301      	adds	r3, #1
 80066a2:	4a0d      	ldr	r2, [pc, #52]	@ (80066d8 <xTaskIncrementTick+0x170>)
 80066a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80066a6:	697b      	ldr	r3, [r7, #20]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3718      	adds	r7, #24
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	200010c0 	.word	0x200010c0
 80066b4:	2000109c 	.word	0x2000109c
 80066b8:	20001050 	.word	0x20001050
 80066bc:	20001054 	.word	0x20001054
 80066c0:	200010b0 	.word	0x200010b0
 80066c4:	200010b8 	.word	0x200010b8
 80066c8:	200010a0 	.word	0x200010a0
 80066cc:	20000bc8 	.word	0x20000bc8
 80066d0:	20000bc4 	.word	0x20000bc4
 80066d4:	200010ac 	.word	0x200010ac
 80066d8:	200010a8 	.word	0x200010a8

080066dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80066e2:	4b28      	ldr	r3, [pc, #160]	@ (8006784 <vTaskSwitchContext+0xa8>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80066ea:	4b27      	ldr	r3, [pc, #156]	@ (8006788 <vTaskSwitchContext+0xac>)
 80066ec:	2201      	movs	r2, #1
 80066ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80066f0:	e042      	b.n	8006778 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80066f2:	4b25      	ldr	r3, [pc, #148]	@ (8006788 <vTaskSwitchContext+0xac>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066f8:	4b24      	ldr	r3, [pc, #144]	@ (800678c <vTaskSwitchContext+0xb0>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	60fb      	str	r3, [r7, #12]
 80066fe:	e011      	b.n	8006724 <vTaskSwitchContext+0x48>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10b      	bne.n	800671e <vTaskSwitchContext+0x42>
	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	607b      	str	r3, [r7, #4]
}
 8006718:	bf00      	nop
 800671a:	bf00      	nop
 800671c:	e7fd      	b.n	800671a <vTaskSwitchContext+0x3e>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	3b01      	subs	r3, #1
 8006722:	60fb      	str	r3, [r7, #12]
 8006724:	491a      	ldr	r1, [pc, #104]	@ (8006790 <vTaskSwitchContext+0xb4>)
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	4613      	mov	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4413      	add	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	440b      	add	r3, r1
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d0e3      	beq.n	8006700 <vTaskSwitchContext+0x24>
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	4613      	mov	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	4a13      	ldr	r2, [pc, #76]	@ (8006790 <vTaskSwitchContext+0xb4>)
 8006744:	4413      	add	r3, r2
 8006746:	60bb      	str	r3, [r7, #8]
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	605a      	str	r2, [r3, #4]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	3308      	adds	r3, #8
 800675a:	429a      	cmp	r2, r3
 800675c:	d104      	bne.n	8006768 <vTaskSwitchContext+0x8c>
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	685a      	ldr	r2, [r3, #4]
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	605a      	str	r2, [r3, #4]
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	4a09      	ldr	r2, [pc, #36]	@ (8006794 <vTaskSwitchContext+0xb8>)
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	4a06      	ldr	r2, [pc, #24]	@ (800678c <vTaskSwitchContext+0xb0>)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6013      	str	r3, [r2, #0]
}
 8006778:	bf00      	nop
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr
 8006784:	200010c0 	.word	0x200010c0
 8006788:	200010ac 	.word	0x200010ac
 800678c:	200010a0 	.word	0x200010a0
 8006790:	20000bc8 	.word	0x20000bc8
 8006794:	20000bc4 	.word	0x20000bc4

08006798 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10b      	bne.n	80067c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80067a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ac:	f383 8811 	msr	BASEPRI, r3
 80067b0:	f3bf 8f6f 	isb	sy
 80067b4:	f3bf 8f4f 	dsb	sy
 80067b8:	60fb      	str	r3, [r7, #12]
}
 80067ba:	bf00      	nop
 80067bc:	bf00      	nop
 80067be:	e7fd      	b.n	80067bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067c0:	4b07      	ldr	r3, [pc, #28]	@ (80067e0 <vTaskPlaceOnEventList+0x48>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	3318      	adds	r3, #24
 80067c6:	4619      	mov	r1, r3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7fe fc08 	bl	8004fde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80067ce:	2101      	movs	r1, #1
 80067d0:	6838      	ldr	r0, [r7, #0]
 80067d2:	f000 fb91 	bl	8006ef8 <prvAddCurrentTaskToDelayedList>
}
 80067d6:	bf00      	nop
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	20000bc4 	.word	0x20000bc4

080067e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10b      	bne.n	800680e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	617b      	str	r3, [r7, #20]
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	e7fd      	b.n	800680a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800680e:	4b0a      	ldr	r3, [pc, #40]	@ (8006838 <vTaskPlaceOnEventListRestricted+0x54>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	3318      	adds	r3, #24
 8006814:	4619      	mov	r1, r3
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f7fe fbbd 	bl	8004f96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d002      	beq.n	8006828 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006822:	f04f 33ff 	mov.w	r3, #4294967295
 8006826:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006828:	6879      	ldr	r1, [r7, #4]
 800682a:	68b8      	ldr	r0, [r7, #8]
 800682c:	f000 fb64 	bl	8006ef8 <prvAddCurrentTaskToDelayedList>
	}
 8006830:	bf00      	nop
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	20000bc4 	.word	0x20000bc4

0800683c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10b      	bne.n	800686a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	60fb      	str	r3, [r7, #12]
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	e7fd      	b.n	8006866 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	3318      	adds	r3, #24
 800686e:	4618      	mov	r0, r3
 8006870:	f7fe fbee 	bl	8005050 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006874:	4b1d      	ldr	r3, [pc, #116]	@ (80068ec <xTaskRemoveFromEventList+0xb0>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d11d      	bne.n	80068b8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	3304      	adds	r3, #4
 8006880:	4618      	mov	r0, r3
 8006882:	f7fe fbe5 	bl	8005050 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688a:	4b19      	ldr	r3, [pc, #100]	@ (80068f0 <xTaskRemoveFromEventList+0xb4>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d903      	bls.n	800689a <xTaskRemoveFromEventList+0x5e>
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006896:	4a16      	ldr	r2, [pc, #88]	@ (80068f0 <xTaskRemoveFromEventList+0xb4>)
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800689e:	4613      	mov	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4a13      	ldr	r2, [pc, #76]	@ (80068f4 <xTaskRemoveFromEventList+0xb8>)
 80068a8:	441a      	add	r2, r3
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	3304      	adds	r3, #4
 80068ae:	4619      	mov	r1, r3
 80068b0:	4610      	mov	r0, r2
 80068b2:	f7fe fb70 	bl	8004f96 <vListInsertEnd>
 80068b6:	e005      	b.n	80068c4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	3318      	adds	r3, #24
 80068bc:	4619      	mov	r1, r3
 80068be:	480e      	ldr	r0, [pc, #56]	@ (80068f8 <xTaskRemoveFromEventList+0xbc>)
 80068c0:	f7fe fb69 	bl	8004f96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068c8:	4b0c      	ldr	r3, [pc, #48]	@ (80068fc <xTaskRemoveFromEventList+0xc0>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d905      	bls.n	80068de <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80068d2:	2301      	movs	r3, #1
 80068d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80068d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006900 <xTaskRemoveFromEventList+0xc4>)
 80068d8:	2201      	movs	r2, #1
 80068da:	601a      	str	r2, [r3, #0]
 80068dc:	e001      	b.n	80068e2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80068e2:	697b      	ldr	r3, [r7, #20]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	200010c0 	.word	0x200010c0
 80068f0:	200010a0 	.word	0x200010a0
 80068f4:	20000bc8 	.word	0x20000bc8
 80068f8:	20001058 	.word	0x20001058
 80068fc:	20000bc4 	.word	0x20000bc4
 8006900:	200010ac 	.word	0x200010ac

08006904 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800690c:	4b06      	ldr	r3, [pc, #24]	@ (8006928 <vTaskInternalSetTimeOutState+0x24>)
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006914:	4b05      	ldr	r3, [pc, #20]	@ (800692c <vTaskInternalSetTimeOutState+0x28>)
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	605a      	str	r2, [r3, #4]
}
 800691c:	bf00      	nop
 800691e:	370c      	adds	r7, #12
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	200010b0 	.word	0x200010b0
 800692c:	2000109c 	.word	0x2000109c

08006930 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b088      	sub	sp, #32
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10b      	bne.n	8006958 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	613b      	str	r3, [r7, #16]
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	e7fd      	b.n	8006954 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10b      	bne.n	8006976 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	60fb      	str	r3, [r7, #12]
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	e7fd      	b.n	8006972 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006976:	f000 ff9f 	bl	80078b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800697a:	4b1d      	ldr	r3, [pc, #116]	@ (80069f0 <xTaskCheckForTimeOut+0xc0>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	69ba      	ldr	r2, [r7, #24]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006992:	d102      	bne.n	800699a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006994:	2300      	movs	r3, #0
 8006996:	61fb      	str	r3, [r7, #28]
 8006998:	e023      	b.n	80069e2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	4b15      	ldr	r3, [pc, #84]	@ (80069f4 <xTaskCheckForTimeOut+0xc4>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d007      	beq.n	80069b6 <xTaskCheckForTimeOut+0x86>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d302      	bcc.n	80069b6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80069b0:	2301      	movs	r3, #1
 80069b2:	61fb      	str	r3, [r7, #28]
 80069b4:	e015      	b.n	80069e2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d20b      	bcs.n	80069d8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	1ad2      	subs	r2, r2, r3
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f7ff ff99 	bl	8006904 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80069d2:	2300      	movs	r3, #0
 80069d4:	61fb      	str	r3, [r7, #28]
 80069d6:	e004      	b.n	80069e2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	2200      	movs	r2, #0
 80069dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069de:	2301      	movs	r3, #1
 80069e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80069e2:	f000 ff9b 	bl	800791c <vPortExitCritical>

	return xReturn;
 80069e6:	69fb      	ldr	r3, [r7, #28]
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3720      	adds	r7, #32
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	2000109c 	.word	0x2000109c
 80069f4:	200010b0 	.word	0x200010b0

080069f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80069fc:	4b03      	ldr	r3, [pc, #12]	@ (8006a0c <vTaskMissedYield+0x14>)
 80069fe:	2201      	movs	r2, #1
 8006a00:	601a      	str	r2, [r3, #0]
}
 8006a02:	bf00      	nop
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	200010ac 	.word	0x200010ac

08006a10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a18:	f000 f852 	bl	8006ac0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a1c:	4b06      	ldr	r3, [pc, #24]	@ (8006a38 <prvIdleTask+0x28>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d9f9      	bls.n	8006a18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006a24:	4b05      	ldr	r3, [pc, #20]	@ (8006a3c <prvIdleTask+0x2c>)
 8006a26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006a34:	e7f0      	b.n	8006a18 <prvIdleTask+0x8>
 8006a36:	bf00      	nop
 8006a38:	20000bc8 	.word	0x20000bc8
 8006a3c:	e000ed04 	.word	0xe000ed04

08006a40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a46:	2300      	movs	r3, #0
 8006a48:	607b      	str	r3, [r7, #4]
 8006a4a:	e00c      	b.n	8006a66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	4613      	mov	r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4413      	add	r3, r2
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	4a12      	ldr	r2, [pc, #72]	@ (8006aa0 <prvInitialiseTaskLists+0x60>)
 8006a58:	4413      	add	r3, r2
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7fe fa6e 	bl	8004f3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	3301      	adds	r3, #1
 8006a64:	607b      	str	r3, [r7, #4]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b37      	cmp	r3, #55	@ 0x37
 8006a6a:	d9ef      	bls.n	8006a4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a6c:	480d      	ldr	r0, [pc, #52]	@ (8006aa4 <prvInitialiseTaskLists+0x64>)
 8006a6e:	f7fe fa65 	bl	8004f3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a72:	480d      	ldr	r0, [pc, #52]	@ (8006aa8 <prvInitialiseTaskLists+0x68>)
 8006a74:	f7fe fa62 	bl	8004f3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a78:	480c      	ldr	r0, [pc, #48]	@ (8006aac <prvInitialiseTaskLists+0x6c>)
 8006a7a:	f7fe fa5f 	bl	8004f3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a7e:	480c      	ldr	r0, [pc, #48]	@ (8006ab0 <prvInitialiseTaskLists+0x70>)
 8006a80:	f7fe fa5c 	bl	8004f3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a84:	480b      	ldr	r0, [pc, #44]	@ (8006ab4 <prvInitialiseTaskLists+0x74>)
 8006a86:	f7fe fa59 	bl	8004f3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab8 <prvInitialiseTaskLists+0x78>)
 8006a8c:	4a05      	ldr	r2, [pc, #20]	@ (8006aa4 <prvInitialiseTaskLists+0x64>)
 8006a8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a90:	4b0a      	ldr	r3, [pc, #40]	@ (8006abc <prvInitialiseTaskLists+0x7c>)
 8006a92:	4a05      	ldr	r2, [pc, #20]	@ (8006aa8 <prvInitialiseTaskLists+0x68>)
 8006a94:	601a      	str	r2, [r3, #0]
}
 8006a96:	bf00      	nop
 8006a98:	3708      	adds	r7, #8
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	20000bc8 	.word	0x20000bc8
 8006aa4:	20001028 	.word	0x20001028
 8006aa8:	2000103c 	.word	0x2000103c
 8006aac:	20001058 	.word	0x20001058
 8006ab0:	2000106c 	.word	0x2000106c
 8006ab4:	20001084 	.word	0x20001084
 8006ab8:	20001050 	.word	0x20001050
 8006abc:	20001054 	.word	0x20001054

08006ac0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ac6:	e019      	b.n	8006afc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ac8:	f000 fef6 	bl	80078b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006acc:	4b10      	ldr	r3, [pc, #64]	@ (8006b10 <prvCheckTasksWaitingTermination+0x50>)
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	3304      	adds	r3, #4
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7fe fab9 	bl	8005050 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ade:	4b0d      	ldr	r3, [pc, #52]	@ (8006b14 <prvCheckTasksWaitingTermination+0x54>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8006b14 <prvCheckTasksWaitingTermination+0x54>)
 8006ae6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8006b18 <prvCheckTasksWaitingTermination+0x58>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3b01      	subs	r3, #1
 8006aee:	4a0a      	ldr	r2, [pc, #40]	@ (8006b18 <prvCheckTasksWaitingTermination+0x58>)
 8006af0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006af2:	f000 ff13 	bl	800791c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f810 	bl	8006b1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006afc:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <prvCheckTasksWaitingTermination+0x58>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1e1      	bne.n	8006ac8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	2000106c 	.word	0x2000106c
 8006b14:	20001098 	.word	0x20001098
 8006b18:	20001080 	.word	0x20001080

08006b1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d108      	bne.n	8006b40 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b32:	4618      	mov	r0, r3
 8006b34:	f001 f8b0 	bl	8007c98 <vPortFree>
				vPortFree( pxTCB );
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f001 f8ad 	bl	8007c98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b3e:	e019      	b.n	8006b74 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d103      	bne.n	8006b52 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f001 f8a4 	bl	8007c98 <vPortFree>
	}
 8006b50:	e010      	b.n	8006b74 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d00b      	beq.n	8006b74 <prvDeleteTCB+0x58>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	60fb      	str	r3, [r7, #12]
}
 8006b6e:	bf00      	nop
 8006b70:	bf00      	nop
 8006b72:	e7fd      	b.n	8006b70 <prvDeleteTCB+0x54>
	}
 8006b74:	bf00      	nop
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b82:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb4 <prvResetNextTaskUnblockTime+0x38>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d104      	bne.n	8006b96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006bb8 <prvResetNextTaskUnblockTime+0x3c>)
 8006b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b94:	e008      	b.n	8006ba8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b96:	4b07      	ldr	r3, [pc, #28]	@ (8006bb4 <prvResetNextTaskUnblockTime+0x38>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	4a04      	ldr	r2, [pc, #16]	@ (8006bb8 <prvResetNextTaskUnblockTime+0x3c>)
 8006ba6:	6013      	str	r3, [r2, #0]
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	20001050 	.word	0x20001050
 8006bb8:	200010b8 	.word	0x200010b8

08006bbc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006bc2:	4b05      	ldr	r3, [pc, #20]	@ (8006bd8 <xTaskGetCurrentTaskHandle+0x1c>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006bc8:	687b      	ldr	r3, [r7, #4]
	}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	20000bc4 	.word	0x20000bc4

08006bdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006be2:	4b0b      	ldr	r3, [pc, #44]	@ (8006c10 <xTaskGetSchedulerState+0x34>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d102      	bne.n	8006bf0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006bea:	2301      	movs	r3, #1
 8006bec:	607b      	str	r3, [r7, #4]
 8006bee:	e008      	b.n	8006c02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bf0:	4b08      	ldr	r3, [pc, #32]	@ (8006c14 <xTaskGetSchedulerState+0x38>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d102      	bne.n	8006bfe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	607b      	str	r3, [r7, #4]
 8006bfc:	e001      	b.n	8006c02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006c02:	687b      	ldr	r3, [r7, #4]
	}
 8006c04:	4618      	mov	r0, r3
 8006c06:	370c      	adds	r7, #12
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr
 8006c10:	200010a4 	.word	0x200010a4
 8006c14:	200010c0 	.word	0x200010c0

08006c18 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006c24:	2300      	movs	r3, #0
 8006c26:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d051      	beq.n	8006cd2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c32:	4b2a      	ldr	r3, [pc, #168]	@ (8006cdc <xTaskPriorityInherit+0xc4>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d241      	bcs.n	8006cc0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	db06      	blt.n	8006c52 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c44:	4b25      	ldr	r3, [pc, #148]	@ (8006cdc <xTaskPriorityInherit+0xc4>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	6959      	ldr	r1, [r3, #20]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	4413      	add	r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4a1f      	ldr	r2, [pc, #124]	@ (8006ce0 <xTaskPriorityInherit+0xc8>)
 8006c64:	4413      	add	r3, r2
 8006c66:	4299      	cmp	r1, r3
 8006c68:	d122      	bne.n	8006cb0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	3304      	adds	r3, #4
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f7fe f9ee 	bl	8005050 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c74:	4b19      	ldr	r3, [pc, #100]	@ (8006cdc <xTaskPriorityInherit+0xc4>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c82:	4b18      	ldr	r3, [pc, #96]	@ (8006ce4 <xTaskPriorityInherit+0xcc>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d903      	bls.n	8006c92 <xTaskPriorityInherit+0x7a>
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8e:	4a15      	ldr	r2, [pc, #84]	@ (8006ce4 <xTaskPriorityInherit+0xcc>)
 8006c90:	6013      	str	r3, [r2, #0]
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c96:	4613      	mov	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4413      	add	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4a10      	ldr	r2, [pc, #64]	@ (8006ce0 <xTaskPriorityInherit+0xc8>)
 8006ca0:	441a      	add	r2, r3
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	4610      	mov	r0, r2
 8006caa:	f7fe f974 	bl	8004f96 <vListInsertEnd>
 8006cae:	e004      	b.n	8006cba <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cdc <xTaskPriorityInherit+0xc4>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	60fb      	str	r3, [r7, #12]
 8006cbe:	e008      	b.n	8006cd2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cc4:	4b05      	ldr	r3, [pc, #20]	@ (8006cdc <xTaskPriorityInherit+0xc4>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d201      	bcs.n	8006cd2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
	}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3710      	adds	r7, #16
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}
 8006cdc:	20000bc4 	.word	0x20000bc4
 8006ce0:	20000bc8 	.word	0x20000bc8
 8006ce4:	200010a0 	.word	0x200010a0

08006ce8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b086      	sub	sp, #24
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d058      	beq.n	8006db0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8006dbc <xTaskPriorityDisinherit+0xd4>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d00b      	beq.n	8006d20 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	60fb      	str	r3, [r7, #12]
}
 8006d1a:	bf00      	nop
 8006d1c:	bf00      	nop
 8006d1e:	e7fd      	b.n	8006d1c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d10b      	bne.n	8006d40 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	60bb      	str	r3, [r7, #8]
}
 8006d3a:	bf00      	nop
 8006d3c:	bf00      	nop
 8006d3e:	e7fd      	b.n	8006d3c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d44:	1e5a      	subs	r2, r3, #1
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d02c      	beq.n	8006db0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d128      	bne.n	8006db0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	3304      	adds	r3, #4
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7fe f974 	bl	8005050 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d80:	4b0f      	ldr	r3, [pc, #60]	@ (8006dc0 <xTaskPriorityDisinherit+0xd8>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d903      	bls.n	8006d90 <xTaskPriorityDisinherit+0xa8>
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006dc0 <xTaskPriorityDisinherit+0xd8>)
 8006d8e:	6013      	str	r3, [r2, #0]
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d94:	4613      	mov	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	4a09      	ldr	r2, [pc, #36]	@ (8006dc4 <xTaskPriorityDisinherit+0xdc>)
 8006d9e:	441a      	add	r2, r3
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	3304      	adds	r3, #4
 8006da4:	4619      	mov	r1, r3
 8006da6:	4610      	mov	r0, r2
 8006da8:	f7fe f8f5 	bl	8004f96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006dac:	2301      	movs	r3, #1
 8006dae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006db0:	697b      	ldr	r3, [r7, #20]
	}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3718      	adds	r7, #24
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	20000bc4 	.word	0x20000bc4
 8006dc0:	200010a0 	.word	0x200010a0
 8006dc4:	20000bc8 	.word	0x20000bc8

08006dc8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b088      	sub	sp, #32
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d06c      	beq.n	8006eba <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10b      	bne.n	8006e00 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	60fb      	str	r3, [r7, #12]
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	e7fd      	b.n	8006dfc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d902      	bls.n	8006e10 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	61fb      	str	r3, [r7, #28]
 8006e0e:	e002      	b.n	8006e16 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e14:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1a:	69fa      	ldr	r2, [r7, #28]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d04c      	beq.n	8006eba <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d147      	bne.n	8006eba <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006e2a:	4b26      	ldr	r3, [pc, #152]	@ (8006ec4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69ba      	ldr	r2, [r7, #24]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d10b      	bne.n	8006e4c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	60bb      	str	r3, [r7, #8]
}
 8006e46:	bf00      	nop
 8006e48:	bf00      	nop
 8006e4a:	e7fd      	b.n	8006e48 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	69fa      	ldr	r2, [r7, #28]
 8006e56:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	699b      	ldr	r3, [r3, #24]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	db04      	blt.n	8006e6a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	6959      	ldr	r1, [r3, #20]
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	4613      	mov	r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	4a13      	ldr	r2, [pc, #76]	@ (8006ec8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006e7a:	4413      	add	r3, r2
 8006e7c:	4299      	cmp	r1, r3
 8006e7e:	d11c      	bne.n	8006eba <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7fe f8e3 	bl	8005050 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8006ecc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d903      	bls.n	8006e9e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8006ecc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e9c:	6013      	str	r3, [r2, #0]
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4a07      	ldr	r2, [pc, #28]	@ (8006ec8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006eac:	441a      	add	r2, r3
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7fe f86e 	bl	8004f96 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006eba:	bf00      	nop
 8006ebc:	3720      	adds	r7, #32
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000bc4 	.word	0x20000bc4
 8006ec8:	20000bc8 	.word	0x20000bc8
 8006ecc:	200010a0 	.word	0x200010a0

08006ed0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006ed0:	b480      	push	{r7}
 8006ed2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006ed4:	4b07      	ldr	r3, [pc, #28]	@ (8006ef4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d004      	beq.n	8006ee6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006edc:	4b05      	ldr	r3, [pc, #20]	@ (8006ef4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ee2:	3201      	adds	r2, #1
 8006ee4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006ee6:	4b03      	ldr	r3, [pc, #12]	@ (8006ef4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
	}
 8006eea:	4618      	mov	r0, r3
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr
 8006ef4:	20000bc4 	.word	0x20000bc4

08006ef8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f02:	4b21      	ldr	r3, [pc, #132]	@ (8006f88 <prvAddCurrentTaskToDelayedList+0x90>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f08:	4b20      	ldr	r3, [pc, #128]	@ (8006f8c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	3304      	adds	r3, #4
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7fe f89e 	bl	8005050 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1a:	d10a      	bne.n	8006f32 <prvAddCurrentTaskToDelayedList+0x3a>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d007      	beq.n	8006f32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f22:	4b1a      	ldr	r3, [pc, #104]	@ (8006f8c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3304      	adds	r3, #4
 8006f28:	4619      	mov	r1, r3
 8006f2a:	4819      	ldr	r0, [pc, #100]	@ (8006f90 <prvAddCurrentTaskToDelayedList+0x98>)
 8006f2c:	f7fe f833 	bl	8004f96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f30:	e026      	b.n	8006f80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4413      	add	r3, r2
 8006f38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f3a:	4b14      	ldr	r3, [pc, #80]	@ (8006f8c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d209      	bcs.n	8006f5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f4a:	4b12      	ldr	r3, [pc, #72]	@ (8006f94 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f8c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	3304      	adds	r3, #4
 8006f54:	4619      	mov	r1, r3
 8006f56:	4610      	mov	r0, r2
 8006f58:	f7fe f841 	bl	8004fde <vListInsert>
}
 8006f5c:	e010      	b.n	8006f80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f98 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	4b0a      	ldr	r3, [pc, #40]	@ (8006f8c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	3304      	adds	r3, #4
 8006f68:	4619      	mov	r1, r3
 8006f6a:	4610      	mov	r0, r2
 8006f6c:	f7fe f837 	bl	8004fde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006f70:	4b0a      	ldr	r3, [pc, #40]	@ (8006f9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68ba      	ldr	r2, [r7, #8]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d202      	bcs.n	8006f80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006f7a:	4a08      	ldr	r2, [pc, #32]	@ (8006f9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	6013      	str	r3, [r2, #0]
}
 8006f80:	bf00      	nop
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	2000109c 	.word	0x2000109c
 8006f8c:	20000bc4 	.word	0x20000bc4
 8006f90:	20001084 	.word	0x20001084
 8006f94:	20001054 	.word	0x20001054
 8006f98:	20001050 	.word	0x20001050
 8006f9c:	200010b8 	.word	0x200010b8

08006fa0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08a      	sub	sp, #40	@ 0x28
 8006fa4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006faa:	f000 fb13 	bl	80075d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006fae:	4b1d      	ldr	r3, [pc, #116]	@ (8007024 <xTimerCreateTimerTask+0x84>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d021      	beq.n	8006ffa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006fbe:	1d3a      	adds	r2, r7, #4
 8006fc0:	f107 0108 	add.w	r1, r7, #8
 8006fc4:	f107 030c 	add.w	r3, r7, #12
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7fd ff9d 	bl	8004f08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	9202      	str	r2, [sp, #8]
 8006fd6:	9301      	str	r3, [sp, #4]
 8006fd8:	2302      	movs	r3, #2
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	460a      	mov	r2, r1
 8006fe0:	4911      	ldr	r1, [pc, #68]	@ (8007028 <xTimerCreateTimerTask+0x88>)
 8006fe2:	4812      	ldr	r0, [pc, #72]	@ (800702c <xTimerCreateTimerTask+0x8c>)
 8006fe4:	f7fe fff6 	bl	8005fd4 <xTaskCreateStatic>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	4a11      	ldr	r2, [pc, #68]	@ (8007030 <xTimerCreateTimerTask+0x90>)
 8006fec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006fee:	4b10      	ldr	r3, [pc, #64]	@ (8007030 <xTimerCreateTimerTask+0x90>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10b      	bne.n	8007018 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007004:	f383 8811 	msr	BASEPRI, r3
 8007008:	f3bf 8f6f 	isb	sy
 800700c:	f3bf 8f4f 	dsb	sy
 8007010:	613b      	str	r3, [r7, #16]
}
 8007012:	bf00      	nop
 8007014:	bf00      	nop
 8007016:	e7fd      	b.n	8007014 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007018:	697b      	ldr	r3, [r7, #20]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	200010f4 	.word	0x200010f4
 8007028:	0800b2d8 	.word	0x0800b2d8
 800702c:	0800716d 	.word	0x0800716d
 8007030:	200010f8 	.word	0x200010f8

08007034 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08a      	sub	sp, #40	@ 0x28
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	607a      	str	r2, [r7, #4]
 8007040:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007042:	2300      	movs	r3, #0
 8007044:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <xTimerGenericCommand+0x30>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	623b      	str	r3, [r7, #32]
}
 800705e:	bf00      	nop
 8007060:	bf00      	nop
 8007062:	e7fd      	b.n	8007060 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007064:	4b19      	ldr	r3, [pc, #100]	@ (80070cc <xTimerGenericCommand+0x98>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d02a      	beq.n	80070c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b05      	cmp	r3, #5
 800707c:	dc18      	bgt.n	80070b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800707e:	f7ff fdad 	bl	8006bdc <xTaskGetSchedulerState>
 8007082:	4603      	mov	r3, r0
 8007084:	2b02      	cmp	r3, #2
 8007086:	d109      	bne.n	800709c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007088:	4b10      	ldr	r3, [pc, #64]	@ (80070cc <xTimerGenericCommand+0x98>)
 800708a:	6818      	ldr	r0, [r3, #0]
 800708c:	f107 0110 	add.w	r1, r7, #16
 8007090:	2300      	movs	r3, #0
 8007092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007094:	f7fe fa04 	bl	80054a0 <xQueueGenericSend>
 8007098:	6278      	str	r0, [r7, #36]	@ 0x24
 800709a:	e012      	b.n	80070c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800709c:	4b0b      	ldr	r3, [pc, #44]	@ (80070cc <xTimerGenericCommand+0x98>)
 800709e:	6818      	ldr	r0, [r3, #0]
 80070a0:	f107 0110 	add.w	r1, r7, #16
 80070a4:	2300      	movs	r3, #0
 80070a6:	2200      	movs	r2, #0
 80070a8:	f7fe f9fa 	bl	80054a0 <xQueueGenericSend>
 80070ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80070ae:	e008      	b.n	80070c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80070b0:	4b06      	ldr	r3, [pc, #24]	@ (80070cc <xTimerGenericCommand+0x98>)
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	f107 0110 	add.w	r1, r7, #16
 80070b8:	2300      	movs	r3, #0
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	f7fe faf2 	bl	80056a4 <xQueueGenericSendFromISR>
 80070c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80070c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3728      	adds	r7, #40	@ 0x28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	200010f4 	.word	0x200010f4

080070d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b088      	sub	sp, #32
 80070d4:	af02      	add	r7, sp, #8
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070da:	4b23      	ldr	r3, [pc, #140]	@ (8007168 <prvProcessExpiredTimer+0x98>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	3304      	adds	r3, #4
 80070e8:	4618      	mov	r0, r3
 80070ea:	f7fd ffb1 	bl	8005050 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d023      	beq.n	8007144 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	699a      	ldr	r2, [r3, #24]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	18d1      	adds	r1, r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	6978      	ldr	r0, [r7, #20]
 800710a:	f000 f8d5 	bl	80072b8 <prvInsertTimerInActiveList>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d020      	beq.n	8007156 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007114:	2300      	movs	r3, #0
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	2300      	movs	r3, #0
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	2100      	movs	r1, #0
 800711e:	6978      	ldr	r0, [r7, #20]
 8007120:	f7ff ff88 	bl	8007034 <xTimerGenericCommand>
 8007124:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d114      	bne.n	8007156 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800712c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007130:	f383 8811 	msr	BASEPRI, r3
 8007134:	f3bf 8f6f 	isb	sy
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	60fb      	str	r3, [r7, #12]
}
 800713e:	bf00      	nop
 8007140:	bf00      	nop
 8007142:	e7fd      	b.n	8007140 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800714a:	f023 0301 	bic.w	r3, r3, #1
 800714e:	b2da      	uxtb	r2, r3
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	6a1b      	ldr	r3, [r3, #32]
 800715a:	6978      	ldr	r0, [r7, #20]
 800715c:	4798      	blx	r3
}
 800715e:	bf00      	nop
 8007160:	3718      	adds	r7, #24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	200010ec 	.word	0x200010ec

0800716c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007174:	f107 0308 	add.w	r3, r7, #8
 8007178:	4618      	mov	r0, r3
 800717a:	f000 f859 	bl	8007230 <prvGetNextExpireTime>
 800717e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	4619      	mov	r1, r3
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 f805 	bl	8007194 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800718a:	f000 f8d7 	bl	800733c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800718e:	bf00      	nop
 8007190:	e7f0      	b.n	8007174 <prvTimerTask+0x8>
	...

08007194 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800719e:	f7ff f927 	bl	80063f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80071a2:	f107 0308 	add.w	r3, r7, #8
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 f866 	bl	8007278 <prvSampleTimeNow>
 80071ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d130      	bne.n	8007216 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10a      	bne.n	80071d0 <prvProcessTimerOrBlockTask+0x3c>
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d806      	bhi.n	80071d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80071c2:	f7ff f923 	bl	800640c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80071c6:	68f9      	ldr	r1, [r7, #12]
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f7ff ff81 	bl	80070d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80071ce:	e024      	b.n	800721a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d008      	beq.n	80071e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80071d6:	4b13      	ldr	r3, [pc, #76]	@ (8007224 <prvProcessTimerOrBlockTask+0x90>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <prvProcessTimerOrBlockTask+0x50>
 80071e0:	2301      	movs	r3, #1
 80071e2:	e000      	b.n	80071e6 <prvProcessTimerOrBlockTask+0x52>
 80071e4:	2300      	movs	r3, #0
 80071e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80071e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007228 <prvProcessTimerOrBlockTask+0x94>)
 80071ea:	6818      	ldr	r0, [r3, #0]
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	4619      	mov	r1, r3
 80071f6:	f7fe feb9 	bl	8005f6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80071fa:	f7ff f907 	bl	800640c <xTaskResumeAll>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10a      	bne.n	800721a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007204:	4b09      	ldr	r3, [pc, #36]	@ (800722c <prvProcessTimerOrBlockTask+0x98>)
 8007206:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800720a:	601a      	str	r2, [r3, #0]
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	f3bf 8f6f 	isb	sy
}
 8007214:	e001      	b.n	800721a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007216:	f7ff f8f9 	bl	800640c <xTaskResumeAll>
}
 800721a:	bf00      	nop
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	200010f0 	.word	0x200010f0
 8007228:	200010f4 	.word	0x200010f4
 800722c:	e000ed04 	.word	0xe000ed04

08007230 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007238:	4b0e      	ldr	r3, [pc, #56]	@ (8007274 <prvGetNextExpireTime+0x44>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d101      	bne.n	8007246 <prvGetNextExpireTime+0x16>
 8007242:	2201      	movs	r2, #1
 8007244:	e000      	b.n	8007248 <prvGetNextExpireTime+0x18>
 8007246:	2200      	movs	r2, #0
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d105      	bne.n	8007260 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007254:	4b07      	ldr	r3, [pc, #28]	@ (8007274 <prvGetNextExpireTime+0x44>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	60fb      	str	r3, [r7, #12]
 800725e:	e001      	b.n	8007264 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007264:	68fb      	ldr	r3, [r7, #12]
}
 8007266:	4618      	mov	r0, r3
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	200010ec 	.word	0x200010ec

08007278 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007280:	f7ff f962 	bl	8006548 <xTaskGetTickCount>
 8007284:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007286:	4b0b      	ldr	r3, [pc, #44]	@ (80072b4 <prvSampleTimeNow+0x3c>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	429a      	cmp	r2, r3
 800728e:	d205      	bcs.n	800729c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007290:	f000 f93a 	bl	8007508 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	601a      	str	r2, [r3, #0]
 800729a:	e002      	b.n	80072a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80072a2:	4a04      	ldr	r2, [pc, #16]	@ (80072b4 <prvSampleTimeNow+0x3c>)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80072a8:	68fb      	ldr	r3, [r7, #12]
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3710      	adds	r7, #16
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	200010fc 	.word	0x200010fc

080072b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	607a      	str	r2, [r7, #4]
 80072c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80072c6:	2300      	movs	r3, #0
 80072c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d812      	bhi.n	8007304 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	1ad2      	subs	r2, r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	699b      	ldr	r3, [r3, #24]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d302      	bcc.n	80072f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80072ec:	2301      	movs	r3, #1
 80072ee:	617b      	str	r3, [r7, #20]
 80072f0:	e01b      	b.n	800732a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80072f2:	4b10      	ldr	r3, [pc, #64]	@ (8007334 <prvInsertTimerInActiveList+0x7c>)
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3304      	adds	r3, #4
 80072fa:	4619      	mov	r1, r3
 80072fc:	4610      	mov	r0, r2
 80072fe:	f7fd fe6e 	bl	8004fde <vListInsert>
 8007302:	e012      	b.n	800732a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	429a      	cmp	r2, r3
 800730a:	d206      	bcs.n	800731a <prvInsertTimerInActiveList+0x62>
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	429a      	cmp	r2, r3
 8007312:	d302      	bcc.n	800731a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007314:	2301      	movs	r3, #1
 8007316:	617b      	str	r3, [r7, #20]
 8007318:	e007      	b.n	800732a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800731a:	4b07      	ldr	r3, [pc, #28]	@ (8007338 <prvInsertTimerInActiveList+0x80>)
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3304      	adds	r3, #4
 8007322:	4619      	mov	r1, r3
 8007324:	4610      	mov	r0, r2
 8007326:	f7fd fe5a 	bl	8004fde <vListInsert>
		}
	}

	return xProcessTimerNow;
 800732a:	697b      	ldr	r3, [r7, #20]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	200010f0 	.word	0x200010f0
 8007338:	200010ec 	.word	0x200010ec

0800733c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b08e      	sub	sp, #56	@ 0x38
 8007340:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007342:	e0ce      	b.n	80074e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	da19      	bge.n	800737e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800734a:	1d3b      	adds	r3, r7, #4
 800734c:	3304      	adds	r3, #4
 800734e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007352:	2b00      	cmp	r3, #0
 8007354:	d10b      	bne.n	800736e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735a:	f383 8811 	msr	BASEPRI, r3
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f3bf 8f4f 	dsb	sy
 8007366:	61fb      	str	r3, [r7, #28]
}
 8007368:	bf00      	nop
 800736a:	bf00      	nop
 800736c:	e7fd      	b.n	800736a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800736e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007374:	6850      	ldr	r0, [r2, #4]
 8007376:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007378:	6892      	ldr	r2, [r2, #8]
 800737a:	4611      	mov	r1, r2
 800737c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	f2c0 80ae 	blt.w	80074e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800738a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d004      	beq.n	800739c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007394:	3304      	adds	r3, #4
 8007396:	4618      	mov	r0, r3
 8007398:	f7fd fe5a 	bl	8005050 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800739c:	463b      	mov	r3, r7
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff ff6a 	bl	8007278 <prvSampleTimeNow>
 80073a4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2b09      	cmp	r3, #9
 80073aa:	f200 8097 	bhi.w	80074dc <prvProcessReceivedCommands+0x1a0>
 80073ae:	a201      	add	r2, pc, #4	@ (adr r2, 80073b4 <prvProcessReceivedCommands+0x78>)
 80073b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b4:	080073dd 	.word	0x080073dd
 80073b8:	080073dd 	.word	0x080073dd
 80073bc:	080073dd 	.word	0x080073dd
 80073c0:	08007453 	.word	0x08007453
 80073c4:	08007467 	.word	0x08007467
 80073c8:	080074b3 	.word	0x080074b3
 80073cc:	080073dd 	.word	0x080073dd
 80073d0:	080073dd 	.word	0x080073dd
 80073d4:	08007453 	.word	0x08007453
 80073d8:	08007467 	.word	0x08007467
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80073dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073e2:	f043 0301 	orr.w	r3, r3, #1
 80073e6:	b2da      	uxtb	r2, r3
 80073e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	699b      	ldr	r3, [r3, #24]
 80073f4:	18d1      	adds	r1, r2, r3
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073fc:	f7ff ff5c 	bl	80072b8 <prvInsertTimerInActiveList>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d06c      	beq.n	80074e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007408:	6a1b      	ldr	r3, [r3, #32]
 800740a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800740c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800740e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007410:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007414:	f003 0304 	and.w	r3, r3, #4
 8007418:	2b00      	cmp	r3, #0
 800741a:	d061      	beq.n	80074e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	441a      	add	r2, r3
 8007424:	2300      	movs	r3, #0
 8007426:	9300      	str	r3, [sp, #0]
 8007428:	2300      	movs	r3, #0
 800742a:	2100      	movs	r1, #0
 800742c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800742e:	f7ff fe01 	bl	8007034 <xTimerGenericCommand>
 8007432:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007434:	6a3b      	ldr	r3, [r7, #32]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d152      	bne.n	80074e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800743a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743e:	f383 8811 	msr	BASEPRI, r3
 8007442:	f3bf 8f6f 	isb	sy
 8007446:	f3bf 8f4f 	dsb	sy
 800744a:	61bb      	str	r3, [r7, #24]
}
 800744c:	bf00      	nop
 800744e:	bf00      	nop
 8007450:	e7fd      	b.n	800744e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007454:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007458:	f023 0301 	bic.w	r3, r3, #1
 800745c:	b2da      	uxtb	r2, r3
 800745e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007460:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007464:	e03d      	b.n	80074e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007468:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800746c:	f043 0301 	orr.w	r3, r3, #1
 8007470:	b2da      	uxtb	r2, r3
 8007472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007474:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800747e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10b      	bne.n	800749e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800748a:	f383 8811 	msr	BASEPRI, r3
 800748e:	f3bf 8f6f 	isb	sy
 8007492:	f3bf 8f4f 	dsb	sy
 8007496:	617b      	str	r3, [r7, #20]
}
 8007498:	bf00      	nop
 800749a:	bf00      	nop
 800749c:	e7fd      	b.n	800749a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800749e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a0:	699a      	ldr	r2, [r3, #24]
 80074a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a4:	18d1      	adds	r1, r2, r3
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074ac:	f7ff ff04 	bl	80072b8 <prvInsertTimerInActiveList>
					break;
 80074b0:	e017      	b.n	80074e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80074b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d103      	bne.n	80074c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80074c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074c2:	f000 fbe9 	bl	8007c98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80074c6:	e00c      	b.n	80074e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80074c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074ce:	f023 0301 	bic.w	r3, r3, #1
 80074d2:	b2da      	uxtb	r2, r3
 80074d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80074da:	e002      	b.n	80074e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80074dc:	bf00      	nop
 80074de:	e000      	b.n	80074e2 <prvProcessReceivedCommands+0x1a6>
					break;
 80074e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80074e2:	4b08      	ldr	r3, [pc, #32]	@ (8007504 <prvProcessReceivedCommands+0x1c8>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	1d39      	adds	r1, r7, #4
 80074e8:	2200      	movs	r2, #0
 80074ea:	4618      	mov	r0, r3
 80074ec:	f7fe f978 	bl	80057e0 <xQueueReceive>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f47f af26 	bne.w	8007344 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80074f8:	bf00      	nop
 80074fa:	bf00      	nop
 80074fc:	3730      	adds	r7, #48	@ 0x30
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	200010f4 	.word	0x200010f4

08007508 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800750e:	e049      	b.n	80075a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007510:	4b2e      	ldr	r3, [pc, #184]	@ (80075cc <prvSwitchTimerLists+0xc4>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800751a:	4b2c      	ldr	r3, [pc, #176]	@ (80075cc <prvSwitchTimerLists+0xc4>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	3304      	adds	r3, #4
 8007528:	4618      	mov	r0, r3
 800752a:	f7fd fd91 	bl	8005050 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a1b      	ldr	r3, [r3, #32]
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800753c:	f003 0304 	and.w	r3, r3, #4
 8007540:	2b00      	cmp	r3, #0
 8007542:	d02f      	beq.n	80075a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	4413      	add	r3, r2
 800754c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	429a      	cmp	r2, r3
 8007554:	d90e      	bls.n	8007574 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007562:	4b1a      	ldr	r3, [pc, #104]	@ (80075cc <prvSwitchTimerLists+0xc4>)
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	3304      	adds	r3, #4
 800756a:	4619      	mov	r1, r3
 800756c:	4610      	mov	r0, r2
 800756e:	f7fd fd36 	bl	8004fde <vListInsert>
 8007572:	e017      	b.n	80075a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007574:	2300      	movs	r3, #0
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	2300      	movs	r3, #0
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	2100      	movs	r1, #0
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f7ff fd58 	bl	8007034 <xTimerGenericCommand>
 8007584:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10b      	bne.n	80075a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	603b      	str	r3, [r7, #0]
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80075a4:	4b09      	ldr	r3, [pc, #36]	@ (80075cc <prvSwitchTimerLists+0xc4>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1b0      	bne.n	8007510 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80075ae:	4b07      	ldr	r3, [pc, #28]	@ (80075cc <prvSwitchTimerLists+0xc4>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80075b4:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <prvSwitchTimerLists+0xc8>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a04      	ldr	r2, [pc, #16]	@ (80075cc <prvSwitchTimerLists+0xc4>)
 80075ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80075bc:	4a04      	ldr	r2, [pc, #16]	@ (80075d0 <prvSwitchTimerLists+0xc8>)
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	6013      	str	r3, [r2, #0]
}
 80075c2:	bf00      	nop
 80075c4:	3718      	adds	r7, #24
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	200010ec 	.word	0x200010ec
 80075d0:	200010f0 	.word	0x200010f0

080075d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80075da:	f000 f96d 	bl	80078b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80075de:	4b15      	ldr	r3, [pc, #84]	@ (8007634 <prvCheckForValidListAndQueue+0x60>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d120      	bne.n	8007628 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80075e6:	4814      	ldr	r0, [pc, #80]	@ (8007638 <prvCheckForValidListAndQueue+0x64>)
 80075e8:	f7fd fca8 	bl	8004f3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80075ec:	4813      	ldr	r0, [pc, #76]	@ (800763c <prvCheckForValidListAndQueue+0x68>)
 80075ee:	f7fd fca5 	bl	8004f3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80075f2:	4b13      	ldr	r3, [pc, #76]	@ (8007640 <prvCheckForValidListAndQueue+0x6c>)
 80075f4:	4a10      	ldr	r2, [pc, #64]	@ (8007638 <prvCheckForValidListAndQueue+0x64>)
 80075f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80075f8:	4b12      	ldr	r3, [pc, #72]	@ (8007644 <prvCheckForValidListAndQueue+0x70>)
 80075fa:	4a10      	ldr	r2, [pc, #64]	@ (800763c <prvCheckForValidListAndQueue+0x68>)
 80075fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80075fe:	2300      	movs	r3, #0
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	4b11      	ldr	r3, [pc, #68]	@ (8007648 <prvCheckForValidListAndQueue+0x74>)
 8007604:	4a11      	ldr	r2, [pc, #68]	@ (800764c <prvCheckForValidListAndQueue+0x78>)
 8007606:	2110      	movs	r1, #16
 8007608:	200a      	movs	r0, #10
 800760a:	f7fd fdb5 	bl	8005178 <xQueueGenericCreateStatic>
 800760e:	4603      	mov	r3, r0
 8007610:	4a08      	ldr	r2, [pc, #32]	@ (8007634 <prvCheckForValidListAndQueue+0x60>)
 8007612:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007614:	4b07      	ldr	r3, [pc, #28]	@ (8007634 <prvCheckForValidListAndQueue+0x60>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d005      	beq.n	8007628 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800761c:	4b05      	ldr	r3, [pc, #20]	@ (8007634 <prvCheckForValidListAndQueue+0x60>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	490b      	ldr	r1, [pc, #44]	@ (8007650 <prvCheckForValidListAndQueue+0x7c>)
 8007622:	4618      	mov	r0, r3
 8007624:	f7fe fc78 	bl	8005f18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007628:	f000 f978 	bl	800791c <vPortExitCritical>
}
 800762c:	bf00      	nop
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	200010f4 	.word	0x200010f4
 8007638:	200010c4 	.word	0x200010c4
 800763c:	200010d8 	.word	0x200010d8
 8007640:	200010ec 	.word	0x200010ec
 8007644:	200010f0 	.word	0x200010f0
 8007648:	200011a0 	.word	0x200011a0
 800764c:	20001100 	.word	0x20001100
 8007650:	0800b2e0 	.word	0x0800b2e0

08007654 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	3b04      	subs	r3, #4
 8007664:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800766c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	3b04      	subs	r3, #4
 8007672:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	f023 0201 	bic.w	r2, r3, #1
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	3b04      	subs	r3, #4
 8007682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007684:	4a0c      	ldr	r2, [pc, #48]	@ (80076b8 <pxPortInitialiseStack+0x64>)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3b14      	subs	r3, #20
 800768e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	3b04      	subs	r3, #4
 800769a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f06f 0202 	mvn.w	r2, #2
 80076a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	3b20      	subs	r3, #32
 80076a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80076aa:	68fb      	ldr	r3, [r7, #12]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3714      	adds	r7, #20
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr
 80076b8:	080076bd 	.word	0x080076bd

080076bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80076c6:	4b13      	ldr	r3, [pc, #76]	@ (8007714 <prvTaskExitError+0x58>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ce:	d00b      	beq.n	80076e8 <prvTaskExitError+0x2c>
	__asm volatile
 80076d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	60fb      	str	r3, [r7, #12]
}
 80076e2:	bf00      	nop
 80076e4:	bf00      	nop
 80076e6:	e7fd      	b.n	80076e4 <prvTaskExitError+0x28>
	__asm volatile
 80076e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ec:	f383 8811 	msr	BASEPRI, r3
 80076f0:	f3bf 8f6f 	isb	sy
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	60bb      	str	r3, [r7, #8]
}
 80076fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076fc:	bf00      	nop
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d0fc      	beq.n	80076fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007704:	bf00      	nop
 8007706:	bf00      	nop
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	2000001c 	.word	0x2000001c
	...

08007720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007720:	4b07      	ldr	r3, [pc, #28]	@ (8007740 <pxCurrentTCBConst2>)
 8007722:	6819      	ldr	r1, [r3, #0]
 8007724:	6808      	ldr	r0, [r1, #0]
 8007726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772a:	f380 8809 	msr	PSP, r0
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	f04f 0000 	mov.w	r0, #0
 8007736:	f380 8811 	msr	BASEPRI, r0
 800773a:	4770      	bx	lr
 800773c:	f3af 8000 	nop.w

08007740 <pxCurrentTCBConst2>:
 8007740:	20000bc4 	.word	0x20000bc4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007744:	bf00      	nop
 8007746:	bf00      	nop

08007748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007748:	4808      	ldr	r0, [pc, #32]	@ (800776c <prvPortStartFirstTask+0x24>)
 800774a:	6800      	ldr	r0, [r0, #0]
 800774c:	6800      	ldr	r0, [r0, #0]
 800774e:	f380 8808 	msr	MSP, r0
 8007752:	f04f 0000 	mov.w	r0, #0
 8007756:	f380 8814 	msr	CONTROL, r0
 800775a:	b662      	cpsie	i
 800775c:	b661      	cpsie	f
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	df00      	svc	0
 8007768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800776a:	bf00      	nop
 800776c:	e000ed08 	.word	0xe000ed08

08007770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007776:	4b47      	ldr	r3, [pc, #284]	@ (8007894 <xPortStartScheduler+0x124>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a47      	ldr	r2, [pc, #284]	@ (8007898 <xPortStartScheduler+0x128>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d10b      	bne.n	8007798 <xPortStartScheduler+0x28>
	__asm volatile
 8007780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007784:	f383 8811 	msr	BASEPRI, r3
 8007788:	f3bf 8f6f 	isb	sy
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	60fb      	str	r3, [r7, #12]
}
 8007792:	bf00      	nop
 8007794:	bf00      	nop
 8007796:	e7fd      	b.n	8007794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007798:	4b3e      	ldr	r3, [pc, #248]	@ (8007894 <xPortStartScheduler+0x124>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a3f      	ldr	r2, [pc, #252]	@ (800789c <xPortStartScheduler+0x12c>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d10b      	bne.n	80077ba <xPortStartScheduler+0x4a>
	__asm volatile
 80077a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a6:	f383 8811 	msr	BASEPRI, r3
 80077aa:	f3bf 8f6f 	isb	sy
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	613b      	str	r3, [r7, #16]
}
 80077b4:	bf00      	nop
 80077b6:	bf00      	nop
 80077b8:	e7fd      	b.n	80077b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80077ba:	4b39      	ldr	r3, [pc, #228]	@ (80078a0 <xPortStartScheduler+0x130>)
 80077bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	22ff      	movs	r2, #255	@ 0xff
 80077ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80077d4:	78fb      	ldrb	r3, [r7, #3]
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	4b31      	ldr	r3, [pc, #196]	@ (80078a4 <xPortStartScheduler+0x134>)
 80077e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80077e2:	4b31      	ldr	r3, [pc, #196]	@ (80078a8 <xPortStartScheduler+0x138>)
 80077e4:	2207      	movs	r2, #7
 80077e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077e8:	e009      	b.n	80077fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80077ea:	4b2f      	ldr	r3, [pc, #188]	@ (80078a8 <xPortStartScheduler+0x138>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	3b01      	subs	r3, #1
 80077f0:	4a2d      	ldr	r2, [pc, #180]	@ (80078a8 <xPortStartScheduler+0x138>)
 80077f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077f4:	78fb      	ldrb	r3, [r7, #3]
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	005b      	lsls	r3, r3, #1
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077fe:	78fb      	ldrb	r3, [r7, #3]
 8007800:	b2db      	uxtb	r3, r3
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b80      	cmp	r3, #128	@ 0x80
 8007808:	d0ef      	beq.n	80077ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800780a:	4b27      	ldr	r3, [pc, #156]	@ (80078a8 <xPortStartScheduler+0x138>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f1c3 0307 	rsb	r3, r3, #7
 8007812:	2b04      	cmp	r3, #4
 8007814:	d00b      	beq.n	800782e <xPortStartScheduler+0xbe>
	__asm volatile
 8007816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781a:	f383 8811 	msr	BASEPRI, r3
 800781e:	f3bf 8f6f 	isb	sy
 8007822:	f3bf 8f4f 	dsb	sy
 8007826:	60bb      	str	r3, [r7, #8]
}
 8007828:	bf00      	nop
 800782a:	bf00      	nop
 800782c:	e7fd      	b.n	800782a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800782e:	4b1e      	ldr	r3, [pc, #120]	@ (80078a8 <xPortStartScheduler+0x138>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	021b      	lsls	r3, r3, #8
 8007834:	4a1c      	ldr	r2, [pc, #112]	@ (80078a8 <xPortStartScheduler+0x138>)
 8007836:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007838:	4b1b      	ldr	r3, [pc, #108]	@ (80078a8 <xPortStartScheduler+0x138>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007840:	4a19      	ldr	r2, [pc, #100]	@ (80078a8 <xPortStartScheduler+0x138>)
 8007842:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	b2da      	uxtb	r2, r3
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800784c:	4b17      	ldr	r3, [pc, #92]	@ (80078ac <xPortStartScheduler+0x13c>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a16      	ldr	r2, [pc, #88]	@ (80078ac <xPortStartScheduler+0x13c>)
 8007852:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007856:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007858:	4b14      	ldr	r3, [pc, #80]	@ (80078ac <xPortStartScheduler+0x13c>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a13      	ldr	r2, [pc, #76]	@ (80078ac <xPortStartScheduler+0x13c>)
 800785e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007862:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007864:	f000 f8da 	bl	8007a1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007868:	4b11      	ldr	r3, [pc, #68]	@ (80078b0 <xPortStartScheduler+0x140>)
 800786a:	2200      	movs	r2, #0
 800786c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800786e:	f000 f8f9 	bl	8007a64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007872:	4b10      	ldr	r3, [pc, #64]	@ (80078b4 <xPortStartScheduler+0x144>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a0f      	ldr	r2, [pc, #60]	@ (80078b4 <xPortStartScheduler+0x144>)
 8007878:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800787c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800787e:	f7ff ff63 	bl	8007748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007882:	f7fe ff2b 	bl	80066dc <vTaskSwitchContext>
	prvTaskExitError();
 8007886:	f7ff ff19 	bl	80076bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3718      	adds	r7, #24
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	e000ed00 	.word	0xe000ed00
 8007898:	410fc271 	.word	0x410fc271
 800789c:	410fc270 	.word	0x410fc270
 80078a0:	e000e400 	.word	0xe000e400
 80078a4:	200011f0 	.word	0x200011f0
 80078a8:	200011f4 	.word	0x200011f4
 80078ac:	e000ed20 	.word	0xe000ed20
 80078b0:	2000001c 	.word	0x2000001c
 80078b4:	e000ef34 	.word	0xe000ef34

080078b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
	__asm volatile
 80078be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c2:	f383 8811 	msr	BASEPRI, r3
 80078c6:	f3bf 8f6f 	isb	sy
 80078ca:	f3bf 8f4f 	dsb	sy
 80078ce:	607b      	str	r3, [r7, #4]
}
 80078d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80078d2:	4b10      	ldr	r3, [pc, #64]	@ (8007914 <vPortEnterCritical+0x5c>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3301      	adds	r3, #1
 80078d8:	4a0e      	ldr	r2, [pc, #56]	@ (8007914 <vPortEnterCritical+0x5c>)
 80078da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80078dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007914 <vPortEnterCritical+0x5c>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d110      	bne.n	8007906 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80078e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007918 <vPortEnterCritical+0x60>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00b      	beq.n	8007906 <vPortEnterCritical+0x4e>
	__asm volatile
 80078ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f2:	f383 8811 	msr	BASEPRI, r3
 80078f6:	f3bf 8f6f 	isb	sy
 80078fa:	f3bf 8f4f 	dsb	sy
 80078fe:	603b      	str	r3, [r7, #0]
}
 8007900:	bf00      	nop
 8007902:	bf00      	nop
 8007904:	e7fd      	b.n	8007902 <vPortEnterCritical+0x4a>
	}
}
 8007906:	bf00      	nop
 8007908:	370c      	adds	r7, #12
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	2000001c 	.word	0x2000001c
 8007918:	e000ed04 	.word	0xe000ed04

0800791c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007922:	4b12      	ldr	r3, [pc, #72]	@ (800796c <vPortExitCritical+0x50>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10b      	bne.n	8007942 <vPortExitCritical+0x26>
	__asm volatile
 800792a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792e:	f383 8811 	msr	BASEPRI, r3
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	607b      	str	r3, [r7, #4]
}
 800793c:	bf00      	nop
 800793e:	bf00      	nop
 8007940:	e7fd      	b.n	800793e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007942:	4b0a      	ldr	r3, [pc, #40]	@ (800796c <vPortExitCritical+0x50>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	3b01      	subs	r3, #1
 8007948:	4a08      	ldr	r2, [pc, #32]	@ (800796c <vPortExitCritical+0x50>)
 800794a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800794c:	4b07      	ldr	r3, [pc, #28]	@ (800796c <vPortExitCritical+0x50>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d105      	bne.n	8007960 <vPortExitCritical+0x44>
 8007954:	2300      	movs	r3, #0
 8007956:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	f383 8811 	msr	BASEPRI, r3
}
 800795e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	2000001c 	.word	0x2000001c

08007970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007970:	f3ef 8009 	mrs	r0, PSP
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	4b15      	ldr	r3, [pc, #84]	@ (80079d0 <pxCurrentTCBConst>)
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	f01e 0f10 	tst.w	lr, #16
 8007980:	bf08      	it	eq
 8007982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800798a:	6010      	str	r0, [r2, #0]
 800798c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007990:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007994:	f380 8811 	msr	BASEPRI, r0
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	f3bf 8f6f 	isb	sy
 80079a0:	f7fe fe9c 	bl	80066dc <vTaskSwitchContext>
 80079a4:	f04f 0000 	mov.w	r0, #0
 80079a8:	f380 8811 	msr	BASEPRI, r0
 80079ac:	bc09      	pop	{r0, r3}
 80079ae:	6819      	ldr	r1, [r3, #0]
 80079b0:	6808      	ldr	r0, [r1, #0]
 80079b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b6:	f01e 0f10 	tst.w	lr, #16
 80079ba:	bf08      	it	eq
 80079bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80079c0:	f380 8809 	msr	PSP, r0
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	f3af 8000 	nop.w

080079d0 <pxCurrentTCBConst>:
 80079d0:	20000bc4 	.word	0x20000bc4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80079d4:	bf00      	nop
 80079d6:	bf00      	nop

080079d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
	__asm volatile
 80079de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e2:	f383 8811 	msr	BASEPRI, r3
 80079e6:	f3bf 8f6f 	isb	sy
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	607b      	str	r3, [r7, #4]
}
 80079f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80079f2:	f7fe fdb9 	bl	8006568 <xTaskIncrementTick>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d003      	beq.n	8007a04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80079fc:	4b06      	ldr	r3, [pc, #24]	@ (8007a18 <xPortSysTickHandler+0x40>)
 80079fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a02:	601a      	str	r2, [r3, #0]
 8007a04:	2300      	movs	r3, #0
 8007a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	f383 8811 	msr	BASEPRI, r3
}
 8007a0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a10:	bf00      	nop
 8007a12:	3708      	adds	r7, #8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	e000ed04 	.word	0xe000ed04

08007a1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a20:	4b0b      	ldr	r3, [pc, #44]	@ (8007a50 <vPortSetupTimerInterrupt+0x34>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a26:	4b0b      	ldr	r3, [pc, #44]	@ (8007a54 <vPortSetupTimerInterrupt+0x38>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a58 <vPortSetupTimerInterrupt+0x3c>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a0a      	ldr	r2, [pc, #40]	@ (8007a5c <vPortSetupTimerInterrupt+0x40>)
 8007a32:	fba2 2303 	umull	r2, r3, r2, r3
 8007a36:	099b      	lsrs	r3, r3, #6
 8007a38:	4a09      	ldr	r2, [pc, #36]	@ (8007a60 <vPortSetupTimerInterrupt+0x44>)
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a3e:	4b04      	ldr	r3, [pc, #16]	@ (8007a50 <vPortSetupTimerInterrupt+0x34>)
 8007a40:	2207      	movs	r2, #7
 8007a42:	601a      	str	r2, [r3, #0]
}
 8007a44:	bf00      	nop
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	e000e010 	.word	0xe000e010
 8007a54:	e000e018 	.word	0xe000e018
 8007a58:	20000010 	.word	0x20000010
 8007a5c:	10624dd3 	.word	0x10624dd3
 8007a60:	e000e014 	.word	0xe000e014

08007a64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007a74 <vPortEnableVFP+0x10>
 8007a68:	6801      	ldr	r1, [r0, #0]
 8007a6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007a6e:	6001      	str	r1, [r0, #0]
 8007a70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a72:	bf00      	nop
 8007a74:	e000ed88 	.word	0xe000ed88

08007a78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a7e:	f3ef 8305 	mrs	r3, IPSR
 8007a82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2b0f      	cmp	r3, #15
 8007a88:	d915      	bls.n	8007ab6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007a8a:	4a18      	ldr	r2, [pc, #96]	@ (8007aec <vPortValidateInterruptPriority+0x74>)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	4413      	add	r3, r2
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a94:	4b16      	ldr	r3, [pc, #88]	@ (8007af0 <vPortValidateInterruptPriority+0x78>)
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	7afa      	ldrb	r2, [r7, #11]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d20b      	bcs.n	8007ab6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa2:	f383 8811 	msr	BASEPRI, r3
 8007aa6:	f3bf 8f6f 	isb	sy
 8007aaa:	f3bf 8f4f 	dsb	sy
 8007aae:	607b      	str	r3, [r7, #4]
}
 8007ab0:	bf00      	nop
 8007ab2:	bf00      	nop
 8007ab4:	e7fd      	b.n	8007ab2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8007af4 <vPortValidateInterruptPriority+0x7c>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007abe:	4b0e      	ldr	r3, [pc, #56]	@ (8007af8 <vPortValidateInterruptPriority+0x80>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d90b      	bls.n	8007ade <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aca:	f383 8811 	msr	BASEPRI, r3
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	f3bf 8f4f 	dsb	sy
 8007ad6:	603b      	str	r3, [r7, #0]
}
 8007ad8:	bf00      	nop
 8007ada:	bf00      	nop
 8007adc:	e7fd      	b.n	8007ada <vPortValidateInterruptPriority+0x62>
	}
 8007ade:	bf00      	nop
 8007ae0:	3714      	adds	r7, #20
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	e000e3f0 	.word	0xe000e3f0
 8007af0:	200011f0 	.word	0x200011f0
 8007af4:	e000ed0c 	.word	0xe000ed0c
 8007af8:	200011f4 	.word	0x200011f4

08007afc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b08a      	sub	sp, #40	@ 0x28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b04:	2300      	movs	r3, #0
 8007b06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b08:	f7fe fc72 	bl	80063f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8007c80 <pvPortMalloc+0x184>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d101      	bne.n	8007b18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b14:	f000 f924 	bl	8007d60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b18:	4b5a      	ldr	r3, [pc, #360]	@ (8007c84 <pvPortMalloc+0x188>)
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4013      	ands	r3, r2
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f040 8095 	bne.w	8007c50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d01e      	beq.n	8007b6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007b2c:	2208      	movs	r2, #8
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4413      	add	r3, r2
 8007b32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f003 0307 	and.w	r3, r3, #7
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d015      	beq.n	8007b6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f023 0307 	bic.w	r3, r3, #7
 8007b44:	3308      	adds	r3, #8
 8007b46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f003 0307 	and.w	r3, r3, #7
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00b      	beq.n	8007b6a <pvPortMalloc+0x6e>
	__asm volatile
 8007b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b56:	f383 8811 	msr	BASEPRI, r3
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	f3bf 8f4f 	dsb	sy
 8007b62:	617b      	str	r3, [r7, #20]
}
 8007b64:	bf00      	nop
 8007b66:	bf00      	nop
 8007b68:	e7fd      	b.n	8007b66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d06f      	beq.n	8007c50 <pvPortMalloc+0x154>
 8007b70:	4b45      	ldr	r3, [pc, #276]	@ (8007c88 <pvPortMalloc+0x18c>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d86a      	bhi.n	8007c50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b7a:	4b44      	ldr	r3, [pc, #272]	@ (8007c8c <pvPortMalloc+0x190>)
 8007b7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b7e:	4b43      	ldr	r3, [pc, #268]	@ (8007c8c <pvPortMalloc+0x190>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b84:	e004      	b.n	8007b90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d903      	bls.n	8007ba2 <pvPortMalloc+0xa6>
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1f1      	bne.n	8007b86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ba2:	4b37      	ldr	r3, [pc, #220]	@ (8007c80 <pvPortMalloc+0x184>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d051      	beq.n	8007c50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007bac:	6a3b      	ldr	r3, [r7, #32]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2208      	movs	r2, #8
 8007bb2:	4413      	add	r3, r2
 8007bb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	6a3b      	ldr	r3, [r7, #32]
 8007bbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc0:	685a      	ldr	r2, [r3, #4]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	1ad2      	subs	r2, r2, r3
 8007bc6:	2308      	movs	r3, #8
 8007bc8:	005b      	lsls	r3, r3, #1
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d920      	bls.n	8007c10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	f003 0307 	and.w	r3, r3, #7
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00b      	beq.n	8007bf8 <pvPortMalloc+0xfc>
	__asm volatile
 8007be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	613b      	str	r3, [r7, #16]
}
 8007bf2:	bf00      	nop
 8007bf4:	bf00      	nop
 8007bf6:	e7fd      	b.n	8007bf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	1ad2      	subs	r2, r2, r3
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c0a:	69b8      	ldr	r0, [r7, #24]
 8007c0c:	f000 f90a 	bl	8007e24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c10:	4b1d      	ldr	r3, [pc, #116]	@ (8007c88 <pvPortMalloc+0x18c>)
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	1ad3      	subs	r3, r2, r3
 8007c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8007c88 <pvPortMalloc+0x18c>)
 8007c1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8007c88 <pvPortMalloc+0x18c>)
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	4b1b      	ldr	r3, [pc, #108]	@ (8007c90 <pvPortMalloc+0x194>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d203      	bcs.n	8007c32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c2a:	4b17      	ldr	r3, [pc, #92]	@ (8007c88 <pvPortMalloc+0x18c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a18      	ldr	r2, [pc, #96]	@ (8007c90 <pvPortMalloc+0x194>)
 8007c30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	4b13      	ldr	r3, [pc, #76]	@ (8007c84 <pvPortMalloc+0x188>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c42:	2200      	movs	r2, #0
 8007c44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c46:	4b13      	ldr	r3, [pc, #76]	@ (8007c94 <pvPortMalloc+0x198>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	4a11      	ldr	r2, [pc, #68]	@ (8007c94 <pvPortMalloc+0x198>)
 8007c4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c50:	f7fe fbdc 	bl	800640c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	f003 0307 	and.w	r3, r3, #7
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00b      	beq.n	8007c76 <pvPortMalloc+0x17a>
	__asm volatile
 8007c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c62:	f383 8811 	msr	BASEPRI, r3
 8007c66:	f3bf 8f6f 	isb	sy
 8007c6a:	f3bf 8f4f 	dsb	sy
 8007c6e:	60fb      	str	r3, [r7, #12]
}
 8007c70:	bf00      	nop
 8007c72:	bf00      	nop
 8007c74:	e7fd      	b.n	8007c72 <pvPortMalloc+0x176>
	return pvReturn;
 8007c76:	69fb      	ldr	r3, [r7, #28]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3728      	adds	r7, #40	@ 0x28
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	20004e00 	.word	0x20004e00
 8007c84:	20004e14 	.word	0x20004e14
 8007c88:	20004e04 	.word	0x20004e04
 8007c8c:	20004df8 	.word	0x20004df8
 8007c90:	20004e08 	.word	0x20004e08
 8007c94:	20004e0c 	.word	0x20004e0c

08007c98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b086      	sub	sp, #24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d04f      	beq.n	8007d4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007caa:	2308      	movs	r3, #8
 8007cac:	425b      	negs	r3, r3
 8007cae:	697a      	ldr	r2, [r7, #20]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	4b25      	ldr	r3, [pc, #148]	@ (8007d54 <vPortFree+0xbc>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4013      	ands	r3, r2
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d10b      	bne.n	8007cde <vPortFree+0x46>
	__asm volatile
 8007cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cca:	f383 8811 	msr	BASEPRI, r3
 8007cce:	f3bf 8f6f 	isb	sy
 8007cd2:	f3bf 8f4f 	dsb	sy
 8007cd6:	60fb      	str	r3, [r7, #12]
}
 8007cd8:	bf00      	nop
 8007cda:	bf00      	nop
 8007cdc:	e7fd      	b.n	8007cda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00b      	beq.n	8007cfe <vPortFree+0x66>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	60bb      	str	r3, [r7, #8]
}
 8007cf8:	bf00      	nop
 8007cfa:	bf00      	nop
 8007cfc:	e7fd      	b.n	8007cfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	685a      	ldr	r2, [r3, #4]
 8007d02:	4b14      	ldr	r3, [pc, #80]	@ (8007d54 <vPortFree+0xbc>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4013      	ands	r3, r2
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d01e      	beq.n	8007d4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d11a      	bne.n	8007d4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	685a      	ldr	r2, [r3, #4]
 8007d18:	4b0e      	ldr	r3, [pc, #56]	@ (8007d54 <vPortFree+0xbc>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	43db      	mvns	r3, r3
 8007d1e:	401a      	ands	r2, r3
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d24:	f7fe fb64 	bl	80063f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d58 <vPortFree+0xc0>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4413      	add	r3, r2
 8007d32:	4a09      	ldr	r2, [pc, #36]	@ (8007d58 <vPortFree+0xc0>)
 8007d34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d36:	6938      	ldr	r0, [r7, #16]
 8007d38:	f000 f874 	bl	8007e24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d3c:	4b07      	ldr	r3, [pc, #28]	@ (8007d5c <vPortFree+0xc4>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3301      	adds	r3, #1
 8007d42:	4a06      	ldr	r2, [pc, #24]	@ (8007d5c <vPortFree+0xc4>)
 8007d44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d46:	f7fe fb61 	bl	800640c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d4a:	bf00      	nop
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	20004e14 	.word	0x20004e14
 8007d58:	20004e04 	.word	0x20004e04
 8007d5c:	20004e10 	.word	0x20004e10

08007d60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007d6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d6c:	4b27      	ldr	r3, [pc, #156]	@ (8007e0c <prvHeapInit+0xac>)
 8007d6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f003 0307 	and.w	r3, r3, #7
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00c      	beq.n	8007d94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	3307      	adds	r3, #7
 8007d7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f023 0307 	bic.w	r3, r3, #7
 8007d86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8007e0c <prvHeapInit+0xac>)
 8007d90:	4413      	add	r3, r2
 8007d92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d98:	4a1d      	ldr	r2, [pc, #116]	@ (8007e10 <prvHeapInit+0xb0>)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8007e10 <prvHeapInit+0xb0>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	4413      	add	r3, r2
 8007daa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007dac:	2208      	movs	r2, #8
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	1a9b      	subs	r3, r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f023 0307 	bic.w	r3, r3, #7
 8007dba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	4a15      	ldr	r2, [pc, #84]	@ (8007e14 <prvHeapInit+0xb4>)
 8007dc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007dc2:	4b14      	ldr	r3, [pc, #80]	@ (8007e14 <prvHeapInit+0xb4>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007dca:	4b12      	ldr	r3, [pc, #72]	@ (8007e14 <prvHeapInit+0xb4>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	1ad2      	subs	r2, r2, r3
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007de0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <prvHeapInit+0xb4>)
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	4a0a      	ldr	r2, [pc, #40]	@ (8007e18 <prvHeapInit+0xb8>)
 8007dee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	4a09      	ldr	r2, [pc, #36]	@ (8007e1c <prvHeapInit+0xbc>)
 8007df6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007df8:	4b09      	ldr	r3, [pc, #36]	@ (8007e20 <prvHeapInit+0xc0>)
 8007dfa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007dfe:	601a      	str	r2, [r3, #0]
}
 8007e00:	bf00      	nop
 8007e02:	3714      	adds	r7, #20
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr
 8007e0c:	200011f8 	.word	0x200011f8
 8007e10:	20004df8 	.word	0x20004df8
 8007e14:	20004e00 	.word	0x20004e00
 8007e18:	20004e08 	.word	0x20004e08
 8007e1c:	20004e04 	.word	0x20004e04
 8007e20:	20004e14 	.word	0x20004e14

08007e24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e24:	b480      	push	{r7}
 8007e26:	b085      	sub	sp, #20
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e2c:	4b28      	ldr	r3, [pc, #160]	@ (8007ed0 <prvInsertBlockIntoFreeList+0xac>)
 8007e2e:	60fb      	str	r3, [r7, #12]
 8007e30:	e002      	b.n	8007e38 <prvInsertBlockIntoFreeList+0x14>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	60fb      	str	r3, [r7, #12]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d8f7      	bhi.n	8007e32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d108      	bne.n	8007e66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	685a      	ldr	r2, [r3, #4]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	441a      	add	r2, r3
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	68ba      	ldr	r2, [r7, #8]
 8007e70:	441a      	add	r2, r3
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d118      	bne.n	8007eac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	4b15      	ldr	r3, [pc, #84]	@ (8007ed4 <prvInsertBlockIntoFreeList+0xb0>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d00d      	beq.n	8007ea2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	685a      	ldr	r2, [r3, #4]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	441a      	add	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	601a      	str	r2, [r3, #0]
 8007ea0:	e008      	b.n	8007eb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed4 <prvInsertBlockIntoFreeList+0xb0>)
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	601a      	str	r2, [r3, #0]
 8007eaa:	e003      	b.n	8007eb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007eb4:	68fa      	ldr	r2, [r7, #12]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d002      	beq.n	8007ec2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ec2:	bf00      	nop
 8007ec4:	3714      	adds	r7, #20
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	20004df8 	.word	0x20004df8
 8007ed4:	20004e00 	.word	0x20004e00

08007ed8 <atof>:
 8007ed8:	2100      	movs	r1, #0
 8007eda:	f000 bee1 	b.w	8008ca0 <strtod>

08007ede <atoi>:
 8007ede:	220a      	movs	r2, #10
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	f000 bf63 	b.w	8008dac <strtol>
	...

08007ee8 <calloc>:
 8007ee8:	4b02      	ldr	r3, [pc, #8]	@ (8007ef4 <calloc+0xc>)
 8007eea:	460a      	mov	r2, r1
 8007eec:	4601      	mov	r1, r0
 8007eee:	6818      	ldr	r0, [r3, #0]
 8007ef0:	f000 b802 	b.w	8007ef8 <_calloc_r>
 8007ef4:	20000198 	.word	0x20000198

08007ef8 <_calloc_r>:
 8007ef8:	b570      	push	{r4, r5, r6, lr}
 8007efa:	fba1 5402 	umull	r5, r4, r1, r2
 8007efe:	b934      	cbnz	r4, 8007f0e <_calloc_r+0x16>
 8007f00:	4629      	mov	r1, r5
 8007f02:	f000 f83f 	bl	8007f84 <_malloc_r>
 8007f06:	4606      	mov	r6, r0
 8007f08:	b928      	cbnz	r0, 8007f16 <_calloc_r+0x1e>
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	bd70      	pop	{r4, r5, r6, pc}
 8007f0e:	220c      	movs	r2, #12
 8007f10:	6002      	str	r2, [r0, #0]
 8007f12:	2600      	movs	r6, #0
 8007f14:	e7f9      	b.n	8007f0a <_calloc_r+0x12>
 8007f16:	462a      	mov	r2, r5
 8007f18:	4621      	mov	r1, r4
 8007f1a:	f001 f88c 	bl	8009036 <memset>
 8007f1e:	e7f4      	b.n	8007f0a <_calloc_r+0x12>

08007f20 <malloc>:
 8007f20:	4b02      	ldr	r3, [pc, #8]	@ (8007f2c <malloc+0xc>)
 8007f22:	4601      	mov	r1, r0
 8007f24:	6818      	ldr	r0, [r3, #0]
 8007f26:	f000 b82d 	b.w	8007f84 <_malloc_r>
 8007f2a:	bf00      	nop
 8007f2c:	20000198 	.word	0x20000198

08007f30 <free>:
 8007f30:	4b02      	ldr	r3, [pc, #8]	@ (8007f3c <free+0xc>)
 8007f32:	4601      	mov	r1, r0
 8007f34:	6818      	ldr	r0, [r3, #0]
 8007f36:	f001 b9a7 	b.w	8009288 <_free_r>
 8007f3a:	bf00      	nop
 8007f3c:	20000198 	.word	0x20000198

08007f40 <sbrk_aligned>:
 8007f40:	b570      	push	{r4, r5, r6, lr}
 8007f42:	4e0f      	ldr	r6, [pc, #60]	@ (8007f80 <sbrk_aligned+0x40>)
 8007f44:	460c      	mov	r4, r1
 8007f46:	6831      	ldr	r1, [r6, #0]
 8007f48:	4605      	mov	r5, r0
 8007f4a:	b911      	cbnz	r1, 8007f52 <sbrk_aligned+0x12>
 8007f4c:	f001 f936 	bl	80091bc <_sbrk_r>
 8007f50:	6030      	str	r0, [r6, #0]
 8007f52:	4621      	mov	r1, r4
 8007f54:	4628      	mov	r0, r5
 8007f56:	f001 f931 	bl	80091bc <_sbrk_r>
 8007f5a:	1c43      	adds	r3, r0, #1
 8007f5c:	d103      	bne.n	8007f66 <sbrk_aligned+0x26>
 8007f5e:	f04f 34ff 	mov.w	r4, #4294967295
 8007f62:	4620      	mov	r0, r4
 8007f64:	bd70      	pop	{r4, r5, r6, pc}
 8007f66:	1cc4      	adds	r4, r0, #3
 8007f68:	f024 0403 	bic.w	r4, r4, #3
 8007f6c:	42a0      	cmp	r0, r4
 8007f6e:	d0f8      	beq.n	8007f62 <sbrk_aligned+0x22>
 8007f70:	1a21      	subs	r1, r4, r0
 8007f72:	4628      	mov	r0, r5
 8007f74:	f001 f922 	bl	80091bc <_sbrk_r>
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d1f2      	bne.n	8007f62 <sbrk_aligned+0x22>
 8007f7c:	e7ef      	b.n	8007f5e <sbrk_aligned+0x1e>
 8007f7e:	bf00      	nop
 8007f80:	20004e18 	.word	0x20004e18

08007f84 <_malloc_r>:
 8007f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f88:	1ccd      	adds	r5, r1, #3
 8007f8a:	f025 0503 	bic.w	r5, r5, #3
 8007f8e:	3508      	adds	r5, #8
 8007f90:	2d0c      	cmp	r5, #12
 8007f92:	bf38      	it	cc
 8007f94:	250c      	movcc	r5, #12
 8007f96:	2d00      	cmp	r5, #0
 8007f98:	4606      	mov	r6, r0
 8007f9a:	db01      	blt.n	8007fa0 <_malloc_r+0x1c>
 8007f9c:	42a9      	cmp	r1, r5
 8007f9e:	d904      	bls.n	8007faa <_malloc_r+0x26>
 8007fa0:	230c      	movs	r3, #12
 8007fa2:	6033      	str	r3, [r6, #0]
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007faa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008080 <_malloc_r+0xfc>
 8007fae:	f000 f869 	bl	8008084 <__malloc_lock>
 8007fb2:	f8d8 3000 	ldr.w	r3, [r8]
 8007fb6:	461c      	mov	r4, r3
 8007fb8:	bb44      	cbnz	r4, 800800c <_malloc_r+0x88>
 8007fba:	4629      	mov	r1, r5
 8007fbc:	4630      	mov	r0, r6
 8007fbe:	f7ff ffbf 	bl	8007f40 <sbrk_aligned>
 8007fc2:	1c43      	adds	r3, r0, #1
 8007fc4:	4604      	mov	r4, r0
 8007fc6:	d158      	bne.n	800807a <_malloc_r+0xf6>
 8007fc8:	f8d8 4000 	ldr.w	r4, [r8]
 8007fcc:	4627      	mov	r7, r4
 8007fce:	2f00      	cmp	r7, #0
 8007fd0:	d143      	bne.n	800805a <_malloc_r+0xd6>
 8007fd2:	2c00      	cmp	r4, #0
 8007fd4:	d04b      	beq.n	800806e <_malloc_r+0xea>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	4639      	mov	r1, r7
 8007fda:	4630      	mov	r0, r6
 8007fdc:	eb04 0903 	add.w	r9, r4, r3
 8007fe0:	f001 f8ec 	bl	80091bc <_sbrk_r>
 8007fe4:	4581      	cmp	r9, r0
 8007fe6:	d142      	bne.n	800806e <_malloc_r+0xea>
 8007fe8:	6821      	ldr	r1, [r4, #0]
 8007fea:	1a6d      	subs	r5, r5, r1
 8007fec:	4629      	mov	r1, r5
 8007fee:	4630      	mov	r0, r6
 8007ff0:	f7ff ffa6 	bl	8007f40 <sbrk_aligned>
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d03a      	beq.n	800806e <_malloc_r+0xea>
 8007ff8:	6823      	ldr	r3, [r4, #0]
 8007ffa:	442b      	add	r3, r5
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	f8d8 3000 	ldr.w	r3, [r8]
 8008002:	685a      	ldr	r2, [r3, #4]
 8008004:	bb62      	cbnz	r2, 8008060 <_malloc_r+0xdc>
 8008006:	f8c8 7000 	str.w	r7, [r8]
 800800a:	e00f      	b.n	800802c <_malloc_r+0xa8>
 800800c:	6822      	ldr	r2, [r4, #0]
 800800e:	1b52      	subs	r2, r2, r5
 8008010:	d420      	bmi.n	8008054 <_malloc_r+0xd0>
 8008012:	2a0b      	cmp	r2, #11
 8008014:	d917      	bls.n	8008046 <_malloc_r+0xc2>
 8008016:	1961      	adds	r1, r4, r5
 8008018:	42a3      	cmp	r3, r4
 800801a:	6025      	str	r5, [r4, #0]
 800801c:	bf18      	it	ne
 800801e:	6059      	strne	r1, [r3, #4]
 8008020:	6863      	ldr	r3, [r4, #4]
 8008022:	bf08      	it	eq
 8008024:	f8c8 1000 	streq.w	r1, [r8]
 8008028:	5162      	str	r2, [r4, r5]
 800802a:	604b      	str	r3, [r1, #4]
 800802c:	4630      	mov	r0, r6
 800802e:	f000 f82f 	bl	8008090 <__malloc_unlock>
 8008032:	f104 000b 	add.w	r0, r4, #11
 8008036:	1d23      	adds	r3, r4, #4
 8008038:	f020 0007 	bic.w	r0, r0, #7
 800803c:	1ac2      	subs	r2, r0, r3
 800803e:	bf1c      	itt	ne
 8008040:	1a1b      	subne	r3, r3, r0
 8008042:	50a3      	strne	r3, [r4, r2]
 8008044:	e7af      	b.n	8007fa6 <_malloc_r+0x22>
 8008046:	6862      	ldr	r2, [r4, #4]
 8008048:	42a3      	cmp	r3, r4
 800804a:	bf0c      	ite	eq
 800804c:	f8c8 2000 	streq.w	r2, [r8]
 8008050:	605a      	strne	r2, [r3, #4]
 8008052:	e7eb      	b.n	800802c <_malloc_r+0xa8>
 8008054:	4623      	mov	r3, r4
 8008056:	6864      	ldr	r4, [r4, #4]
 8008058:	e7ae      	b.n	8007fb8 <_malloc_r+0x34>
 800805a:	463c      	mov	r4, r7
 800805c:	687f      	ldr	r7, [r7, #4]
 800805e:	e7b6      	b.n	8007fce <_malloc_r+0x4a>
 8008060:	461a      	mov	r2, r3
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	42a3      	cmp	r3, r4
 8008066:	d1fb      	bne.n	8008060 <_malloc_r+0xdc>
 8008068:	2300      	movs	r3, #0
 800806a:	6053      	str	r3, [r2, #4]
 800806c:	e7de      	b.n	800802c <_malloc_r+0xa8>
 800806e:	230c      	movs	r3, #12
 8008070:	6033      	str	r3, [r6, #0]
 8008072:	4630      	mov	r0, r6
 8008074:	f000 f80c 	bl	8008090 <__malloc_unlock>
 8008078:	e794      	b.n	8007fa4 <_malloc_r+0x20>
 800807a:	6005      	str	r5, [r0, #0]
 800807c:	e7d6      	b.n	800802c <_malloc_r+0xa8>
 800807e:	bf00      	nop
 8008080:	20004e1c 	.word	0x20004e1c

08008084 <__malloc_lock>:
 8008084:	4801      	ldr	r0, [pc, #4]	@ (800808c <__malloc_lock+0x8>)
 8008086:	f001 b8e6 	b.w	8009256 <__retarget_lock_acquire_recursive>
 800808a:	bf00      	nop
 800808c:	20004f60 	.word	0x20004f60

08008090 <__malloc_unlock>:
 8008090:	4801      	ldr	r0, [pc, #4]	@ (8008098 <__malloc_unlock+0x8>)
 8008092:	f001 b8e1 	b.w	8009258 <__retarget_lock_release_recursive>
 8008096:	bf00      	nop
 8008098:	20004f60 	.word	0x20004f60

0800809c <sulp>:
 800809c:	b570      	push	{r4, r5, r6, lr}
 800809e:	4604      	mov	r4, r0
 80080a0:	460d      	mov	r5, r1
 80080a2:	ec45 4b10 	vmov	d0, r4, r5
 80080a6:	4616      	mov	r6, r2
 80080a8:	f001 fff0 	bl	800a08c <__ulp>
 80080ac:	ec51 0b10 	vmov	r0, r1, d0
 80080b0:	b17e      	cbz	r6, 80080d2 <sulp+0x36>
 80080b2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80080b6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	dd09      	ble.n	80080d2 <sulp+0x36>
 80080be:	051b      	lsls	r3, r3, #20
 80080c0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80080c4:	2400      	movs	r4, #0
 80080c6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80080ca:	4622      	mov	r2, r4
 80080cc:	462b      	mov	r3, r5
 80080ce:	f7f8 fa93 	bl	80005f8 <__aeabi_dmul>
 80080d2:	ec41 0b10 	vmov	d0, r0, r1
 80080d6:	bd70      	pop	{r4, r5, r6, pc}

080080d8 <_strtod_l>:
 80080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	b09f      	sub	sp, #124	@ 0x7c
 80080de:	460c      	mov	r4, r1
 80080e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80080e2:	2200      	movs	r2, #0
 80080e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80080e6:	9005      	str	r0, [sp, #20]
 80080e8:	f04f 0a00 	mov.w	sl, #0
 80080ec:	f04f 0b00 	mov.w	fp, #0
 80080f0:	460a      	mov	r2, r1
 80080f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80080f4:	7811      	ldrb	r1, [r2, #0]
 80080f6:	292b      	cmp	r1, #43	@ 0x2b
 80080f8:	d04a      	beq.n	8008190 <_strtod_l+0xb8>
 80080fa:	d838      	bhi.n	800816e <_strtod_l+0x96>
 80080fc:	290d      	cmp	r1, #13
 80080fe:	d832      	bhi.n	8008166 <_strtod_l+0x8e>
 8008100:	2908      	cmp	r1, #8
 8008102:	d832      	bhi.n	800816a <_strtod_l+0x92>
 8008104:	2900      	cmp	r1, #0
 8008106:	d03b      	beq.n	8008180 <_strtod_l+0xa8>
 8008108:	2200      	movs	r2, #0
 800810a:	920e      	str	r2, [sp, #56]	@ 0x38
 800810c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800810e:	782a      	ldrb	r2, [r5, #0]
 8008110:	2a30      	cmp	r2, #48	@ 0x30
 8008112:	f040 80b2 	bne.w	800827a <_strtod_l+0x1a2>
 8008116:	786a      	ldrb	r2, [r5, #1]
 8008118:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800811c:	2a58      	cmp	r2, #88	@ 0x58
 800811e:	d16e      	bne.n	80081fe <_strtod_l+0x126>
 8008120:	9302      	str	r3, [sp, #8]
 8008122:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008124:	9301      	str	r3, [sp, #4]
 8008126:	ab1a      	add	r3, sp, #104	@ 0x68
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	4a8f      	ldr	r2, [pc, #572]	@ (8008368 <_strtod_l+0x290>)
 800812c:	9805      	ldr	r0, [sp, #20]
 800812e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008130:	a919      	add	r1, sp, #100	@ 0x64
 8008132:	f001 f95b 	bl	80093ec <__gethex>
 8008136:	f010 060f 	ands.w	r6, r0, #15
 800813a:	4604      	mov	r4, r0
 800813c:	d005      	beq.n	800814a <_strtod_l+0x72>
 800813e:	2e06      	cmp	r6, #6
 8008140:	d128      	bne.n	8008194 <_strtod_l+0xbc>
 8008142:	3501      	adds	r5, #1
 8008144:	2300      	movs	r3, #0
 8008146:	9519      	str	r5, [sp, #100]	@ 0x64
 8008148:	930e      	str	r3, [sp, #56]	@ 0x38
 800814a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800814c:	2b00      	cmp	r3, #0
 800814e:	f040 858e 	bne.w	8008c6e <_strtod_l+0xb96>
 8008152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008154:	b1cb      	cbz	r3, 800818a <_strtod_l+0xb2>
 8008156:	4652      	mov	r2, sl
 8008158:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800815c:	ec43 2b10 	vmov	d0, r2, r3
 8008160:	b01f      	add	sp, #124	@ 0x7c
 8008162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008166:	2920      	cmp	r1, #32
 8008168:	d1ce      	bne.n	8008108 <_strtod_l+0x30>
 800816a:	3201      	adds	r2, #1
 800816c:	e7c1      	b.n	80080f2 <_strtod_l+0x1a>
 800816e:	292d      	cmp	r1, #45	@ 0x2d
 8008170:	d1ca      	bne.n	8008108 <_strtod_l+0x30>
 8008172:	2101      	movs	r1, #1
 8008174:	910e      	str	r1, [sp, #56]	@ 0x38
 8008176:	1c51      	adds	r1, r2, #1
 8008178:	9119      	str	r1, [sp, #100]	@ 0x64
 800817a:	7852      	ldrb	r2, [r2, #1]
 800817c:	2a00      	cmp	r2, #0
 800817e:	d1c5      	bne.n	800810c <_strtod_l+0x34>
 8008180:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008182:	9419      	str	r4, [sp, #100]	@ 0x64
 8008184:	2b00      	cmp	r3, #0
 8008186:	f040 8570 	bne.w	8008c6a <_strtod_l+0xb92>
 800818a:	4652      	mov	r2, sl
 800818c:	465b      	mov	r3, fp
 800818e:	e7e5      	b.n	800815c <_strtod_l+0x84>
 8008190:	2100      	movs	r1, #0
 8008192:	e7ef      	b.n	8008174 <_strtod_l+0x9c>
 8008194:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008196:	b13a      	cbz	r2, 80081a8 <_strtod_l+0xd0>
 8008198:	2135      	movs	r1, #53	@ 0x35
 800819a:	a81c      	add	r0, sp, #112	@ 0x70
 800819c:	f002 f870 	bl	800a280 <__copybits>
 80081a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081a2:	9805      	ldr	r0, [sp, #20]
 80081a4:	f001 fc46 	bl	8009a34 <_Bfree>
 80081a8:	3e01      	subs	r6, #1
 80081aa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80081ac:	2e04      	cmp	r6, #4
 80081ae:	d806      	bhi.n	80081be <_strtod_l+0xe6>
 80081b0:	e8df f006 	tbb	[pc, r6]
 80081b4:	201d0314 	.word	0x201d0314
 80081b8:	14          	.byte	0x14
 80081b9:	00          	.byte	0x00
 80081ba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80081be:	05e1      	lsls	r1, r4, #23
 80081c0:	bf48      	it	mi
 80081c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80081c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081ca:	0d1b      	lsrs	r3, r3, #20
 80081cc:	051b      	lsls	r3, r3, #20
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1bb      	bne.n	800814a <_strtod_l+0x72>
 80081d2:	f001 f815 	bl	8009200 <__errno>
 80081d6:	2322      	movs	r3, #34	@ 0x22
 80081d8:	6003      	str	r3, [r0, #0]
 80081da:	e7b6      	b.n	800814a <_strtod_l+0x72>
 80081dc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80081e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80081e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80081e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80081ec:	e7e7      	b.n	80081be <_strtod_l+0xe6>
 80081ee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008370 <_strtod_l+0x298>
 80081f2:	e7e4      	b.n	80081be <_strtod_l+0xe6>
 80081f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80081f8:	f04f 3aff 	mov.w	sl, #4294967295
 80081fc:	e7df      	b.n	80081be <_strtod_l+0xe6>
 80081fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008200:	1c5a      	adds	r2, r3, #1
 8008202:	9219      	str	r2, [sp, #100]	@ 0x64
 8008204:	785b      	ldrb	r3, [r3, #1]
 8008206:	2b30      	cmp	r3, #48	@ 0x30
 8008208:	d0f9      	beq.n	80081fe <_strtod_l+0x126>
 800820a:	2b00      	cmp	r3, #0
 800820c:	d09d      	beq.n	800814a <_strtod_l+0x72>
 800820e:	2301      	movs	r3, #1
 8008210:	2700      	movs	r7, #0
 8008212:	9308      	str	r3, [sp, #32]
 8008214:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008216:	930c      	str	r3, [sp, #48]	@ 0x30
 8008218:	970b      	str	r7, [sp, #44]	@ 0x2c
 800821a:	46b9      	mov	r9, r7
 800821c:	220a      	movs	r2, #10
 800821e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008220:	7805      	ldrb	r5, [r0, #0]
 8008222:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008226:	b2d9      	uxtb	r1, r3
 8008228:	2909      	cmp	r1, #9
 800822a:	d928      	bls.n	800827e <_strtod_l+0x1a6>
 800822c:	494f      	ldr	r1, [pc, #316]	@ (800836c <_strtod_l+0x294>)
 800822e:	2201      	movs	r2, #1
 8008230:	f000 ff29 	bl	8009086 <strncmp>
 8008234:	2800      	cmp	r0, #0
 8008236:	d032      	beq.n	800829e <_strtod_l+0x1c6>
 8008238:	2000      	movs	r0, #0
 800823a:	462a      	mov	r2, r5
 800823c:	900a      	str	r0, [sp, #40]	@ 0x28
 800823e:	464d      	mov	r5, r9
 8008240:	4603      	mov	r3, r0
 8008242:	2a65      	cmp	r2, #101	@ 0x65
 8008244:	d001      	beq.n	800824a <_strtod_l+0x172>
 8008246:	2a45      	cmp	r2, #69	@ 0x45
 8008248:	d114      	bne.n	8008274 <_strtod_l+0x19c>
 800824a:	b91d      	cbnz	r5, 8008254 <_strtod_l+0x17c>
 800824c:	9a08      	ldr	r2, [sp, #32]
 800824e:	4302      	orrs	r2, r0
 8008250:	d096      	beq.n	8008180 <_strtod_l+0xa8>
 8008252:	2500      	movs	r5, #0
 8008254:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008256:	1c62      	adds	r2, r4, #1
 8008258:	9219      	str	r2, [sp, #100]	@ 0x64
 800825a:	7862      	ldrb	r2, [r4, #1]
 800825c:	2a2b      	cmp	r2, #43	@ 0x2b
 800825e:	d07a      	beq.n	8008356 <_strtod_l+0x27e>
 8008260:	2a2d      	cmp	r2, #45	@ 0x2d
 8008262:	d07e      	beq.n	8008362 <_strtod_l+0x28a>
 8008264:	f04f 0c00 	mov.w	ip, #0
 8008268:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800826c:	2909      	cmp	r1, #9
 800826e:	f240 8085 	bls.w	800837c <_strtod_l+0x2a4>
 8008272:	9419      	str	r4, [sp, #100]	@ 0x64
 8008274:	f04f 0800 	mov.w	r8, #0
 8008278:	e0a5      	b.n	80083c6 <_strtod_l+0x2ee>
 800827a:	2300      	movs	r3, #0
 800827c:	e7c8      	b.n	8008210 <_strtod_l+0x138>
 800827e:	f1b9 0f08 	cmp.w	r9, #8
 8008282:	bfd8      	it	le
 8008284:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008286:	f100 0001 	add.w	r0, r0, #1
 800828a:	bfda      	itte	le
 800828c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008290:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008292:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008296:	f109 0901 	add.w	r9, r9, #1
 800829a:	9019      	str	r0, [sp, #100]	@ 0x64
 800829c:	e7bf      	b.n	800821e <_strtod_l+0x146>
 800829e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082a0:	1c5a      	adds	r2, r3, #1
 80082a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80082a4:	785a      	ldrb	r2, [r3, #1]
 80082a6:	f1b9 0f00 	cmp.w	r9, #0
 80082aa:	d03b      	beq.n	8008324 <_strtod_l+0x24c>
 80082ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80082ae:	464d      	mov	r5, r9
 80082b0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80082b4:	2b09      	cmp	r3, #9
 80082b6:	d912      	bls.n	80082de <_strtod_l+0x206>
 80082b8:	2301      	movs	r3, #1
 80082ba:	e7c2      	b.n	8008242 <_strtod_l+0x16a>
 80082bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082be:	1c5a      	adds	r2, r3, #1
 80082c0:	9219      	str	r2, [sp, #100]	@ 0x64
 80082c2:	785a      	ldrb	r2, [r3, #1]
 80082c4:	3001      	adds	r0, #1
 80082c6:	2a30      	cmp	r2, #48	@ 0x30
 80082c8:	d0f8      	beq.n	80082bc <_strtod_l+0x1e4>
 80082ca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80082ce:	2b08      	cmp	r3, #8
 80082d0:	f200 84d2 	bhi.w	8008c78 <_strtod_l+0xba0>
 80082d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082d6:	900a      	str	r0, [sp, #40]	@ 0x28
 80082d8:	2000      	movs	r0, #0
 80082da:	930c      	str	r3, [sp, #48]	@ 0x30
 80082dc:	4605      	mov	r5, r0
 80082de:	3a30      	subs	r2, #48	@ 0x30
 80082e0:	f100 0301 	add.w	r3, r0, #1
 80082e4:	d018      	beq.n	8008318 <_strtod_l+0x240>
 80082e6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80082e8:	4419      	add	r1, r3
 80082ea:	910a      	str	r1, [sp, #40]	@ 0x28
 80082ec:	462e      	mov	r6, r5
 80082ee:	f04f 0e0a 	mov.w	lr, #10
 80082f2:	1c71      	adds	r1, r6, #1
 80082f4:	eba1 0c05 	sub.w	ip, r1, r5
 80082f8:	4563      	cmp	r3, ip
 80082fa:	dc15      	bgt.n	8008328 <_strtod_l+0x250>
 80082fc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008300:	182b      	adds	r3, r5, r0
 8008302:	2b08      	cmp	r3, #8
 8008304:	f105 0501 	add.w	r5, r5, #1
 8008308:	4405      	add	r5, r0
 800830a:	dc1a      	bgt.n	8008342 <_strtod_l+0x26a>
 800830c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800830e:	230a      	movs	r3, #10
 8008310:	fb03 2301 	mla	r3, r3, r1, r2
 8008314:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008316:	2300      	movs	r3, #0
 8008318:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800831a:	1c51      	adds	r1, r2, #1
 800831c:	9119      	str	r1, [sp, #100]	@ 0x64
 800831e:	7852      	ldrb	r2, [r2, #1]
 8008320:	4618      	mov	r0, r3
 8008322:	e7c5      	b.n	80082b0 <_strtod_l+0x1d8>
 8008324:	4648      	mov	r0, r9
 8008326:	e7ce      	b.n	80082c6 <_strtod_l+0x1ee>
 8008328:	2e08      	cmp	r6, #8
 800832a:	dc05      	bgt.n	8008338 <_strtod_l+0x260>
 800832c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800832e:	fb0e f606 	mul.w	r6, lr, r6
 8008332:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008334:	460e      	mov	r6, r1
 8008336:	e7dc      	b.n	80082f2 <_strtod_l+0x21a>
 8008338:	2910      	cmp	r1, #16
 800833a:	bfd8      	it	le
 800833c:	fb0e f707 	mulle.w	r7, lr, r7
 8008340:	e7f8      	b.n	8008334 <_strtod_l+0x25c>
 8008342:	2b0f      	cmp	r3, #15
 8008344:	bfdc      	itt	le
 8008346:	230a      	movle	r3, #10
 8008348:	fb03 2707 	mlale	r7, r3, r7, r2
 800834c:	e7e3      	b.n	8008316 <_strtod_l+0x23e>
 800834e:	2300      	movs	r3, #0
 8008350:	930a      	str	r3, [sp, #40]	@ 0x28
 8008352:	2301      	movs	r3, #1
 8008354:	e77a      	b.n	800824c <_strtod_l+0x174>
 8008356:	f04f 0c00 	mov.w	ip, #0
 800835a:	1ca2      	adds	r2, r4, #2
 800835c:	9219      	str	r2, [sp, #100]	@ 0x64
 800835e:	78a2      	ldrb	r2, [r4, #2]
 8008360:	e782      	b.n	8008268 <_strtod_l+0x190>
 8008362:	f04f 0c01 	mov.w	ip, #1
 8008366:	e7f8      	b.n	800835a <_strtod_l+0x282>
 8008368:	0800b634 	.word	0x0800b634
 800836c:	0800b4b8 	.word	0x0800b4b8
 8008370:	7ff00000 	.word	0x7ff00000
 8008374:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008376:	1c51      	adds	r1, r2, #1
 8008378:	9119      	str	r1, [sp, #100]	@ 0x64
 800837a:	7852      	ldrb	r2, [r2, #1]
 800837c:	2a30      	cmp	r2, #48	@ 0x30
 800837e:	d0f9      	beq.n	8008374 <_strtod_l+0x29c>
 8008380:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008384:	2908      	cmp	r1, #8
 8008386:	f63f af75 	bhi.w	8008274 <_strtod_l+0x19c>
 800838a:	3a30      	subs	r2, #48	@ 0x30
 800838c:	9209      	str	r2, [sp, #36]	@ 0x24
 800838e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008390:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008392:	f04f 080a 	mov.w	r8, #10
 8008396:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008398:	1c56      	adds	r6, r2, #1
 800839a:	9619      	str	r6, [sp, #100]	@ 0x64
 800839c:	7852      	ldrb	r2, [r2, #1]
 800839e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80083a2:	f1be 0f09 	cmp.w	lr, #9
 80083a6:	d939      	bls.n	800841c <_strtod_l+0x344>
 80083a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80083aa:	1a76      	subs	r6, r6, r1
 80083ac:	2e08      	cmp	r6, #8
 80083ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80083b2:	dc03      	bgt.n	80083bc <_strtod_l+0x2e4>
 80083b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083b6:	4588      	cmp	r8, r1
 80083b8:	bfa8      	it	ge
 80083ba:	4688      	movge	r8, r1
 80083bc:	f1bc 0f00 	cmp.w	ip, #0
 80083c0:	d001      	beq.n	80083c6 <_strtod_l+0x2ee>
 80083c2:	f1c8 0800 	rsb	r8, r8, #0
 80083c6:	2d00      	cmp	r5, #0
 80083c8:	d14e      	bne.n	8008468 <_strtod_l+0x390>
 80083ca:	9908      	ldr	r1, [sp, #32]
 80083cc:	4308      	orrs	r0, r1
 80083ce:	f47f aebc 	bne.w	800814a <_strtod_l+0x72>
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f47f aed4 	bne.w	8008180 <_strtod_l+0xa8>
 80083d8:	2a69      	cmp	r2, #105	@ 0x69
 80083da:	d028      	beq.n	800842e <_strtod_l+0x356>
 80083dc:	dc25      	bgt.n	800842a <_strtod_l+0x352>
 80083de:	2a49      	cmp	r2, #73	@ 0x49
 80083e0:	d025      	beq.n	800842e <_strtod_l+0x356>
 80083e2:	2a4e      	cmp	r2, #78	@ 0x4e
 80083e4:	f47f aecc 	bne.w	8008180 <_strtod_l+0xa8>
 80083e8:	499a      	ldr	r1, [pc, #616]	@ (8008654 <_strtod_l+0x57c>)
 80083ea:	a819      	add	r0, sp, #100	@ 0x64
 80083ec:	f001 fa20 	bl	8009830 <__match>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	f43f aec5 	beq.w	8008180 <_strtod_l+0xa8>
 80083f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	2b28      	cmp	r3, #40	@ 0x28
 80083fc:	d12e      	bne.n	800845c <_strtod_l+0x384>
 80083fe:	4996      	ldr	r1, [pc, #600]	@ (8008658 <_strtod_l+0x580>)
 8008400:	aa1c      	add	r2, sp, #112	@ 0x70
 8008402:	a819      	add	r0, sp, #100	@ 0x64
 8008404:	f001 fa28 	bl	8009858 <__hexnan>
 8008408:	2805      	cmp	r0, #5
 800840a:	d127      	bne.n	800845c <_strtod_l+0x384>
 800840c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800840e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008412:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008416:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800841a:	e696      	b.n	800814a <_strtod_l+0x72>
 800841c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800841e:	fb08 2101 	mla	r1, r8, r1, r2
 8008422:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008426:	9209      	str	r2, [sp, #36]	@ 0x24
 8008428:	e7b5      	b.n	8008396 <_strtod_l+0x2be>
 800842a:	2a6e      	cmp	r2, #110	@ 0x6e
 800842c:	e7da      	b.n	80083e4 <_strtod_l+0x30c>
 800842e:	498b      	ldr	r1, [pc, #556]	@ (800865c <_strtod_l+0x584>)
 8008430:	a819      	add	r0, sp, #100	@ 0x64
 8008432:	f001 f9fd 	bl	8009830 <__match>
 8008436:	2800      	cmp	r0, #0
 8008438:	f43f aea2 	beq.w	8008180 <_strtod_l+0xa8>
 800843c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800843e:	4988      	ldr	r1, [pc, #544]	@ (8008660 <_strtod_l+0x588>)
 8008440:	3b01      	subs	r3, #1
 8008442:	a819      	add	r0, sp, #100	@ 0x64
 8008444:	9319      	str	r3, [sp, #100]	@ 0x64
 8008446:	f001 f9f3 	bl	8009830 <__match>
 800844a:	b910      	cbnz	r0, 8008452 <_strtod_l+0x37a>
 800844c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800844e:	3301      	adds	r3, #1
 8008450:	9319      	str	r3, [sp, #100]	@ 0x64
 8008452:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008670 <_strtod_l+0x598>
 8008456:	f04f 0a00 	mov.w	sl, #0
 800845a:	e676      	b.n	800814a <_strtod_l+0x72>
 800845c:	4881      	ldr	r0, [pc, #516]	@ (8008664 <_strtod_l+0x58c>)
 800845e:	f000 ff0b 	bl	8009278 <nan>
 8008462:	ec5b ab10 	vmov	sl, fp, d0
 8008466:	e670      	b.n	800814a <_strtod_l+0x72>
 8008468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800846a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800846c:	eba8 0303 	sub.w	r3, r8, r3
 8008470:	f1b9 0f00 	cmp.w	r9, #0
 8008474:	bf08      	it	eq
 8008476:	46a9      	moveq	r9, r5
 8008478:	2d10      	cmp	r5, #16
 800847a:	9309      	str	r3, [sp, #36]	@ 0x24
 800847c:	462c      	mov	r4, r5
 800847e:	bfa8      	it	ge
 8008480:	2410      	movge	r4, #16
 8008482:	f7f8 f83f 	bl	8000504 <__aeabi_ui2d>
 8008486:	2d09      	cmp	r5, #9
 8008488:	4682      	mov	sl, r0
 800848a:	468b      	mov	fp, r1
 800848c:	dc13      	bgt.n	80084b6 <_strtod_l+0x3de>
 800848e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008490:	2b00      	cmp	r3, #0
 8008492:	f43f ae5a 	beq.w	800814a <_strtod_l+0x72>
 8008496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008498:	dd78      	ble.n	800858c <_strtod_l+0x4b4>
 800849a:	2b16      	cmp	r3, #22
 800849c:	dc5f      	bgt.n	800855e <_strtod_l+0x486>
 800849e:	4972      	ldr	r1, [pc, #456]	@ (8008668 <_strtod_l+0x590>)
 80084a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80084a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084a8:	4652      	mov	r2, sl
 80084aa:	465b      	mov	r3, fp
 80084ac:	f7f8 f8a4 	bl	80005f8 <__aeabi_dmul>
 80084b0:	4682      	mov	sl, r0
 80084b2:	468b      	mov	fp, r1
 80084b4:	e649      	b.n	800814a <_strtod_l+0x72>
 80084b6:	4b6c      	ldr	r3, [pc, #432]	@ (8008668 <_strtod_l+0x590>)
 80084b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80084bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80084c0:	f7f8 f89a 	bl	80005f8 <__aeabi_dmul>
 80084c4:	4682      	mov	sl, r0
 80084c6:	4638      	mov	r0, r7
 80084c8:	468b      	mov	fp, r1
 80084ca:	f7f8 f81b 	bl	8000504 <__aeabi_ui2d>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	4650      	mov	r0, sl
 80084d4:	4659      	mov	r1, fp
 80084d6:	f7f7 fed9 	bl	800028c <__adddf3>
 80084da:	2d0f      	cmp	r5, #15
 80084dc:	4682      	mov	sl, r0
 80084de:	468b      	mov	fp, r1
 80084e0:	ddd5      	ble.n	800848e <_strtod_l+0x3b6>
 80084e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e4:	1b2c      	subs	r4, r5, r4
 80084e6:	441c      	add	r4, r3
 80084e8:	2c00      	cmp	r4, #0
 80084ea:	f340 8093 	ble.w	8008614 <_strtod_l+0x53c>
 80084ee:	f014 030f 	ands.w	r3, r4, #15
 80084f2:	d00a      	beq.n	800850a <_strtod_l+0x432>
 80084f4:	495c      	ldr	r1, [pc, #368]	@ (8008668 <_strtod_l+0x590>)
 80084f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80084fa:	4652      	mov	r2, sl
 80084fc:	465b      	mov	r3, fp
 80084fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008502:	f7f8 f879 	bl	80005f8 <__aeabi_dmul>
 8008506:	4682      	mov	sl, r0
 8008508:	468b      	mov	fp, r1
 800850a:	f034 040f 	bics.w	r4, r4, #15
 800850e:	d073      	beq.n	80085f8 <_strtod_l+0x520>
 8008510:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008514:	dd49      	ble.n	80085aa <_strtod_l+0x4d2>
 8008516:	2400      	movs	r4, #0
 8008518:	46a0      	mov	r8, r4
 800851a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800851c:	46a1      	mov	r9, r4
 800851e:	9a05      	ldr	r2, [sp, #20]
 8008520:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008670 <_strtod_l+0x598>
 8008524:	2322      	movs	r3, #34	@ 0x22
 8008526:	6013      	str	r3, [r2, #0]
 8008528:	f04f 0a00 	mov.w	sl, #0
 800852c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800852e:	2b00      	cmp	r3, #0
 8008530:	f43f ae0b 	beq.w	800814a <_strtod_l+0x72>
 8008534:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008536:	9805      	ldr	r0, [sp, #20]
 8008538:	f001 fa7c 	bl	8009a34 <_Bfree>
 800853c:	9805      	ldr	r0, [sp, #20]
 800853e:	4649      	mov	r1, r9
 8008540:	f001 fa78 	bl	8009a34 <_Bfree>
 8008544:	9805      	ldr	r0, [sp, #20]
 8008546:	4641      	mov	r1, r8
 8008548:	f001 fa74 	bl	8009a34 <_Bfree>
 800854c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800854e:	9805      	ldr	r0, [sp, #20]
 8008550:	f001 fa70 	bl	8009a34 <_Bfree>
 8008554:	9805      	ldr	r0, [sp, #20]
 8008556:	4621      	mov	r1, r4
 8008558:	f001 fa6c 	bl	8009a34 <_Bfree>
 800855c:	e5f5      	b.n	800814a <_strtod_l+0x72>
 800855e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008560:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008564:	4293      	cmp	r3, r2
 8008566:	dbbc      	blt.n	80084e2 <_strtod_l+0x40a>
 8008568:	4c3f      	ldr	r4, [pc, #252]	@ (8008668 <_strtod_l+0x590>)
 800856a:	f1c5 050f 	rsb	r5, r5, #15
 800856e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008572:	4652      	mov	r2, sl
 8008574:	465b      	mov	r3, fp
 8008576:	e9d1 0100 	ldrd	r0, r1, [r1]
 800857a:	f7f8 f83d 	bl	80005f8 <__aeabi_dmul>
 800857e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008580:	1b5d      	subs	r5, r3, r5
 8008582:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008586:	e9d4 2300 	ldrd	r2, r3, [r4]
 800858a:	e78f      	b.n	80084ac <_strtod_l+0x3d4>
 800858c:	3316      	adds	r3, #22
 800858e:	dba8      	blt.n	80084e2 <_strtod_l+0x40a>
 8008590:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008592:	eba3 0808 	sub.w	r8, r3, r8
 8008596:	4b34      	ldr	r3, [pc, #208]	@ (8008668 <_strtod_l+0x590>)
 8008598:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800859c:	e9d8 2300 	ldrd	r2, r3, [r8]
 80085a0:	4650      	mov	r0, sl
 80085a2:	4659      	mov	r1, fp
 80085a4:	f7f8 f952 	bl	800084c <__aeabi_ddiv>
 80085a8:	e782      	b.n	80084b0 <_strtod_l+0x3d8>
 80085aa:	2300      	movs	r3, #0
 80085ac:	4f2f      	ldr	r7, [pc, #188]	@ (800866c <_strtod_l+0x594>)
 80085ae:	1124      	asrs	r4, r4, #4
 80085b0:	4650      	mov	r0, sl
 80085b2:	4659      	mov	r1, fp
 80085b4:	461e      	mov	r6, r3
 80085b6:	2c01      	cmp	r4, #1
 80085b8:	dc21      	bgt.n	80085fe <_strtod_l+0x526>
 80085ba:	b10b      	cbz	r3, 80085c0 <_strtod_l+0x4e8>
 80085bc:	4682      	mov	sl, r0
 80085be:	468b      	mov	fp, r1
 80085c0:	492a      	ldr	r1, [pc, #168]	@ (800866c <_strtod_l+0x594>)
 80085c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80085c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80085ca:	4652      	mov	r2, sl
 80085cc:	465b      	mov	r3, fp
 80085ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085d2:	f7f8 f811 	bl	80005f8 <__aeabi_dmul>
 80085d6:	4b26      	ldr	r3, [pc, #152]	@ (8008670 <_strtod_l+0x598>)
 80085d8:	460a      	mov	r2, r1
 80085da:	400b      	ands	r3, r1
 80085dc:	4925      	ldr	r1, [pc, #148]	@ (8008674 <_strtod_l+0x59c>)
 80085de:	428b      	cmp	r3, r1
 80085e0:	4682      	mov	sl, r0
 80085e2:	d898      	bhi.n	8008516 <_strtod_l+0x43e>
 80085e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80085e8:	428b      	cmp	r3, r1
 80085ea:	bf86      	itte	hi
 80085ec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008678 <_strtod_l+0x5a0>
 80085f0:	f04f 3aff 	movhi.w	sl, #4294967295
 80085f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80085f8:	2300      	movs	r3, #0
 80085fa:	9308      	str	r3, [sp, #32]
 80085fc:	e076      	b.n	80086ec <_strtod_l+0x614>
 80085fe:	07e2      	lsls	r2, r4, #31
 8008600:	d504      	bpl.n	800860c <_strtod_l+0x534>
 8008602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008606:	f7f7 fff7 	bl	80005f8 <__aeabi_dmul>
 800860a:	2301      	movs	r3, #1
 800860c:	3601      	adds	r6, #1
 800860e:	1064      	asrs	r4, r4, #1
 8008610:	3708      	adds	r7, #8
 8008612:	e7d0      	b.n	80085b6 <_strtod_l+0x4de>
 8008614:	d0f0      	beq.n	80085f8 <_strtod_l+0x520>
 8008616:	4264      	negs	r4, r4
 8008618:	f014 020f 	ands.w	r2, r4, #15
 800861c:	d00a      	beq.n	8008634 <_strtod_l+0x55c>
 800861e:	4b12      	ldr	r3, [pc, #72]	@ (8008668 <_strtod_l+0x590>)
 8008620:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008624:	4650      	mov	r0, sl
 8008626:	4659      	mov	r1, fp
 8008628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862c:	f7f8 f90e 	bl	800084c <__aeabi_ddiv>
 8008630:	4682      	mov	sl, r0
 8008632:	468b      	mov	fp, r1
 8008634:	1124      	asrs	r4, r4, #4
 8008636:	d0df      	beq.n	80085f8 <_strtod_l+0x520>
 8008638:	2c1f      	cmp	r4, #31
 800863a:	dd1f      	ble.n	800867c <_strtod_l+0x5a4>
 800863c:	2400      	movs	r4, #0
 800863e:	46a0      	mov	r8, r4
 8008640:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008642:	46a1      	mov	r9, r4
 8008644:	9a05      	ldr	r2, [sp, #20]
 8008646:	2322      	movs	r3, #34	@ 0x22
 8008648:	f04f 0a00 	mov.w	sl, #0
 800864c:	f04f 0b00 	mov.w	fp, #0
 8008650:	6013      	str	r3, [r2, #0]
 8008652:	e76b      	b.n	800852c <_strtod_l+0x454>
 8008654:	0800b4c3 	.word	0x0800b4c3
 8008658:	0800b620 	.word	0x0800b620
 800865c:	0800b4ba 	.word	0x0800b4ba
 8008660:	0800b4bd 	.word	0x0800b4bd
 8008664:	0800b61d 	.word	0x0800b61d
 8008668:	0800b7a8 	.word	0x0800b7a8
 800866c:	0800b780 	.word	0x0800b780
 8008670:	7ff00000 	.word	0x7ff00000
 8008674:	7ca00000 	.word	0x7ca00000
 8008678:	7fefffff 	.word	0x7fefffff
 800867c:	f014 0310 	ands.w	r3, r4, #16
 8008680:	bf18      	it	ne
 8008682:	236a      	movne	r3, #106	@ 0x6a
 8008684:	4ea9      	ldr	r6, [pc, #676]	@ (800892c <_strtod_l+0x854>)
 8008686:	9308      	str	r3, [sp, #32]
 8008688:	4650      	mov	r0, sl
 800868a:	4659      	mov	r1, fp
 800868c:	2300      	movs	r3, #0
 800868e:	07e7      	lsls	r7, r4, #31
 8008690:	d504      	bpl.n	800869c <_strtod_l+0x5c4>
 8008692:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008696:	f7f7 ffaf 	bl	80005f8 <__aeabi_dmul>
 800869a:	2301      	movs	r3, #1
 800869c:	1064      	asrs	r4, r4, #1
 800869e:	f106 0608 	add.w	r6, r6, #8
 80086a2:	d1f4      	bne.n	800868e <_strtod_l+0x5b6>
 80086a4:	b10b      	cbz	r3, 80086aa <_strtod_l+0x5d2>
 80086a6:	4682      	mov	sl, r0
 80086a8:	468b      	mov	fp, r1
 80086aa:	9b08      	ldr	r3, [sp, #32]
 80086ac:	b1b3      	cbz	r3, 80086dc <_strtod_l+0x604>
 80086ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80086b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	4659      	mov	r1, fp
 80086ba:	dd0f      	ble.n	80086dc <_strtod_l+0x604>
 80086bc:	2b1f      	cmp	r3, #31
 80086be:	dd56      	ble.n	800876e <_strtod_l+0x696>
 80086c0:	2b34      	cmp	r3, #52	@ 0x34
 80086c2:	bfde      	ittt	le
 80086c4:	f04f 33ff 	movle.w	r3, #4294967295
 80086c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80086cc:	4093      	lslle	r3, r2
 80086ce:	f04f 0a00 	mov.w	sl, #0
 80086d2:	bfcc      	ite	gt
 80086d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80086d8:	ea03 0b01 	andle.w	fp, r3, r1
 80086dc:	2200      	movs	r2, #0
 80086de:	2300      	movs	r3, #0
 80086e0:	4650      	mov	r0, sl
 80086e2:	4659      	mov	r1, fp
 80086e4:	f7f8 f9f0 	bl	8000ac8 <__aeabi_dcmpeq>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	d1a7      	bne.n	800863c <_strtod_l+0x564>
 80086ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80086f2:	9805      	ldr	r0, [sp, #20]
 80086f4:	462b      	mov	r3, r5
 80086f6:	464a      	mov	r2, r9
 80086f8:	f001 fa04 	bl	8009b04 <__s2b>
 80086fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80086fe:	2800      	cmp	r0, #0
 8008700:	f43f af09 	beq.w	8008516 <_strtod_l+0x43e>
 8008704:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008706:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008708:	2a00      	cmp	r2, #0
 800870a:	eba3 0308 	sub.w	r3, r3, r8
 800870e:	bfa8      	it	ge
 8008710:	2300      	movge	r3, #0
 8008712:	9312      	str	r3, [sp, #72]	@ 0x48
 8008714:	2400      	movs	r4, #0
 8008716:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800871a:	9316      	str	r3, [sp, #88]	@ 0x58
 800871c:	46a0      	mov	r8, r4
 800871e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008720:	9805      	ldr	r0, [sp, #20]
 8008722:	6859      	ldr	r1, [r3, #4]
 8008724:	f001 f946 	bl	80099b4 <_Balloc>
 8008728:	4681      	mov	r9, r0
 800872a:	2800      	cmp	r0, #0
 800872c:	f43f aef7 	beq.w	800851e <_strtod_l+0x446>
 8008730:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008732:	691a      	ldr	r2, [r3, #16]
 8008734:	3202      	adds	r2, #2
 8008736:	f103 010c 	add.w	r1, r3, #12
 800873a:	0092      	lsls	r2, r2, #2
 800873c:	300c      	adds	r0, #12
 800873e:	f000 fd8c 	bl	800925a <memcpy>
 8008742:	ec4b ab10 	vmov	d0, sl, fp
 8008746:	9805      	ldr	r0, [sp, #20]
 8008748:	aa1c      	add	r2, sp, #112	@ 0x70
 800874a:	a91b      	add	r1, sp, #108	@ 0x6c
 800874c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008750:	f001 fd0c 	bl	800a16c <__d2b>
 8008754:	901a      	str	r0, [sp, #104]	@ 0x68
 8008756:	2800      	cmp	r0, #0
 8008758:	f43f aee1 	beq.w	800851e <_strtod_l+0x446>
 800875c:	9805      	ldr	r0, [sp, #20]
 800875e:	2101      	movs	r1, #1
 8008760:	f001 fa66 	bl	8009c30 <__i2b>
 8008764:	4680      	mov	r8, r0
 8008766:	b948      	cbnz	r0, 800877c <_strtod_l+0x6a4>
 8008768:	f04f 0800 	mov.w	r8, #0
 800876c:	e6d7      	b.n	800851e <_strtod_l+0x446>
 800876e:	f04f 32ff 	mov.w	r2, #4294967295
 8008772:	fa02 f303 	lsl.w	r3, r2, r3
 8008776:	ea03 0a0a 	and.w	sl, r3, sl
 800877a:	e7af      	b.n	80086dc <_strtod_l+0x604>
 800877c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800877e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008780:	2d00      	cmp	r5, #0
 8008782:	bfab      	itete	ge
 8008784:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008786:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008788:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800878a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800878c:	bfac      	ite	ge
 800878e:	18ef      	addge	r7, r5, r3
 8008790:	1b5e      	sublt	r6, r3, r5
 8008792:	9b08      	ldr	r3, [sp, #32]
 8008794:	1aed      	subs	r5, r5, r3
 8008796:	4415      	add	r5, r2
 8008798:	4b65      	ldr	r3, [pc, #404]	@ (8008930 <_strtod_l+0x858>)
 800879a:	3d01      	subs	r5, #1
 800879c:	429d      	cmp	r5, r3
 800879e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80087a2:	da50      	bge.n	8008846 <_strtod_l+0x76e>
 80087a4:	1b5b      	subs	r3, r3, r5
 80087a6:	2b1f      	cmp	r3, #31
 80087a8:	eba2 0203 	sub.w	r2, r2, r3
 80087ac:	f04f 0101 	mov.w	r1, #1
 80087b0:	dc3d      	bgt.n	800882e <_strtod_l+0x756>
 80087b2:	fa01 f303 	lsl.w	r3, r1, r3
 80087b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80087b8:	2300      	movs	r3, #0
 80087ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80087bc:	18bd      	adds	r5, r7, r2
 80087be:	9b08      	ldr	r3, [sp, #32]
 80087c0:	42af      	cmp	r7, r5
 80087c2:	4416      	add	r6, r2
 80087c4:	441e      	add	r6, r3
 80087c6:	463b      	mov	r3, r7
 80087c8:	bfa8      	it	ge
 80087ca:	462b      	movge	r3, r5
 80087cc:	42b3      	cmp	r3, r6
 80087ce:	bfa8      	it	ge
 80087d0:	4633      	movge	r3, r6
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	bfc2      	ittt	gt
 80087d6:	1aed      	subgt	r5, r5, r3
 80087d8:	1af6      	subgt	r6, r6, r3
 80087da:	1aff      	subgt	r7, r7, r3
 80087dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087de:	2b00      	cmp	r3, #0
 80087e0:	dd16      	ble.n	8008810 <_strtod_l+0x738>
 80087e2:	4641      	mov	r1, r8
 80087e4:	9805      	ldr	r0, [sp, #20]
 80087e6:	461a      	mov	r2, r3
 80087e8:	f001 fada 	bl	8009da0 <__pow5mult>
 80087ec:	4680      	mov	r8, r0
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d0ba      	beq.n	8008768 <_strtod_l+0x690>
 80087f2:	4601      	mov	r1, r0
 80087f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80087f6:	9805      	ldr	r0, [sp, #20]
 80087f8:	f001 fa30 	bl	8009c5c <__multiply>
 80087fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80087fe:	2800      	cmp	r0, #0
 8008800:	f43f ae8d 	beq.w	800851e <_strtod_l+0x446>
 8008804:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008806:	9805      	ldr	r0, [sp, #20]
 8008808:	f001 f914 	bl	8009a34 <_Bfree>
 800880c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800880e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008810:	2d00      	cmp	r5, #0
 8008812:	dc1d      	bgt.n	8008850 <_strtod_l+0x778>
 8008814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008816:	2b00      	cmp	r3, #0
 8008818:	dd23      	ble.n	8008862 <_strtod_l+0x78a>
 800881a:	4649      	mov	r1, r9
 800881c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800881e:	9805      	ldr	r0, [sp, #20]
 8008820:	f001 fabe 	bl	8009da0 <__pow5mult>
 8008824:	4681      	mov	r9, r0
 8008826:	b9e0      	cbnz	r0, 8008862 <_strtod_l+0x78a>
 8008828:	f04f 0900 	mov.w	r9, #0
 800882c:	e677      	b.n	800851e <_strtod_l+0x446>
 800882e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008832:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008836:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800883a:	35e2      	adds	r5, #226	@ 0xe2
 800883c:	fa01 f305 	lsl.w	r3, r1, r5
 8008840:	9310      	str	r3, [sp, #64]	@ 0x40
 8008842:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008844:	e7ba      	b.n	80087bc <_strtod_l+0x6e4>
 8008846:	2300      	movs	r3, #0
 8008848:	9310      	str	r3, [sp, #64]	@ 0x40
 800884a:	2301      	movs	r3, #1
 800884c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800884e:	e7b5      	b.n	80087bc <_strtod_l+0x6e4>
 8008850:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008852:	9805      	ldr	r0, [sp, #20]
 8008854:	462a      	mov	r2, r5
 8008856:	f001 fafd 	bl	8009e54 <__lshift>
 800885a:	901a      	str	r0, [sp, #104]	@ 0x68
 800885c:	2800      	cmp	r0, #0
 800885e:	d1d9      	bne.n	8008814 <_strtod_l+0x73c>
 8008860:	e65d      	b.n	800851e <_strtod_l+0x446>
 8008862:	2e00      	cmp	r6, #0
 8008864:	dd07      	ble.n	8008876 <_strtod_l+0x79e>
 8008866:	4649      	mov	r1, r9
 8008868:	9805      	ldr	r0, [sp, #20]
 800886a:	4632      	mov	r2, r6
 800886c:	f001 faf2 	bl	8009e54 <__lshift>
 8008870:	4681      	mov	r9, r0
 8008872:	2800      	cmp	r0, #0
 8008874:	d0d8      	beq.n	8008828 <_strtod_l+0x750>
 8008876:	2f00      	cmp	r7, #0
 8008878:	dd08      	ble.n	800888c <_strtod_l+0x7b4>
 800887a:	4641      	mov	r1, r8
 800887c:	9805      	ldr	r0, [sp, #20]
 800887e:	463a      	mov	r2, r7
 8008880:	f001 fae8 	bl	8009e54 <__lshift>
 8008884:	4680      	mov	r8, r0
 8008886:	2800      	cmp	r0, #0
 8008888:	f43f ae49 	beq.w	800851e <_strtod_l+0x446>
 800888c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800888e:	9805      	ldr	r0, [sp, #20]
 8008890:	464a      	mov	r2, r9
 8008892:	f001 fb67 	bl	8009f64 <__mdiff>
 8008896:	4604      	mov	r4, r0
 8008898:	2800      	cmp	r0, #0
 800889a:	f43f ae40 	beq.w	800851e <_strtod_l+0x446>
 800889e:	68c3      	ldr	r3, [r0, #12]
 80088a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80088a2:	2300      	movs	r3, #0
 80088a4:	60c3      	str	r3, [r0, #12]
 80088a6:	4641      	mov	r1, r8
 80088a8:	f001 fb40 	bl	8009f2c <__mcmp>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	da45      	bge.n	800893c <_strtod_l+0x864>
 80088b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088b2:	ea53 030a 	orrs.w	r3, r3, sl
 80088b6:	d16b      	bne.n	8008990 <_strtod_l+0x8b8>
 80088b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d167      	bne.n	8008990 <_strtod_l+0x8b8>
 80088c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088c4:	0d1b      	lsrs	r3, r3, #20
 80088c6:	051b      	lsls	r3, r3, #20
 80088c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80088cc:	d960      	bls.n	8008990 <_strtod_l+0x8b8>
 80088ce:	6963      	ldr	r3, [r4, #20]
 80088d0:	b913      	cbnz	r3, 80088d8 <_strtod_l+0x800>
 80088d2:	6923      	ldr	r3, [r4, #16]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	dd5b      	ble.n	8008990 <_strtod_l+0x8b8>
 80088d8:	4621      	mov	r1, r4
 80088da:	2201      	movs	r2, #1
 80088dc:	9805      	ldr	r0, [sp, #20]
 80088de:	f001 fab9 	bl	8009e54 <__lshift>
 80088e2:	4641      	mov	r1, r8
 80088e4:	4604      	mov	r4, r0
 80088e6:	f001 fb21 	bl	8009f2c <__mcmp>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	dd50      	ble.n	8008990 <_strtod_l+0x8b8>
 80088ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088f2:	9a08      	ldr	r2, [sp, #32]
 80088f4:	0d1b      	lsrs	r3, r3, #20
 80088f6:	051b      	lsls	r3, r3, #20
 80088f8:	2a00      	cmp	r2, #0
 80088fa:	d06a      	beq.n	80089d2 <_strtod_l+0x8fa>
 80088fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008900:	d867      	bhi.n	80089d2 <_strtod_l+0x8fa>
 8008902:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008906:	f67f ae9d 	bls.w	8008644 <_strtod_l+0x56c>
 800890a:	4b0a      	ldr	r3, [pc, #40]	@ (8008934 <_strtod_l+0x85c>)
 800890c:	4650      	mov	r0, sl
 800890e:	4659      	mov	r1, fp
 8008910:	2200      	movs	r2, #0
 8008912:	f7f7 fe71 	bl	80005f8 <__aeabi_dmul>
 8008916:	4b08      	ldr	r3, [pc, #32]	@ (8008938 <_strtod_l+0x860>)
 8008918:	400b      	ands	r3, r1
 800891a:	4682      	mov	sl, r0
 800891c:	468b      	mov	fp, r1
 800891e:	2b00      	cmp	r3, #0
 8008920:	f47f ae08 	bne.w	8008534 <_strtod_l+0x45c>
 8008924:	9a05      	ldr	r2, [sp, #20]
 8008926:	2322      	movs	r3, #34	@ 0x22
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	e603      	b.n	8008534 <_strtod_l+0x45c>
 800892c:	0800b648 	.word	0x0800b648
 8008930:	fffffc02 	.word	0xfffffc02
 8008934:	39500000 	.word	0x39500000
 8008938:	7ff00000 	.word	0x7ff00000
 800893c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008940:	d165      	bne.n	8008a0e <_strtod_l+0x936>
 8008942:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008944:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008948:	b35a      	cbz	r2, 80089a2 <_strtod_l+0x8ca>
 800894a:	4a9f      	ldr	r2, [pc, #636]	@ (8008bc8 <_strtod_l+0xaf0>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d12b      	bne.n	80089a8 <_strtod_l+0x8d0>
 8008950:	9b08      	ldr	r3, [sp, #32]
 8008952:	4651      	mov	r1, sl
 8008954:	b303      	cbz	r3, 8008998 <_strtod_l+0x8c0>
 8008956:	4b9d      	ldr	r3, [pc, #628]	@ (8008bcc <_strtod_l+0xaf4>)
 8008958:	465a      	mov	r2, fp
 800895a:	4013      	ands	r3, r2
 800895c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008960:	f04f 32ff 	mov.w	r2, #4294967295
 8008964:	d81b      	bhi.n	800899e <_strtod_l+0x8c6>
 8008966:	0d1b      	lsrs	r3, r3, #20
 8008968:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800896c:	fa02 f303 	lsl.w	r3, r2, r3
 8008970:	4299      	cmp	r1, r3
 8008972:	d119      	bne.n	80089a8 <_strtod_l+0x8d0>
 8008974:	4b96      	ldr	r3, [pc, #600]	@ (8008bd0 <_strtod_l+0xaf8>)
 8008976:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008978:	429a      	cmp	r2, r3
 800897a:	d102      	bne.n	8008982 <_strtod_l+0x8aa>
 800897c:	3101      	adds	r1, #1
 800897e:	f43f adce 	beq.w	800851e <_strtod_l+0x446>
 8008982:	4b92      	ldr	r3, [pc, #584]	@ (8008bcc <_strtod_l+0xaf4>)
 8008984:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008986:	401a      	ands	r2, r3
 8008988:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800898c:	f04f 0a00 	mov.w	sl, #0
 8008990:	9b08      	ldr	r3, [sp, #32]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1b9      	bne.n	800890a <_strtod_l+0x832>
 8008996:	e5cd      	b.n	8008534 <_strtod_l+0x45c>
 8008998:	f04f 33ff 	mov.w	r3, #4294967295
 800899c:	e7e8      	b.n	8008970 <_strtod_l+0x898>
 800899e:	4613      	mov	r3, r2
 80089a0:	e7e6      	b.n	8008970 <_strtod_l+0x898>
 80089a2:	ea53 030a 	orrs.w	r3, r3, sl
 80089a6:	d0a2      	beq.n	80088ee <_strtod_l+0x816>
 80089a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80089aa:	b1db      	cbz	r3, 80089e4 <_strtod_l+0x90c>
 80089ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089ae:	4213      	tst	r3, r2
 80089b0:	d0ee      	beq.n	8008990 <_strtod_l+0x8b8>
 80089b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089b4:	9a08      	ldr	r2, [sp, #32]
 80089b6:	4650      	mov	r0, sl
 80089b8:	4659      	mov	r1, fp
 80089ba:	b1bb      	cbz	r3, 80089ec <_strtod_l+0x914>
 80089bc:	f7ff fb6e 	bl	800809c <sulp>
 80089c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089c4:	ec53 2b10 	vmov	r2, r3, d0
 80089c8:	f7f7 fc60 	bl	800028c <__adddf3>
 80089cc:	4682      	mov	sl, r0
 80089ce:	468b      	mov	fp, r1
 80089d0:	e7de      	b.n	8008990 <_strtod_l+0x8b8>
 80089d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80089d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80089da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80089de:	f04f 3aff 	mov.w	sl, #4294967295
 80089e2:	e7d5      	b.n	8008990 <_strtod_l+0x8b8>
 80089e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089e6:	ea13 0f0a 	tst.w	r3, sl
 80089ea:	e7e1      	b.n	80089b0 <_strtod_l+0x8d8>
 80089ec:	f7ff fb56 	bl	800809c <sulp>
 80089f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089f4:	ec53 2b10 	vmov	r2, r3, d0
 80089f8:	f7f7 fc46 	bl	8000288 <__aeabi_dsub>
 80089fc:	2200      	movs	r2, #0
 80089fe:	2300      	movs	r3, #0
 8008a00:	4682      	mov	sl, r0
 8008a02:	468b      	mov	fp, r1
 8008a04:	f7f8 f860 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d0c1      	beq.n	8008990 <_strtod_l+0x8b8>
 8008a0c:	e61a      	b.n	8008644 <_strtod_l+0x56c>
 8008a0e:	4641      	mov	r1, r8
 8008a10:	4620      	mov	r0, r4
 8008a12:	f001 fc03 	bl	800a21c <__ratio>
 8008a16:	ec57 6b10 	vmov	r6, r7, d0
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008a20:	4630      	mov	r0, r6
 8008a22:	4639      	mov	r1, r7
 8008a24:	f7f8 f864 	bl	8000af0 <__aeabi_dcmple>
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	d06f      	beq.n	8008b0c <_strtod_l+0xa34>
 8008a2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d17a      	bne.n	8008b28 <_strtod_l+0xa50>
 8008a32:	f1ba 0f00 	cmp.w	sl, #0
 8008a36:	d158      	bne.n	8008aea <_strtod_l+0xa12>
 8008a38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d15a      	bne.n	8008af8 <_strtod_l+0xa20>
 8008a42:	4b64      	ldr	r3, [pc, #400]	@ (8008bd4 <_strtod_l+0xafc>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	4630      	mov	r0, r6
 8008a48:	4639      	mov	r1, r7
 8008a4a:	f7f8 f847 	bl	8000adc <__aeabi_dcmplt>
 8008a4e:	2800      	cmp	r0, #0
 8008a50:	d159      	bne.n	8008b06 <_strtod_l+0xa2e>
 8008a52:	4630      	mov	r0, r6
 8008a54:	4639      	mov	r1, r7
 8008a56:	4b60      	ldr	r3, [pc, #384]	@ (8008bd8 <_strtod_l+0xb00>)
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f7f7 fdcd 	bl	80005f8 <__aeabi_dmul>
 8008a5e:	4606      	mov	r6, r0
 8008a60:	460f      	mov	r7, r1
 8008a62:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008a66:	9606      	str	r6, [sp, #24]
 8008a68:	9307      	str	r3, [sp, #28]
 8008a6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a6e:	4d57      	ldr	r5, [pc, #348]	@ (8008bcc <_strtod_l+0xaf4>)
 8008a70:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008a74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a76:	401d      	ands	r5, r3
 8008a78:	4b58      	ldr	r3, [pc, #352]	@ (8008bdc <_strtod_l+0xb04>)
 8008a7a:	429d      	cmp	r5, r3
 8008a7c:	f040 80b2 	bne.w	8008be4 <_strtod_l+0xb0c>
 8008a80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a82:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008a86:	ec4b ab10 	vmov	d0, sl, fp
 8008a8a:	f001 faff 	bl	800a08c <__ulp>
 8008a8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a92:	ec51 0b10 	vmov	r0, r1, d0
 8008a96:	f7f7 fdaf 	bl	80005f8 <__aeabi_dmul>
 8008a9a:	4652      	mov	r2, sl
 8008a9c:	465b      	mov	r3, fp
 8008a9e:	f7f7 fbf5 	bl	800028c <__adddf3>
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	4949      	ldr	r1, [pc, #292]	@ (8008bcc <_strtod_l+0xaf4>)
 8008aa6:	4a4e      	ldr	r2, [pc, #312]	@ (8008be0 <_strtod_l+0xb08>)
 8008aa8:	4019      	ands	r1, r3
 8008aaa:	4291      	cmp	r1, r2
 8008aac:	4682      	mov	sl, r0
 8008aae:	d942      	bls.n	8008b36 <_strtod_l+0xa5e>
 8008ab0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008ab2:	4b47      	ldr	r3, [pc, #284]	@ (8008bd0 <_strtod_l+0xaf8>)
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d103      	bne.n	8008ac0 <_strtod_l+0x9e8>
 8008ab8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008aba:	3301      	adds	r3, #1
 8008abc:	f43f ad2f 	beq.w	800851e <_strtod_l+0x446>
 8008ac0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008bd0 <_strtod_l+0xaf8>
 8008ac4:	f04f 3aff 	mov.w	sl, #4294967295
 8008ac8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008aca:	9805      	ldr	r0, [sp, #20]
 8008acc:	f000 ffb2 	bl	8009a34 <_Bfree>
 8008ad0:	9805      	ldr	r0, [sp, #20]
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	f000 ffae 	bl	8009a34 <_Bfree>
 8008ad8:	9805      	ldr	r0, [sp, #20]
 8008ada:	4641      	mov	r1, r8
 8008adc:	f000 ffaa 	bl	8009a34 <_Bfree>
 8008ae0:	9805      	ldr	r0, [sp, #20]
 8008ae2:	4621      	mov	r1, r4
 8008ae4:	f000 ffa6 	bl	8009a34 <_Bfree>
 8008ae8:	e619      	b.n	800871e <_strtod_l+0x646>
 8008aea:	f1ba 0f01 	cmp.w	sl, #1
 8008aee:	d103      	bne.n	8008af8 <_strtod_l+0xa20>
 8008af0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	f43f ada6 	beq.w	8008644 <_strtod_l+0x56c>
 8008af8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008ba8 <_strtod_l+0xad0>
 8008afc:	4f35      	ldr	r7, [pc, #212]	@ (8008bd4 <_strtod_l+0xafc>)
 8008afe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008b02:	2600      	movs	r6, #0
 8008b04:	e7b1      	b.n	8008a6a <_strtod_l+0x992>
 8008b06:	4f34      	ldr	r7, [pc, #208]	@ (8008bd8 <_strtod_l+0xb00>)
 8008b08:	2600      	movs	r6, #0
 8008b0a:	e7aa      	b.n	8008a62 <_strtod_l+0x98a>
 8008b0c:	4b32      	ldr	r3, [pc, #200]	@ (8008bd8 <_strtod_l+0xb00>)
 8008b0e:	4630      	mov	r0, r6
 8008b10:	4639      	mov	r1, r7
 8008b12:	2200      	movs	r2, #0
 8008b14:	f7f7 fd70 	bl	80005f8 <__aeabi_dmul>
 8008b18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b1a:	4606      	mov	r6, r0
 8008b1c:	460f      	mov	r7, r1
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d09f      	beq.n	8008a62 <_strtod_l+0x98a>
 8008b22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008b26:	e7a0      	b.n	8008a6a <_strtod_l+0x992>
 8008b28:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008bb0 <_strtod_l+0xad8>
 8008b2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008b30:	ec57 6b17 	vmov	r6, r7, d7
 8008b34:	e799      	b.n	8008a6a <_strtod_l+0x992>
 8008b36:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008b3a:	9b08      	ldr	r3, [sp, #32]
 8008b3c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1c1      	bne.n	8008ac8 <_strtod_l+0x9f0>
 8008b44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b48:	0d1b      	lsrs	r3, r3, #20
 8008b4a:	051b      	lsls	r3, r3, #20
 8008b4c:	429d      	cmp	r5, r3
 8008b4e:	d1bb      	bne.n	8008ac8 <_strtod_l+0x9f0>
 8008b50:	4630      	mov	r0, r6
 8008b52:	4639      	mov	r1, r7
 8008b54:	f7f8 f822 	bl	8000b9c <__aeabi_d2lz>
 8008b58:	f7f7 fd20 	bl	800059c <__aeabi_l2d>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4630      	mov	r0, r6
 8008b62:	4639      	mov	r1, r7
 8008b64:	f7f7 fb90 	bl	8000288 <__aeabi_dsub>
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008b70:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008b74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b76:	ea46 060a 	orr.w	r6, r6, sl
 8008b7a:	431e      	orrs	r6, r3
 8008b7c:	d06f      	beq.n	8008c5e <_strtod_l+0xb86>
 8008b7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008bb8 <_strtod_l+0xae0>)
 8008b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b84:	f7f7 ffaa 	bl	8000adc <__aeabi_dcmplt>
 8008b88:	2800      	cmp	r0, #0
 8008b8a:	f47f acd3 	bne.w	8008534 <_strtod_l+0x45c>
 8008b8e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008bc0 <_strtod_l+0xae8>)
 8008b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b98:	f7f7 ffbe 	bl	8000b18 <__aeabi_dcmpgt>
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	d093      	beq.n	8008ac8 <_strtod_l+0x9f0>
 8008ba0:	e4c8      	b.n	8008534 <_strtod_l+0x45c>
 8008ba2:	bf00      	nop
 8008ba4:	f3af 8000 	nop.w
 8008ba8:	00000000 	.word	0x00000000
 8008bac:	bff00000 	.word	0xbff00000
 8008bb0:	00000000 	.word	0x00000000
 8008bb4:	3ff00000 	.word	0x3ff00000
 8008bb8:	94a03595 	.word	0x94a03595
 8008bbc:	3fdfffff 	.word	0x3fdfffff
 8008bc0:	35afe535 	.word	0x35afe535
 8008bc4:	3fe00000 	.word	0x3fe00000
 8008bc8:	000fffff 	.word	0x000fffff
 8008bcc:	7ff00000 	.word	0x7ff00000
 8008bd0:	7fefffff 	.word	0x7fefffff
 8008bd4:	3ff00000 	.word	0x3ff00000
 8008bd8:	3fe00000 	.word	0x3fe00000
 8008bdc:	7fe00000 	.word	0x7fe00000
 8008be0:	7c9fffff 	.word	0x7c9fffff
 8008be4:	9b08      	ldr	r3, [sp, #32]
 8008be6:	b323      	cbz	r3, 8008c32 <_strtod_l+0xb5a>
 8008be8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008bec:	d821      	bhi.n	8008c32 <_strtod_l+0xb5a>
 8008bee:	a328      	add	r3, pc, #160	@ (adr r3, 8008c90 <_strtod_l+0xbb8>)
 8008bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	4639      	mov	r1, r7
 8008bf8:	f7f7 ff7a 	bl	8000af0 <__aeabi_dcmple>
 8008bfc:	b1a0      	cbz	r0, 8008c28 <_strtod_l+0xb50>
 8008bfe:	4639      	mov	r1, r7
 8008c00:	4630      	mov	r0, r6
 8008c02:	f7f7 ff93 	bl	8000b2c <__aeabi_d2uiz>
 8008c06:	2801      	cmp	r0, #1
 8008c08:	bf38      	it	cc
 8008c0a:	2001      	movcc	r0, #1
 8008c0c:	f7f7 fc7a 	bl	8000504 <__aeabi_ui2d>
 8008c10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c12:	4606      	mov	r6, r0
 8008c14:	460f      	mov	r7, r1
 8008c16:	b9fb      	cbnz	r3, 8008c58 <_strtod_l+0xb80>
 8008c18:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008c1c:	9014      	str	r0, [sp, #80]	@ 0x50
 8008c1e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008c20:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008c24:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008c28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c2a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008c2e:	1b5b      	subs	r3, r3, r5
 8008c30:	9311      	str	r3, [sp, #68]	@ 0x44
 8008c32:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008c36:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008c3a:	f001 fa27 	bl	800a08c <__ulp>
 8008c3e:	4650      	mov	r0, sl
 8008c40:	ec53 2b10 	vmov	r2, r3, d0
 8008c44:	4659      	mov	r1, fp
 8008c46:	f7f7 fcd7 	bl	80005f8 <__aeabi_dmul>
 8008c4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008c4e:	f7f7 fb1d 	bl	800028c <__adddf3>
 8008c52:	4682      	mov	sl, r0
 8008c54:	468b      	mov	fp, r1
 8008c56:	e770      	b.n	8008b3a <_strtod_l+0xa62>
 8008c58:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008c5c:	e7e0      	b.n	8008c20 <_strtod_l+0xb48>
 8008c5e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008c98 <_strtod_l+0xbc0>)
 8008c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c64:	f7f7 ff3a 	bl	8000adc <__aeabi_dcmplt>
 8008c68:	e798      	b.n	8008b9c <_strtod_l+0xac4>
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008c6e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008c70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c72:	6013      	str	r3, [r2, #0]
 8008c74:	f7ff ba6d 	b.w	8008152 <_strtod_l+0x7a>
 8008c78:	2a65      	cmp	r2, #101	@ 0x65
 8008c7a:	f43f ab68 	beq.w	800834e <_strtod_l+0x276>
 8008c7e:	2a45      	cmp	r2, #69	@ 0x45
 8008c80:	f43f ab65 	beq.w	800834e <_strtod_l+0x276>
 8008c84:	2301      	movs	r3, #1
 8008c86:	f7ff bba0 	b.w	80083ca <_strtod_l+0x2f2>
 8008c8a:	bf00      	nop
 8008c8c:	f3af 8000 	nop.w
 8008c90:	ffc00000 	.word	0xffc00000
 8008c94:	41dfffff 	.word	0x41dfffff
 8008c98:	94a03595 	.word	0x94a03595
 8008c9c:	3fcfffff 	.word	0x3fcfffff

08008ca0 <strtod>:
 8008ca0:	460a      	mov	r2, r1
 8008ca2:	4601      	mov	r1, r0
 8008ca4:	4802      	ldr	r0, [pc, #8]	@ (8008cb0 <strtod+0x10>)
 8008ca6:	4b03      	ldr	r3, [pc, #12]	@ (8008cb4 <strtod+0x14>)
 8008ca8:	6800      	ldr	r0, [r0, #0]
 8008caa:	f7ff ba15 	b.w	80080d8 <_strtod_l>
 8008cae:	bf00      	nop
 8008cb0:	20000198 	.word	0x20000198
 8008cb4:	2000002c 	.word	0x2000002c

08008cb8 <_strtol_l.isra.0>:
 8008cb8:	2b24      	cmp	r3, #36	@ 0x24
 8008cba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cbe:	4686      	mov	lr, r0
 8008cc0:	4690      	mov	r8, r2
 8008cc2:	d801      	bhi.n	8008cc8 <_strtol_l.isra.0+0x10>
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d106      	bne.n	8008cd6 <_strtol_l.isra.0+0x1e>
 8008cc8:	f000 fa9a 	bl	8009200 <__errno>
 8008ccc:	2316      	movs	r3, #22
 8008cce:	6003      	str	r3, [r0, #0]
 8008cd0:	2000      	movs	r0, #0
 8008cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cd6:	4834      	ldr	r0, [pc, #208]	@ (8008da8 <_strtol_l.isra.0+0xf0>)
 8008cd8:	460d      	mov	r5, r1
 8008cda:	462a      	mov	r2, r5
 8008cdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ce0:	5d06      	ldrb	r6, [r0, r4]
 8008ce2:	f016 0608 	ands.w	r6, r6, #8
 8008ce6:	d1f8      	bne.n	8008cda <_strtol_l.isra.0+0x22>
 8008ce8:	2c2d      	cmp	r4, #45	@ 0x2d
 8008cea:	d110      	bne.n	8008d0e <_strtol_l.isra.0+0x56>
 8008cec:	782c      	ldrb	r4, [r5, #0]
 8008cee:	2601      	movs	r6, #1
 8008cf0:	1c95      	adds	r5, r2, #2
 8008cf2:	f033 0210 	bics.w	r2, r3, #16
 8008cf6:	d115      	bne.n	8008d24 <_strtol_l.isra.0+0x6c>
 8008cf8:	2c30      	cmp	r4, #48	@ 0x30
 8008cfa:	d10d      	bne.n	8008d18 <_strtol_l.isra.0+0x60>
 8008cfc:	782a      	ldrb	r2, [r5, #0]
 8008cfe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d02:	2a58      	cmp	r2, #88	@ 0x58
 8008d04:	d108      	bne.n	8008d18 <_strtol_l.isra.0+0x60>
 8008d06:	786c      	ldrb	r4, [r5, #1]
 8008d08:	3502      	adds	r5, #2
 8008d0a:	2310      	movs	r3, #16
 8008d0c:	e00a      	b.n	8008d24 <_strtol_l.isra.0+0x6c>
 8008d0e:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d10:	bf04      	itt	eq
 8008d12:	782c      	ldrbeq	r4, [r5, #0]
 8008d14:	1c95      	addeq	r5, r2, #2
 8008d16:	e7ec      	b.n	8008cf2 <_strtol_l.isra.0+0x3a>
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1f6      	bne.n	8008d0a <_strtol_l.isra.0+0x52>
 8008d1c:	2c30      	cmp	r4, #48	@ 0x30
 8008d1e:	bf14      	ite	ne
 8008d20:	230a      	movne	r3, #10
 8008d22:	2308      	moveq	r3, #8
 8008d24:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008d28:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	fbbc f9f3 	udiv	r9, ip, r3
 8008d32:	4610      	mov	r0, r2
 8008d34:	fb03 ca19 	mls	sl, r3, r9, ip
 8008d38:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008d3c:	2f09      	cmp	r7, #9
 8008d3e:	d80f      	bhi.n	8008d60 <_strtol_l.isra.0+0xa8>
 8008d40:	463c      	mov	r4, r7
 8008d42:	42a3      	cmp	r3, r4
 8008d44:	dd1b      	ble.n	8008d7e <_strtol_l.isra.0+0xc6>
 8008d46:	1c57      	adds	r7, r2, #1
 8008d48:	d007      	beq.n	8008d5a <_strtol_l.isra.0+0xa2>
 8008d4a:	4581      	cmp	r9, r0
 8008d4c:	d314      	bcc.n	8008d78 <_strtol_l.isra.0+0xc0>
 8008d4e:	d101      	bne.n	8008d54 <_strtol_l.isra.0+0x9c>
 8008d50:	45a2      	cmp	sl, r4
 8008d52:	db11      	blt.n	8008d78 <_strtol_l.isra.0+0xc0>
 8008d54:	fb00 4003 	mla	r0, r0, r3, r4
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d5e:	e7eb      	b.n	8008d38 <_strtol_l.isra.0+0x80>
 8008d60:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d64:	2f19      	cmp	r7, #25
 8008d66:	d801      	bhi.n	8008d6c <_strtol_l.isra.0+0xb4>
 8008d68:	3c37      	subs	r4, #55	@ 0x37
 8008d6a:	e7ea      	b.n	8008d42 <_strtol_l.isra.0+0x8a>
 8008d6c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d70:	2f19      	cmp	r7, #25
 8008d72:	d804      	bhi.n	8008d7e <_strtol_l.isra.0+0xc6>
 8008d74:	3c57      	subs	r4, #87	@ 0x57
 8008d76:	e7e4      	b.n	8008d42 <_strtol_l.isra.0+0x8a>
 8008d78:	f04f 32ff 	mov.w	r2, #4294967295
 8008d7c:	e7ed      	b.n	8008d5a <_strtol_l.isra.0+0xa2>
 8008d7e:	1c53      	adds	r3, r2, #1
 8008d80:	d108      	bne.n	8008d94 <_strtol_l.isra.0+0xdc>
 8008d82:	2322      	movs	r3, #34	@ 0x22
 8008d84:	f8ce 3000 	str.w	r3, [lr]
 8008d88:	4660      	mov	r0, ip
 8008d8a:	f1b8 0f00 	cmp.w	r8, #0
 8008d8e:	d0a0      	beq.n	8008cd2 <_strtol_l.isra.0+0x1a>
 8008d90:	1e69      	subs	r1, r5, #1
 8008d92:	e006      	b.n	8008da2 <_strtol_l.isra.0+0xea>
 8008d94:	b106      	cbz	r6, 8008d98 <_strtol_l.isra.0+0xe0>
 8008d96:	4240      	negs	r0, r0
 8008d98:	f1b8 0f00 	cmp.w	r8, #0
 8008d9c:	d099      	beq.n	8008cd2 <_strtol_l.isra.0+0x1a>
 8008d9e:	2a00      	cmp	r2, #0
 8008da0:	d1f6      	bne.n	8008d90 <_strtol_l.isra.0+0xd8>
 8008da2:	f8c8 1000 	str.w	r1, [r8]
 8008da6:	e794      	b.n	8008cd2 <_strtol_l.isra.0+0x1a>
 8008da8:	0800b671 	.word	0x0800b671

08008dac <strtol>:
 8008dac:	4613      	mov	r3, r2
 8008dae:	460a      	mov	r2, r1
 8008db0:	4601      	mov	r1, r0
 8008db2:	4802      	ldr	r0, [pc, #8]	@ (8008dbc <strtol+0x10>)
 8008db4:	6800      	ldr	r0, [r0, #0]
 8008db6:	f7ff bf7f 	b.w	8008cb8 <_strtol_l.isra.0>
 8008dba:	bf00      	nop
 8008dbc:	20000198 	.word	0x20000198

08008dc0 <std>:
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	b510      	push	{r4, lr}
 8008dc4:	4604      	mov	r4, r0
 8008dc6:	e9c0 3300 	strd	r3, r3, [r0]
 8008dca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008dce:	6083      	str	r3, [r0, #8]
 8008dd0:	8181      	strh	r1, [r0, #12]
 8008dd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008dd4:	81c2      	strh	r2, [r0, #14]
 8008dd6:	6183      	str	r3, [r0, #24]
 8008dd8:	4619      	mov	r1, r3
 8008dda:	2208      	movs	r2, #8
 8008ddc:	305c      	adds	r0, #92	@ 0x5c
 8008dde:	f000 f92a 	bl	8009036 <memset>
 8008de2:	4b0d      	ldr	r3, [pc, #52]	@ (8008e18 <std+0x58>)
 8008de4:	6263      	str	r3, [r4, #36]	@ 0x24
 8008de6:	4b0d      	ldr	r3, [pc, #52]	@ (8008e1c <std+0x5c>)
 8008de8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008dea:	4b0d      	ldr	r3, [pc, #52]	@ (8008e20 <std+0x60>)
 8008dec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008dee:	4b0d      	ldr	r3, [pc, #52]	@ (8008e24 <std+0x64>)
 8008df0:	6323      	str	r3, [r4, #48]	@ 0x30
 8008df2:	4b0d      	ldr	r3, [pc, #52]	@ (8008e28 <std+0x68>)
 8008df4:	6224      	str	r4, [r4, #32]
 8008df6:	429c      	cmp	r4, r3
 8008df8:	d006      	beq.n	8008e08 <std+0x48>
 8008dfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008dfe:	4294      	cmp	r4, r2
 8008e00:	d002      	beq.n	8008e08 <std+0x48>
 8008e02:	33d0      	adds	r3, #208	@ 0xd0
 8008e04:	429c      	cmp	r4, r3
 8008e06:	d105      	bne.n	8008e14 <std+0x54>
 8008e08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e10:	f000 ba20 	b.w	8009254 <__retarget_lock_init_recursive>
 8008e14:	bd10      	pop	{r4, pc}
 8008e16:	bf00      	nop
 8008e18:	08008fb1 	.word	0x08008fb1
 8008e1c:	08008fd3 	.word	0x08008fd3
 8008e20:	0800900b 	.word	0x0800900b
 8008e24:	0800902f 	.word	0x0800902f
 8008e28:	20004e20 	.word	0x20004e20

08008e2c <stdio_exit_handler>:
 8008e2c:	4a02      	ldr	r2, [pc, #8]	@ (8008e38 <stdio_exit_handler+0xc>)
 8008e2e:	4903      	ldr	r1, [pc, #12]	@ (8008e3c <stdio_exit_handler+0x10>)
 8008e30:	4803      	ldr	r0, [pc, #12]	@ (8008e40 <stdio_exit_handler+0x14>)
 8008e32:	f000 b869 	b.w	8008f08 <_fwalk_sglue>
 8008e36:	bf00      	nop
 8008e38:	20000020 	.word	0x20000020
 8008e3c:	0800a9f1 	.word	0x0800a9f1
 8008e40:	2000019c 	.word	0x2000019c

08008e44 <cleanup_stdio>:
 8008e44:	6841      	ldr	r1, [r0, #4]
 8008e46:	4b0c      	ldr	r3, [pc, #48]	@ (8008e78 <cleanup_stdio+0x34>)
 8008e48:	4299      	cmp	r1, r3
 8008e4a:	b510      	push	{r4, lr}
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	d001      	beq.n	8008e54 <cleanup_stdio+0x10>
 8008e50:	f001 fdce 	bl	800a9f0 <_fflush_r>
 8008e54:	68a1      	ldr	r1, [r4, #8]
 8008e56:	4b09      	ldr	r3, [pc, #36]	@ (8008e7c <cleanup_stdio+0x38>)
 8008e58:	4299      	cmp	r1, r3
 8008e5a:	d002      	beq.n	8008e62 <cleanup_stdio+0x1e>
 8008e5c:	4620      	mov	r0, r4
 8008e5e:	f001 fdc7 	bl	800a9f0 <_fflush_r>
 8008e62:	68e1      	ldr	r1, [r4, #12]
 8008e64:	4b06      	ldr	r3, [pc, #24]	@ (8008e80 <cleanup_stdio+0x3c>)
 8008e66:	4299      	cmp	r1, r3
 8008e68:	d004      	beq.n	8008e74 <cleanup_stdio+0x30>
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e70:	f001 bdbe 	b.w	800a9f0 <_fflush_r>
 8008e74:	bd10      	pop	{r4, pc}
 8008e76:	bf00      	nop
 8008e78:	20004e20 	.word	0x20004e20
 8008e7c:	20004e88 	.word	0x20004e88
 8008e80:	20004ef0 	.word	0x20004ef0

08008e84 <global_stdio_init.part.0>:
 8008e84:	b510      	push	{r4, lr}
 8008e86:	4b0b      	ldr	r3, [pc, #44]	@ (8008eb4 <global_stdio_init.part.0+0x30>)
 8008e88:	4c0b      	ldr	r4, [pc, #44]	@ (8008eb8 <global_stdio_init.part.0+0x34>)
 8008e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8008ebc <global_stdio_init.part.0+0x38>)
 8008e8c:	601a      	str	r2, [r3, #0]
 8008e8e:	4620      	mov	r0, r4
 8008e90:	2200      	movs	r2, #0
 8008e92:	2104      	movs	r1, #4
 8008e94:	f7ff ff94 	bl	8008dc0 <std>
 8008e98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	2109      	movs	r1, #9
 8008ea0:	f7ff ff8e 	bl	8008dc0 <std>
 8008ea4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008ea8:	2202      	movs	r2, #2
 8008eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eae:	2112      	movs	r1, #18
 8008eb0:	f7ff bf86 	b.w	8008dc0 <std>
 8008eb4:	20004f58 	.word	0x20004f58
 8008eb8:	20004e20 	.word	0x20004e20
 8008ebc:	08008e2d 	.word	0x08008e2d

08008ec0 <__sfp_lock_acquire>:
 8008ec0:	4801      	ldr	r0, [pc, #4]	@ (8008ec8 <__sfp_lock_acquire+0x8>)
 8008ec2:	f000 b9c8 	b.w	8009256 <__retarget_lock_acquire_recursive>
 8008ec6:	bf00      	nop
 8008ec8:	20004f61 	.word	0x20004f61

08008ecc <__sfp_lock_release>:
 8008ecc:	4801      	ldr	r0, [pc, #4]	@ (8008ed4 <__sfp_lock_release+0x8>)
 8008ece:	f000 b9c3 	b.w	8009258 <__retarget_lock_release_recursive>
 8008ed2:	bf00      	nop
 8008ed4:	20004f61 	.word	0x20004f61

08008ed8 <__sinit>:
 8008ed8:	b510      	push	{r4, lr}
 8008eda:	4604      	mov	r4, r0
 8008edc:	f7ff fff0 	bl	8008ec0 <__sfp_lock_acquire>
 8008ee0:	6a23      	ldr	r3, [r4, #32]
 8008ee2:	b11b      	cbz	r3, 8008eec <__sinit+0x14>
 8008ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ee8:	f7ff bff0 	b.w	8008ecc <__sfp_lock_release>
 8008eec:	4b04      	ldr	r3, [pc, #16]	@ (8008f00 <__sinit+0x28>)
 8008eee:	6223      	str	r3, [r4, #32]
 8008ef0:	4b04      	ldr	r3, [pc, #16]	@ (8008f04 <__sinit+0x2c>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1f5      	bne.n	8008ee4 <__sinit+0xc>
 8008ef8:	f7ff ffc4 	bl	8008e84 <global_stdio_init.part.0>
 8008efc:	e7f2      	b.n	8008ee4 <__sinit+0xc>
 8008efe:	bf00      	nop
 8008f00:	08008e45 	.word	0x08008e45
 8008f04:	20004f58 	.word	0x20004f58

08008f08 <_fwalk_sglue>:
 8008f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	4688      	mov	r8, r1
 8008f10:	4614      	mov	r4, r2
 8008f12:	2600      	movs	r6, #0
 8008f14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f18:	f1b9 0901 	subs.w	r9, r9, #1
 8008f1c:	d505      	bpl.n	8008f2a <_fwalk_sglue+0x22>
 8008f1e:	6824      	ldr	r4, [r4, #0]
 8008f20:	2c00      	cmp	r4, #0
 8008f22:	d1f7      	bne.n	8008f14 <_fwalk_sglue+0xc>
 8008f24:	4630      	mov	r0, r6
 8008f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f2a:	89ab      	ldrh	r3, [r5, #12]
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d907      	bls.n	8008f40 <_fwalk_sglue+0x38>
 8008f30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f34:	3301      	adds	r3, #1
 8008f36:	d003      	beq.n	8008f40 <_fwalk_sglue+0x38>
 8008f38:	4629      	mov	r1, r5
 8008f3a:	4638      	mov	r0, r7
 8008f3c:	47c0      	blx	r8
 8008f3e:	4306      	orrs	r6, r0
 8008f40:	3568      	adds	r5, #104	@ 0x68
 8008f42:	e7e9      	b.n	8008f18 <_fwalk_sglue+0x10>

08008f44 <sniprintf>:
 8008f44:	b40c      	push	{r2, r3}
 8008f46:	b530      	push	{r4, r5, lr}
 8008f48:	4b18      	ldr	r3, [pc, #96]	@ (8008fac <sniprintf+0x68>)
 8008f4a:	1e0c      	subs	r4, r1, #0
 8008f4c:	681d      	ldr	r5, [r3, #0]
 8008f4e:	b09d      	sub	sp, #116	@ 0x74
 8008f50:	da08      	bge.n	8008f64 <sniprintf+0x20>
 8008f52:	238b      	movs	r3, #139	@ 0x8b
 8008f54:	602b      	str	r3, [r5, #0]
 8008f56:	f04f 30ff 	mov.w	r0, #4294967295
 8008f5a:	b01d      	add	sp, #116	@ 0x74
 8008f5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f60:	b002      	add	sp, #8
 8008f62:	4770      	bx	lr
 8008f64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008f68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008f6c:	f04f 0300 	mov.w	r3, #0
 8008f70:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008f72:	bf14      	ite	ne
 8008f74:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008f78:	4623      	moveq	r3, r4
 8008f7a:	9304      	str	r3, [sp, #16]
 8008f7c:	9307      	str	r3, [sp, #28]
 8008f7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008f82:	9002      	str	r0, [sp, #8]
 8008f84:	9006      	str	r0, [sp, #24]
 8008f86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008f8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008f8c:	ab21      	add	r3, sp, #132	@ 0x84
 8008f8e:	a902      	add	r1, sp, #8
 8008f90:	4628      	mov	r0, r5
 8008f92:	9301      	str	r3, [sp, #4]
 8008f94:	f001 fa20 	bl	800a3d8 <_svfiprintf_r>
 8008f98:	1c43      	adds	r3, r0, #1
 8008f9a:	bfbc      	itt	lt
 8008f9c:	238b      	movlt	r3, #139	@ 0x8b
 8008f9e:	602b      	strlt	r3, [r5, #0]
 8008fa0:	2c00      	cmp	r4, #0
 8008fa2:	d0da      	beq.n	8008f5a <sniprintf+0x16>
 8008fa4:	9b02      	ldr	r3, [sp, #8]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	701a      	strb	r2, [r3, #0]
 8008faa:	e7d6      	b.n	8008f5a <sniprintf+0x16>
 8008fac:	20000198 	.word	0x20000198

08008fb0 <__sread>:
 8008fb0:	b510      	push	{r4, lr}
 8008fb2:	460c      	mov	r4, r1
 8008fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fb8:	f000 f8ee 	bl	8009198 <_read_r>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	bfab      	itete	ge
 8008fc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008fc2:	89a3      	ldrhlt	r3, [r4, #12]
 8008fc4:	181b      	addge	r3, r3, r0
 8008fc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008fca:	bfac      	ite	ge
 8008fcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008fce:	81a3      	strhlt	r3, [r4, #12]
 8008fd0:	bd10      	pop	{r4, pc}

08008fd2 <__swrite>:
 8008fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd6:	461f      	mov	r7, r3
 8008fd8:	898b      	ldrh	r3, [r1, #12]
 8008fda:	05db      	lsls	r3, r3, #23
 8008fdc:	4605      	mov	r5, r0
 8008fde:	460c      	mov	r4, r1
 8008fe0:	4616      	mov	r6, r2
 8008fe2:	d505      	bpl.n	8008ff0 <__swrite+0x1e>
 8008fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fe8:	2302      	movs	r3, #2
 8008fea:	2200      	movs	r2, #0
 8008fec:	f000 f8c2 	bl	8009174 <_lseek_r>
 8008ff0:	89a3      	ldrh	r3, [r4, #12]
 8008ff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ff6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ffa:	81a3      	strh	r3, [r4, #12]
 8008ffc:	4632      	mov	r2, r6
 8008ffe:	463b      	mov	r3, r7
 8009000:	4628      	mov	r0, r5
 8009002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009006:	f000 b8e9 	b.w	80091dc <_write_r>

0800900a <__sseek>:
 800900a:	b510      	push	{r4, lr}
 800900c:	460c      	mov	r4, r1
 800900e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009012:	f000 f8af 	bl	8009174 <_lseek_r>
 8009016:	1c43      	adds	r3, r0, #1
 8009018:	89a3      	ldrh	r3, [r4, #12]
 800901a:	bf15      	itete	ne
 800901c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800901e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009022:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009026:	81a3      	strheq	r3, [r4, #12]
 8009028:	bf18      	it	ne
 800902a:	81a3      	strhne	r3, [r4, #12]
 800902c:	bd10      	pop	{r4, pc}

0800902e <__sclose>:
 800902e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009032:	f000 b88f 	b.w	8009154 <_close_r>

08009036 <memset>:
 8009036:	4402      	add	r2, r0
 8009038:	4603      	mov	r3, r0
 800903a:	4293      	cmp	r3, r2
 800903c:	d100      	bne.n	8009040 <memset+0xa>
 800903e:	4770      	bx	lr
 8009040:	f803 1b01 	strb.w	r1, [r3], #1
 8009044:	e7f9      	b.n	800903a <memset+0x4>

08009046 <strchr>:
 8009046:	b2c9      	uxtb	r1, r1
 8009048:	4603      	mov	r3, r0
 800904a:	4618      	mov	r0, r3
 800904c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009050:	b112      	cbz	r2, 8009058 <strchr+0x12>
 8009052:	428a      	cmp	r2, r1
 8009054:	d1f9      	bne.n	800904a <strchr+0x4>
 8009056:	4770      	bx	lr
 8009058:	2900      	cmp	r1, #0
 800905a:	bf18      	it	ne
 800905c:	2000      	movne	r0, #0
 800905e:	4770      	bx	lr

08009060 <strncat>:
 8009060:	b530      	push	{r4, r5, lr}
 8009062:	4604      	mov	r4, r0
 8009064:	7825      	ldrb	r5, [r4, #0]
 8009066:	4623      	mov	r3, r4
 8009068:	3401      	adds	r4, #1
 800906a:	2d00      	cmp	r5, #0
 800906c:	d1fa      	bne.n	8009064 <strncat+0x4>
 800906e:	3a01      	subs	r2, #1
 8009070:	d304      	bcc.n	800907c <strncat+0x1c>
 8009072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009076:	f803 4b01 	strb.w	r4, [r3], #1
 800907a:	b904      	cbnz	r4, 800907e <strncat+0x1e>
 800907c:	bd30      	pop	{r4, r5, pc}
 800907e:	2a00      	cmp	r2, #0
 8009080:	d1f5      	bne.n	800906e <strncat+0xe>
 8009082:	701a      	strb	r2, [r3, #0]
 8009084:	e7f3      	b.n	800906e <strncat+0xe>

08009086 <strncmp>:
 8009086:	b510      	push	{r4, lr}
 8009088:	b16a      	cbz	r2, 80090a6 <strncmp+0x20>
 800908a:	3901      	subs	r1, #1
 800908c:	1884      	adds	r4, r0, r2
 800908e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009092:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009096:	429a      	cmp	r2, r3
 8009098:	d103      	bne.n	80090a2 <strncmp+0x1c>
 800909a:	42a0      	cmp	r0, r4
 800909c:	d001      	beq.n	80090a2 <strncmp+0x1c>
 800909e:	2a00      	cmp	r2, #0
 80090a0:	d1f5      	bne.n	800908e <strncmp+0x8>
 80090a2:	1ad0      	subs	r0, r2, r3
 80090a4:	bd10      	pop	{r4, pc}
 80090a6:	4610      	mov	r0, r2
 80090a8:	e7fc      	b.n	80090a4 <strncmp+0x1e>

080090aa <strncpy>:
 80090aa:	b510      	push	{r4, lr}
 80090ac:	3901      	subs	r1, #1
 80090ae:	4603      	mov	r3, r0
 80090b0:	b132      	cbz	r2, 80090c0 <strncpy+0x16>
 80090b2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80090b6:	f803 4b01 	strb.w	r4, [r3], #1
 80090ba:	3a01      	subs	r2, #1
 80090bc:	2c00      	cmp	r4, #0
 80090be:	d1f7      	bne.n	80090b0 <strncpy+0x6>
 80090c0:	441a      	add	r2, r3
 80090c2:	2100      	movs	r1, #0
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d100      	bne.n	80090ca <strncpy+0x20>
 80090c8:	bd10      	pop	{r4, pc}
 80090ca:	f803 1b01 	strb.w	r1, [r3], #1
 80090ce:	e7f9      	b.n	80090c4 <strncpy+0x1a>

080090d0 <strrchr>:
 80090d0:	b538      	push	{r3, r4, r5, lr}
 80090d2:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 80090d6:	4603      	mov	r3, r0
 80090d8:	d10e      	bne.n	80090f8 <strrchr+0x28>
 80090da:	4621      	mov	r1, r4
 80090dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090e0:	f7ff bfb1 	b.w	8009046 <strchr>
 80090e4:	1c43      	adds	r3, r0, #1
 80090e6:	4605      	mov	r5, r0
 80090e8:	4621      	mov	r1, r4
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7ff ffab 	bl	8009046 <strchr>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d1f7      	bne.n	80090e4 <strrchr+0x14>
 80090f4:	4628      	mov	r0, r5
 80090f6:	bd38      	pop	{r3, r4, r5, pc}
 80090f8:	2500      	movs	r5, #0
 80090fa:	e7f5      	b.n	80090e8 <strrchr+0x18>

080090fc <__strtok_r>:
 80090fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090fe:	4604      	mov	r4, r0
 8009100:	b908      	cbnz	r0, 8009106 <__strtok_r+0xa>
 8009102:	6814      	ldr	r4, [r2, #0]
 8009104:	b144      	cbz	r4, 8009118 <__strtok_r+0x1c>
 8009106:	4620      	mov	r0, r4
 8009108:	f814 5b01 	ldrb.w	r5, [r4], #1
 800910c:	460f      	mov	r7, r1
 800910e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009112:	b91e      	cbnz	r6, 800911c <__strtok_r+0x20>
 8009114:	b965      	cbnz	r5, 8009130 <__strtok_r+0x34>
 8009116:	6015      	str	r5, [r2, #0]
 8009118:	2000      	movs	r0, #0
 800911a:	e005      	b.n	8009128 <__strtok_r+0x2c>
 800911c:	42b5      	cmp	r5, r6
 800911e:	d1f6      	bne.n	800910e <__strtok_r+0x12>
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1f0      	bne.n	8009106 <__strtok_r+0xa>
 8009124:	6014      	str	r4, [r2, #0]
 8009126:	7003      	strb	r3, [r0, #0]
 8009128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800912a:	461c      	mov	r4, r3
 800912c:	e00c      	b.n	8009148 <__strtok_r+0x4c>
 800912e:	b91d      	cbnz	r5, 8009138 <__strtok_r+0x3c>
 8009130:	4627      	mov	r7, r4
 8009132:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009136:	460e      	mov	r6, r1
 8009138:	f816 5b01 	ldrb.w	r5, [r6], #1
 800913c:	42ab      	cmp	r3, r5
 800913e:	d1f6      	bne.n	800912e <__strtok_r+0x32>
 8009140:	2b00      	cmp	r3, #0
 8009142:	d0f2      	beq.n	800912a <__strtok_r+0x2e>
 8009144:	2300      	movs	r3, #0
 8009146:	703b      	strb	r3, [r7, #0]
 8009148:	6014      	str	r4, [r2, #0]
 800914a:	e7ed      	b.n	8009128 <__strtok_r+0x2c>

0800914c <strtok_r>:
 800914c:	2301      	movs	r3, #1
 800914e:	f7ff bfd5 	b.w	80090fc <__strtok_r>
	...

08009154 <_close_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	4d06      	ldr	r5, [pc, #24]	@ (8009170 <_close_r+0x1c>)
 8009158:	2300      	movs	r3, #0
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	602b      	str	r3, [r5, #0]
 8009160:	f7f8 fe41 	bl	8001de6 <_close>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_close_r+0x1a>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_close_r+0x1a>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	20004f5c 	.word	0x20004f5c

08009174 <_lseek_r>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	4d07      	ldr	r5, [pc, #28]	@ (8009194 <_lseek_r+0x20>)
 8009178:	4604      	mov	r4, r0
 800917a:	4608      	mov	r0, r1
 800917c:	4611      	mov	r1, r2
 800917e:	2200      	movs	r2, #0
 8009180:	602a      	str	r2, [r5, #0]
 8009182:	461a      	mov	r2, r3
 8009184:	f7f8 fe56 	bl	8001e34 <_lseek>
 8009188:	1c43      	adds	r3, r0, #1
 800918a:	d102      	bne.n	8009192 <_lseek_r+0x1e>
 800918c:	682b      	ldr	r3, [r5, #0]
 800918e:	b103      	cbz	r3, 8009192 <_lseek_r+0x1e>
 8009190:	6023      	str	r3, [r4, #0]
 8009192:	bd38      	pop	{r3, r4, r5, pc}
 8009194:	20004f5c 	.word	0x20004f5c

08009198 <_read_r>:
 8009198:	b538      	push	{r3, r4, r5, lr}
 800919a:	4d07      	ldr	r5, [pc, #28]	@ (80091b8 <_read_r+0x20>)
 800919c:	4604      	mov	r4, r0
 800919e:	4608      	mov	r0, r1
 80091a0:	4611      	mov	r1, r2
 80091a2:	2200      	movs	r2, #0
 80091a4:	602a      	str	r2, [r5, #0]
 80091a6:	461a      	mov	r2, r3
 80091a8:	f7f8 fde4 	bl	8001d74 <_read>
 80091ac:	1c43      	adds	r3, r0, #1
 80091ae:	d102      	bne.n	80091b6 <_read_r+0x1e>
 80091b0:	682b      	ldr	r3, [r5, #0]
 80091b2:	b103      	cbz	r3, 80091b6 <_read_r+0x1e>
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	bd38      	pop	{r3, r4, r5, pc}
 80091b8:	20004f5c 	.word	0x20004f5c

080091bc <_sbrk_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4d06      	ldr	r5, [pc, #24]	@ (80091d8 <_sbrk_r+0x1c>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	4604      	mov	r4, r0
 80091c4:	4608      	mov	r0, r1
 80091c6:	602b      	str	r3, [r5, #0]
 80091c8:	f7f8 fe42 	bl	8001e50 <_sbrk>
 80091cc:	1c43      	adds	r3, r0, #1
 80091ce:	d102      	bne.n	80091d6 <_sbrk_r+0x1a>
 80091d0:	682b      	ldr	r3, [r5, #0]
 80091d2:	b103      	cbz	r3, 80091d6 <_sbrk_r+0x1a>
 80091d4:	6023      	str	r3, [r4, #0]
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
 80091d8:	20004f5c 	.word	0x20004f5c

080091dc <_write_r>:
 80091dc:	b538      	push	{r3, r4, r5, lr}
 80091de:	4d07      	ldr	r5, [pc, #28]	@ (80091fc <_write_r+0x20>)
 80091e0:	4604      	mov	r4, r0
 80091e2:	4608      	mov	r0, r1
 80091e4:	4611      	mov	r1, r2
 80091e6:	2200      	movs	r2, #0
 80091e8:	602a      	str	r2, [r5, #0]
 80091ea:	461a      	mov	r2, r3
 80091ec:	f7f8 fddf 	bl	8001dae <_write>
 80091f0:	1c43      	adds	r3, r0, #1
 80091f2:	d102      	bne.n	80091fa <_write_r+0x1e>
 80091f4:	682b      	ldr	r3, [r5, #0]
 80091f6:	b103      	cbz	r3, 80091fa <_write_r+0x1e>
 80091f8:	6023      	str	r3, [r4, #0]
 80091fa:	bd38      	pop	{r3, r4, r5, pc}
 80091fc:	20004f5c 	.word	0x20004f5c

08009200 <__errno>:
 8009200:	4b01      	ldr	r3, [pc, #4]	@ (8009208 <__errno+0x8>)
 8009202:	6818      	ldr	r0, [r3, #0]
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	20000198 	.word	0x20000198

0800920c <__libc_init_array>:
 800920c:	b570      	push	{r4, r5, r6, lr}
 800920e:	4d0d      	ldr	r5, [pc, #52]	@ (8009244 <__libc_init_array+0x38>)
 8009210:	4c0d      	ldr	r4, [pc, #52]	@ (8009248 <__libc_init_array+0x3c>)
 8009212:	1b64      	subs	r4, r4, r5
 8009214:	10a4      	asrs	r4, r4, #2
 8009216:	2600      	movs	r6, #0
 8009218:	42a6      	cmp	r6, r4
 800921a:	d109      	bne.n	8009230 <__libc_init_array+0x24>
 800921c:	4d0b      	ldr	r5, [pc, #44]	@ (800924c <__libc_init_array+0x40>)
 800921e:	4c0c      	ldr	r4, [pc, #48]	@ (8009250 <__libc_init_array+0x44>)
 8009220:	f001 ff32 	bl	800b088 <_init>
 8009224:	1b64      	subs	r4, r4, r5
 8009226:	10a4      	asrs	r4, r4, #2
 8009228:	2600      	movs	r6, #0
 800922a:	42a6      	cmp	r6, r4
 800922c:	d105      	bne.n	800923a <__libc_init_array+0x2e>
 800922e:	bd70      	pop	{r4, r5, r6, pc}
 8009230:	f855 3b04 	ldr.w	r3, [r5], #4
 8009234:	4798      	blx	r3
 8009236:	3601      	adds	r6, #1
 8009238:	e7ee      	b.n	8009218 <__libc_init_array+0xc>
 800923a:	f855 3b04 	ldr.w	r3, [r5], #4
 800923e:	4798      	blx	r3
 8009240:	3601      	adds	r6, #1
 8009242:	e7f2      	b.n	800922a <__libc_init_array+0x1e>
 8009244:	0800b878 	.word	0x0800b878
 8009248:	0800b878 	.word	0x0800b878
 800924c:	0800b878 	.word	0x0800b878
 8009250:	0800b87c 	.word	0x0800b87c

08009254 <__retarget_lock_init_recursive>:
 8009254:	4770      	bx	lr

08009256 <__retarget_lock_acquire_recursive>:
 8009256:	4770      	bx	lr

08009258 <__retarget_lock_release_recursive>:
 8009258:	4770      	bx	lr

0800925a <memcpy>:
 800925a:	440a      	add	r2, r1
 800925c:	4291      	cmp	r1, r2
 800925e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009262:	d100      	bne.n	8009266 <memcpy+0xc>
 8009264:	4770      	bx	lr
 8009266:	b510      	push	{r4, lr}
 8009268:	f811 4b01 	ldrb.w	r4, [r1], #1
 800926c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009270:	4291      	cmp	r1, r2
 8009272:	d1f9      	bne.n	8009268 <memcpy+0xe>
 8009274:	bd10      	pop	{r4, pc}
	...

08009278 <nan>:
 8009278:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009280 <nan+0x8>
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	00000000 	.word	0x00000000
 8009284:	7ff80000 	.word	0x7ff80000

08009288 <_free_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4605      	mov	r5, r0
 800928c:	2900      	cmp	r1, #0
 800928e:	d041      	beq.n	8009314 <_free_r+0x8c>
 8009290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009294:	1f0c      	subs	r4, r1, #4
 8009296:	2b00      	cmp	r3, #0
 8009298:	bfb8      	it	lt
 800929a:	18e4      	addlt	r4, r4, r3
 800929c:	f7fe fef2 	bl	8008084 <__malloc_lock>
 80092a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009318 <_free_r+0x90>)
 80092a2:	6813      	ldr	r3, [r2, #0]
 80092a4:	b933      	cbnz	r3, 80092b4 <_free_r+0x2c>
 80092a6:	6063      	str	r3, [r4, #4]
 80092a8:	6014      	str	r4, [r2, #0]
 80092aa:	4628      	mov	r0, r5
 80092ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092b0:	f7fe beee 	b.w	8008090 <__malloc_unlock>
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	d908      	bls.n	80092ca <_free_r+0x42>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	1821      	adds	r1, r4, r0
 80092bc:	428b      	cmp	r3, r1
 80092be:	bf01      	itttt	eq
 80092c0:	6819      	ldreq	r1, [r3, #0]
 80092c2:	685b      	ldreq	r3, [r3, #4]
 80092c4:	1809      	addeq	r1, r1, r0
 80092c6:	6021      	streq	r1, [r4, #0]
 80092c8:	e7ed      	b.n	80092a6 <_free_r+0x1e>
 80092ca:	461a      	mov	r2, r3
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	b10b      	cbz	r3, 80092d4 <_free_r+0x4c>
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	d9fa      	bls.n	80092ca <_free_r+0x42>
 80092d4:	6811      	ldr	r1, [r2, #0]
 80092d6:	1850      	adds	r0, r2, r1
 80092d8:	42a0      	cmp	r0, r4
 80092da:	d10b      	bne.n	80092f4 <_free_r+0x6c>
 80092dc:	6820      	ldr	r0, [r4, #0]
 80092de:	4401      	add	r1, r0
 80092e0:	1850      	adds	r0, r2, r1
 80092e2:	4283      	cmp	r3, r0
 80092e4:	6011      	str	r1, [r2, #0]
 80092e6:	d1e0      	bne.n	80092aa <_free_r+0x22>
 80092e8:	6818      	ldr	r0, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	6053      	str	r3, [r2, #4]
 80092ee:	4408      	add	r0, r1
 80092f0:	6010      	str	r0, [r2, #0]
 80092f2:	e7da      	b.n	80092aa <_free_r+0x22>
 80092f4:	d902      	bls.n	80092fc <_free_r+0x74>
 80092f6:	230c      	movs	r3, #12
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	e7d6      	b.n	80092aa <_free_r+0x22>
 80092fc:	6820      	ldr	r0, [r4, #0]
 80092fe:	1821      	adds	r1, r4, r0
 8009300:	428b      	cmp	r3, r1
 8009302:	bf04      	itt	eq
 8009304:	6819      	ldreq	r1, [r3, #0]
 8009306:	685b      	ldreq	r3, [r3, #4]
 8009308:	6063      	str	r3, [r4, #4]
 800930a:	bf04      	itt	eq
 800930c:	1809      	addeq	r1, r1, r0
 800930e:	6021      	streq	r1, [r4, #0]
 8009310:	6054      	str	r4, [r2, #4]
 8009312:	e7ca      	b.n	80092aa <_free_r+0x22>
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	bf00      	nop
 8009318:	20004e1c 	.word	0x20004e1c

0800931c <rshift>:
 800931c:	6903      	ldr	r3, [r0, #16]
 800931e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009322:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009326:	ea4f 1261 	mov.w	r2, r1, asr #5
 800932a:	f100 0414 	add.w	r4, r0, #20
 800932e:	dd45      	ble.n	80093bc <rshift+0xa0>
 8009330:	f011 011f 	ands.w	r1, r1, #31
 8009334:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009338:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800933c:	d10c      	bne.n	8009358 <rshift+0x3c>
 800933e:	f100 0710 	add.w	r7, r0, #16
 8009342:	4629      	mov	r1, r5
 8009344:	42b1      	cmp	r1, r6
 8009346:	d334      	bcc.n	80093b2 <rshift+0x96>
 8009348:	1a9b      	subs	r3, r3, r2
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	1eea      	subs	r2, r5, #3
 800934e:	4296      	cmp	r6, r2
 8009350:	bf38      	it	cc
 8009352:	2300      	movcc	r3, #0
 8009354:	4423      	add	r3, r4
 8009356:	e015      	b.n	8009384 <rshift+0x68>
 8009358:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800935c:	f1c1 0820 	rsb	r8, r1, #32
 8009360:	40cf      	lsrs	r7, r1
 8009362:	f105 0e04 	add.w	lr, r5, #4
 8009366:	46a1      	mov	r9, r4
 8009368:	4576      	cmp	r6, lr
 800936a:	46f4      	mov	ip, lr
 800936c:	d815      	bhi.n	800939a <rshift+0x7e>
 800936e:	1a9a      	subs	r2, r3, r2
 8009370:	0092      	lsls	r2, r2, #2
 8009372:	3a04      	subs	r2, #4
 8009374:	3501      	adds	r5, #1
 8009376:	42ae      	cmp	r6, r5
 8009378:	bf38      	it	cc
 800937a:	2200      	movcc	r2, #0
 800937c:	18a3      	adds	r3, r4, r2
 800937e:	50a7      	str	r7, [r4, r2]
 8009380:	b107      	cbz	r7, 8009384 <rshift+0x68>
 8009382:	3304      	adds	r3, #4
 8009384:	1b1a      	subs	r2, r3, r4
 8009386:	42a3      	cmp	r3, r4
 8009388:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800938c:	bf08      	it	eq
 800938e:	2300      	moveq	r3, #0
 8009390:	6102      	str	r2, [r0, #16]
 8009392:	bf08      	it	eq
 8009394:	6143      	streq	r3, [r0, #20]
 8009396:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800939a:	f8dc c000 	ldr.w	ip, [ip]
 800939e:	fa0c fc08 	lsl.w	ip, ip, r8
 80093a2:	ea4c 0707 	orr.w	r7, ip, r7
 80093a6:	f849 7b04 	str.w	r7, [r9], #4
 80093aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093ae:	40cf      	lsrs	r7, r1
 80093b0:	e7da      	b.n	8009368 <rshift+0x4c>
 80093b2:	f851 cb04 	ldr.w	ip, [r1], #4
 80093b6:	f847 cf04 	str.w	ip, [r7, #4]!
 80093ba:	e7c3      	b.n	8009344 <rshift+0x28>
 80093bc:	4623      	mov	r3, r4
 80093be:	e7e1      	b.n	8009384 <rshift+0x68>

080093c0 <__hexdig_fun>:
 80093c0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80093c4:	2b09      	cmp	r3, #9
 80093c6:	d802      	bhi.n	80093ce <__hexdig_fun+0xe>
 80093c8:	3820      	subs	r0, #32
 80093ca:	b2c0      	uxtb	r0, r0
 80093cc:	4770      	bx	lr
 80093ce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80093d2:	2b05      	cmp	r3, #5
 80093d4:	d801      	bhi.n	80093da <__hexdig_fun+0x1a>
 80093d6:	3847      	subs	r0, #71	@ 0x47
 80093d8:	e7f7      	b.n	80093ca <__hexdig_fun+0xa>
 80093da:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80093de:	2b05      	cmp	r3, #5
 80093e0:	d801      	bhi.n	80093e6 <__hexdig_fun+0x26>
 80093e2:	3827      	subs	r0, #39	@ 0x27
 80093e4:	e7f1      	b.n	80093ca <__hexdig_fun+0xa>
 80093e6:	2000      	movs	r0, #0
 80093e8:	4770      	bx	lr
	...

080093ec <__gethex>:
 80093ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f0:	b085      	sub	sp, #20
 80093f2:	468a      	mov	sl, r1
 80093f4:	9302      	str	r3, [sp, #8]
 80093f6:	680b      	ldr	r3, [r1, #0]
 80093f8:	9001      	str	r0, [sp, #4]
 80093fa:	4690      	mov	r8, r2
 80093fc:	1c9c      	adds	r4, r3, #2
 80093fe:	46a1      	mov	r9, r4
 8009400:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009404:	2830      	cmp	r0, #48	@ 0x30
 8009406:	d0fa      	beq.n	80093fe <__gethex+0x12>
 8009408:	eba9 0303 	sub.w	r3, r9, r3
 800940c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009410:	f7ff ffd6 	bl	80093c0 <__hexdig_fun>
 8009414:	4605      	mov	r5, r0
 8009416:	2800      	cmp	r0, #0
 8009418:	d168      	bne.n	80094ec <__gethex+0x100>
 800941a:	49a0      	ldr	r1, [pc, #640]	@ (800969c <__gethex+0x2b0>)
 800941c:	2201      	movs	r2, #1
 800941e:	4648      	mov	r0, r9
 8009420:	f7ff fe31 	bl	8009086 <strncmp>
 8009424:	4607      	mov	r7, r0
 8009426:	2800      	cmp	r0, #0
 8009428:	d167      	bne.n	80094fa <__gethex+0x10e>
 800942a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800942e:	4626      	mov	r6, r4
 8009430:	f7ff ffc6 	bl	80093c0 <__hexdig_fun>
 8009434:	2800      	cmp	r0, #0
 8009436:	d062      	beq.n	80094fe <__gethex+0x112>
 8009438:	4623      	mov	r3, r4
 800943a:	7818      	ldrb	r0, [r3, #0]
 800943c:	2830      	cmp	r0, #48	@ 0x30
 800943e:	4699      	mov	r9, r3
 8009440:	f103 0301 	add.w	r3, r3, #1
 8009444:	d0f9      	beq.n	800943a <__gethex+0x4e>
 8009446:	f7ff ffbb 	bl	80093c0 <__hexdig_fun>
 800944a:	fab0 f580 	clz	r5, r0
 800944e:	096d      	lsrs	r5, r5, #5
 8009450:	f04f 0b01 	mov.w	fp, #1
 8009454:	464a      	mov	r2, r9
 8009456:	4616      	mov	r6, r2
 8009458:	3201      	adds	r2, #1
 800945a:	7830      	ldrb	r0, [r6, #0]
 800945c:	f7ff ffb0 	bl	80093c0 <__hexdig_fun>
 8009460:	2800      	cmp	r0, #0
 8009462:	d1f8      	bne.n	8009456 <__gethex+0x6a>
 8009464:	498d      	ldr	r1, [pc, #564]	@ (800969c <__gethex+0x2b0>)
 8009466:	2201      	movs	r2, #1
 8009468:	4630      	mov	r0, r6
 800946a:	f7ff fe0c 	bl	8009086 <strncmp>
 800946e:	2800      	cmp	r0, #0
 8009470:	d13f      	bne.n	80094f2 <__gethex+0x106>
 8009472:	b944      	cbnz	r4, 8009486 <__gethex+0x9a>
 8009474:	1c74      	adds	r4, r6, #1
 8009476:	4622      	mov	r2, r4
 8009478:	4616      	mov	r6, r2
 800947a:	3201      	adds	r2, #1
 800947c:	7830      	ldrb	r0, [r6, #0]
 800947e:	f7ff ff9f 	bl	80093c0 <__hexdig_fun>
 8009482:	2800      	cmp	r0, #0
 8009484:	d1f8      	bne.n	8009478 <__gethex+0x8c>
 8009486:	1ba4      	subs	r4, r4, r6
 8009488:	00a7      	lsls	r7, r4, #2
 800948a:	7833      	ldrb	r3, [r6, #0]
 800948c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009490:	2b50      	cmp	r3, #80	@ 0x50
 8009492:	d13e      	bne.n	8009512 <__gethex+0x126>
 8009494:	7873      	ldrb	r3, [r6, #1]
 8009496:	2b2b      	cmp	r3, #43	@ 0x2b
 8009498:	d033      	beq.n	8009502 <__gethex+0x116>
 800949a:	2b2d      	cmp	r3, #45	@ 0x2d
 800949c:	d034      	beq.n	8009508 <__gethex+0x11c>
 800949e:	1c71      	adds	r1, r6, #1
 80094a0:	2400      	movs	r4, #0
 80094a2:	7808      	ldrb	r0, [r1, #0]
 80094a4:	f7ff ff8c 	bl	80093c0 <__hexdig_fun>
 80094a8:	1e43      	subs	r3, r0, #1
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	2b18      	cmp	r3, #24
 80094ae:	d830      	bhi.n	8009512 <__gethex+0x126>
 80094b0:	f1a0 0210 	sub.w	r2, r0, #16
 80094b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80094b8:	f7ff ff82 	bl	80093c0 <__hexdig_fun>
 80094bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80094c0:	fa5f fc8c 	uxtb.w	ip, ip
 80094c4:	f1bc 0f18 	cmp.w	ip, #24
 80094c8:	f04f 030a 	mov.w	r3, #10
 80094cc:	d91e      	bls.n	800950c <__gethex+0x120>
 80094ce:	b104      	cbz	r4, 80094d2 <__gethex+0xe6>
 80094d0:	4252      	negs	r2, r2
 80094d2:	4417      	add	r7, r2
 80094d4:	f8ca 1000 	str.w	r1, [sl]
 80094d8:	b1ed      	cbz	r5, 8009516 <__gethex+0x12a>
 80094da:	f1bb 0f00 	cmp.w	fp, #0
 80094de:	bf0c      	ite	eq
 80094e0:	2506      	moveq	r5, #6
 80094e2:	2500      	movne	r5, #0
 80094e4:	4628      	mov	r0, r5
 80094e6:	b005      	add	sp, #20
 80094e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ec:	2500      	movs	r5, #0
 80094ee:	462c      	mov	r4, r5
 80094f0:	e7b0      	b.n	8009454 <__gethex+0x68>
 80094f2:	2c00      	cmp	r4, #0
 80094f4:	d1c7      	bne.n	8009486 <__gethex+0x9a>
 80094f6:	4627      	mov	r7, r4
 80094f8:	e7c7      	b.n	800948a <__gethex+0x9e>
 80094fa:	464e      	mov	r6, r9
 80094fc:	462f      	mov	r7, r5
 80094fe:	2501      	movs	r5, #1
 8009500:	e7c3      	b.n	800948a <__gethex+0x9e>
 8009502:	2400      	movs	r4, #0
 8009504:	1cb1      	adds	r1, r6, #2
 8009506:	e7cc      	b.n	80094a2 <__gethex+0xb6>
 8009508:	2401      	movs	r4, #1
 800950a:	e7fb      	b.n	8009504 <__gethex+0x118>
 800950c:	fb03 0002 	mla	r0, r3, r2, r0
 8009510:	e7ce      	b.n	80094b0 <__gethex+0xc4>
 8009512:	4631      	mov	r1, r6
 8009514:	e7de      	b.n	80094d4 <__gethex+0xe8>
 8009516:	eba6 0309 	sub.w	r3, r6, r9
 800951a:	3b01      	subs	r3, #1
 800951c:	4629      	mov	r1, r5
 800951e:	2b07      	cmp	r3, #7
 8009520:	dc0a      	bgt.n	8009538 <__gethex+0x14c>
 8009522:	9801      	ldr	r0, [sp, #4]
 8009524:	f000 fa46 	bl	80099b4 <_Balloc>
 8009528:	4604      	mov	r4, r0
 800952a:	b940      	cbnz	r0, 800953e <__gethex+0x152>
 800952c:	4b5c      	ldr	r3, [pc, #368]	@ (80096a0 <__gethex+0x2b4>)
 800952e:	4602      	mov	r2, r0
 8009530:	21e4      	movs	r1, #228	@ 0xe4
 8009532:	485c      	ldr	r0, [pc, #368]	@ (80096a4 <__gethex+0x2b8>)
 8009534:	f001 fa9e 	bl	800aa74 <__assert_func>
 8009538:	3101      	adds	r1, #1
 800953a:	105b      	asrs	r3, r3, #1
 800953c:	e7ef      	b.n	800951e <__gethex+0x132>
 800953e:	f100 0a14 	add.w	sl, r0, #20
 8009542:	2300      	movs	r3, #0
 8009544:	4655      	mov	r5, sl
 8009546:	469b      	mov	fp, r3
 8009548:	45b1      	cmp	r9, r6
 800954a:	d337      	bcc.n	80095bc <__gethex+0x1d0>
 800954c:	f845 bb04 	str.w	fp, [r5], #4
 8009550:	eba5 050a 	sub.w	r5, r5, sl
 8009554:	10ad      	asrs	r5, r5, #2
 8009556:	6125      	str	r5, [r4, #16]
 8009558:	4658      	mov	r0, fp
 800955a:	f000 fb1d 	bl	8009b98 <__hi0bits>
 800955e:	016d      	lsls	r5, r5, #5
 8009560:	f8d8 6000 	ldr.w	r6, [r8]
 8009564:	1a2d      	subs	r5, r5, r0
 8009566:	42b5      	cmp	r5, r6
 8009568:	dd54      	ble.n	8009614 <__gethex+0x228>
 800956a:	1bad      	subs	r5, r5, r6
 800956c:	4629      	mov	r1, r5
 800956e:	4620      	mov	r0, r4
 8009570:	f000 fea9 	bl	800a2c6 <__any_on>
 8009574:	4681      	mov	r9, r0
 8009576:	b178      	cbz	r0, 8009598 <__gethex+0x1ac>
 8009578:	1e6b      	subs	r3, r5, #1
 800957a:	1159      	asrs	r1, r3, #5
 800957c:	f003 021f 	and.w	r2, r3, #31
 8009580:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009584:	f04f 0901 	mov.w	r9, #1
 8009588:	fa09 f202 	lsl.w	r2, r9, r2
 800958c:	420a      	tst	r2, r1
 800958e:	d003      	beq.n	8009598 <__gethex+0x1ac>
 8009590:	454b      	cmp	r3, r9
 8009592:	dc36      	bgt.n	8009602 <__gethex+0x216>
 8009594:	f04f 0902 	mov.w	r9, #2
 8009598:	4629      	mov	r1, r5
 800959a:	4620      	mov	r0, r4
 800959c:	f7ff febe 	bl	800931c <rshift>
 80095a0:	442f      	add	r7, r5
 80095a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095a6:	42bb      	cmp	r3, r7
 80095a8:	da42      	bge.n	8009630 <__gethex+0x244>
 80095aa:	9801      	ldr	r0, [sp, #4]
 80095ac:	4621      	mov	r1, r4
 80095ae:	f000 fa41 	bl	8009a34 <_Bfree>
 80095b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095b4:	2300      	movs	r3, #0
 80095b6:	6013      	str	r3, [r2, #0]
 80095b8:	25a3      	movs	r5, #163	@ 0xa3
 80095ba:	e793      	b.n	80094e4 <__gethex+0xf8>
 80095bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80095c0:	2a2e      	cmp	r2, #46	@ 0x2e
 80095c2:	d012      	beq.n	80095ea <__gethex+0x1fe>
 80095c4:	2b20      	cmp	r3, #32
 80095c6:	d104      	bne.n	80095d2 <__gethex+0x1e6>
 80095c8:	f845 bb04 	str.w	fp, [r5], #4
 80095cc:	f04f 0b00 	mov.w	fp, #0
 80095d0:	465b      	mov	r3, fp
 80095d2:	7830      	ldrb	r0, [r6, #0]
 80095d4:	9303      	str	r3, [sp, #12]
 80095d6:	f7ff fef3 	bl	80093c0 <__hexdig_fun>
 80095da:	9b03      	ldr	r3, [sp, #12]
 80095dc:	f000 000f 	and.w	r0, r0, #15
 80095e0:	4098      	lsls	r0, r3
 80095e2:	ea4b 0b00 	orr.w	fp, fp, r0
 80095e6:	3304      	adds	r3, #4
 80095e8:	e7ae      	b.n	8009548 <__gethex+0x15c>
 80095ea:	45b1      	cmp	r9, r6
 80095ec:	d8ea      	bhi.n	80095c4 <__gethex+0x1d8>
 80095ee:	492b      	ldr	r1, [pc, #172]	@ (800969c <__gethex+0x2b0>)
 80095f0:	9303      	str	r3, [sp, #12]
 80095f2:	2201      	movs	r2, #1
 80095f4:	4630      	mov	r0, r6
 80095f6:	f7ff fd46 	bl	8009086 <strncmp>
 80095fa:	9b03      	ldr	r3, [sp, #12]
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d1e1      	bne.n	80095c4 <__gethex+0x1d8>
 8009600:	e7a2      	b.n	8009548 <__gethex+0x15c>
 8009602:	1ea9      	subs	r1, r5, #2
 8009604:	4620      	mov	r0, r4
 8009606:	f000 fe5e 	bl	800a2c6 <__any_on>
 800960a:	2800      	cmp	r0, #0
 800960c:	d0c2      	beq.n	8009594 <__gethex+0x1a8>
 800960e:	f04f 0903 	mov.w	r9, #3
 8009612:	e7c1      	b.n	8009598 <__gethex+0x1ac>
 8009614:	da09      	bge.n	800962a <__gethex+0x23e>
 8009616:	1b75      	subs	r5, r6, r5
 8009618:	4621      	mov	r1, r4
 800961a:	9801      	ldr	r0, [sp, #4]
 800961c:	462a      	mov	r2, r5
 800961e:	f000 fc19 	bl	8009e54 <__lshift>
 8009622:	1b7f      	subs	r7, r7, r5
 8009624:	4604      	mov	r4, r0
 8009626:	f100 0a14 	add.w	sl, r0, #20
 800962a:	f04f 0900 	mov.w	r9, #0
 800962e:	e7b8      	b.n	80095a2 <__gethex+0x1b6>
 8009630:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009634:	42bd      	cmp	r5, r7
 8009636:	dd6f      	ble.n	8009718 <__gethex+0x32c>
 8009638:	1bed      	subs	r5, r5, r7
 800963a:	42ae      	cmp	r6, r5
 800963c:	dc34      	bgt.n	80096a8 <__gethex+0x2bc>
 800963e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009642:	2b02      	cmp	r3, #2
 8009644:	d022      	beq.n	800968c <__gethex+0x2a0>
 8009646:	2b03      	cmp	r3, #3
 8009648:	d024      	beq.n	8009694 <__gethex+0x2a8>
 800964a:	2b01      	cmp	r3, #1
 800964c:	d115      	bne.n	800967a <__gethex+0x28e>
 800964e:	42ae      	cmp	r6, r5
 8009650:	d113      	bne.n	800967a <__gethex+0x28e>
 8009652:	2e01      	cmp	r6, #1
 8009654:	d10b      	bne.n	800966e <__gethex+0x282>
 8009656:	9a02      	ldr	r2, [sp, #8]
 8009658:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800965c:	6013      	str	r3, [r2, #0]
 800965e:	2301      	movs	r3, #1
 8009660:	6123      	str	r3, [r4, #16]
 8009662:	f8ca 3000 	str.w	r3, [sl]
 8009666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009668:	2562      	movs	r5, #98	@ 0x62
 800966a:	601c      	str	r4, [r3, #0]
 800966c:	e73a      	b.n	80094e4 <__gethex+0xf8>
 800966e:	1e71      	subs	r1, r6, #1
 8009670:	4620      	mov	r0, r4
 8009672:	f000 fe28 	bl	800a2c6 <__any_on>
 8009676:	2800      	cmp	r0, #0
 8009678:	d1ed      	bne.n	8009656 <__gethex+0x26a>
 800967a:	9801      	ldr	r0, [sp, #4]
 800967c:	4621      	mov	r1, r4
 800967e:	f000 f9d9 	bl	8009a34 <_Bfree>
 8009682:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009684:	2300      	movs	r3, #0
 8009686:	6013      	str	r3, [r2, #0]
 8009688:	2550      	movs	r5, #80	@ 0x50
 800968a:	e72b      	b.n	80094e4 <__gethex+0xf8>
 800968c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1f3      	bne.n	800967a <__gethex+0x28e>
 8009692:	e7e0      	b.n	8009656 <__gethex+0x26a>
 8009694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1dd      	bne.n	8009656 <__gethex+0x26a>
 800969a:	e7ee      	b.n	800967a <__gethex+0x28e>
 800969c:	0800b4b8 	.word	0x0800b4b8
 80096a0:	0800b4ce 	.word	0x0800b4ce
 80096a4:	0800b4df 	.word	0x0800b4df
 80096a8:	1e6f      	subs	r7, r5, #1
 80096aa:	f1b9 0f00 	cmp.w	r9, #0
 80096ae:	d130      	bne.n	8009712 <__gethex+0x326>
 80096b0:	b127      	cbz	r7, 80096bc <__gethex+0x2d0>
 80096b2:	4639      	mov	r1, r7
 80096b4:	4620      	mov	r0, r4
 80096b6:	f000 fe06 	bl	800a2c6 <__any_on>
 80096ba:	4681      	mov	r9, r0
 80096bc:	117a      	asrs	r2, r7, #5
 80096be:	2301      	movs	r3, #1
 80096c0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80096c4:	f007 071f 	and.w	r7, r7, #31
 80096c8:	40bb      	lsls	r3, r7
 80096ca:	4213      	tst	r3, r2
 80096cc:	4629      	mov	r1, r5
 80096ce:	4620      	mov	r0, r4
 80096d0:	bf18      	it	ne
 80096d2:	f049 0902 	orrne.w	r9, r9, #2
 80096d6:	f7ff fe21 	bl	800931c <rshift>
 80096da:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80096de:	1b76      	subs	r6, r6, r5
 80096e0:	2502      	movs	r5, #2
 80096e2:	f1b9 0f00 	cmp.w	r9, #0
 80096e6:	d047      	beq.n	8009778 <__gethex+0x38c>
 80096e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d015      	beq.n	800971c <__gethex+0x330>
 80096f0:	2b03      	cmp	r3, #3
 80096f2:	d017      	beq.n	8009724 <__gethex+0x338>
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d109      	bne.n	800970c <__gethex+0x320>
 80096f8:	f019 0f02 	tst.w	r9, #2
 80096fc:	d006      	beq.n	800970c <__gethex+0x320>
 80096fe:	f8da 3000 	ldr.w	r3, [sl]
 8009702:	ea49 0903 	orr.w	r9, r9, r3
 8009706:	f019 0f01 	tst.w	r9, #1
 800970a:	d10e      	bne.n	800972a <__gethex+0x33e>
 800970c:	f045 0510 	orr.w	r5, r5, #16
 8009710:	e032      	b.n	8009778 <__gethex+0x38c>
 8009712:	f04f 0901 	mov.w	r9, #1
 8009716:	e7d1      	b.n	80096bc <__gethex+0x2d0>
 8009718:	2501      	movs	r5, #1
 800971a:	e7e2      	b.n	80096e2 <__gethex+0x2f6>
 800971c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800971e:	f1c3 0301 	rsb	r3, r3, #1
 8009722:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009726:	2b00      	cmp	r3, #0
 8009728:	d0f0      	beq.n	800970c <__gethex+0x320>
 800972a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800972e:	f104 0314 	add.w	r3, r4, #20
 8009732:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009736:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800973a:	f04f 0c00 	mov.w	ip, #0
 800973e:	4618      	mov	r0, r3
 8009740:	f853 2b04 	ldr.w	r2, [r3], #4
 8009744:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009748:	d01b      	beq.n	8009782 <__gethex+0x396>
 800974a:	3201      	adds	r2, #1
 800974c:	6002      	str	r2, [r0, #0]
 800974e:	2d02      	cmp	r5, #2
 8009750:	f104 0314 	add.w	r3, r4, #20
 8009754:	d13c      	bne.n	80097d0 <__gethex+0x3e4>
 8009756:	f8d8 2000 	ldr.w	r2, [r8]
 800975a:	3a01      	subs	r2, #1
 800975c:	42b2      	cmp	r2, r6
 800975e:	d109      	bne.n	8009774 <__gethex+0x388>
 8009760:	1171      	asrs	r1, r6, #5
 8009762:	2201      	movs	r2, #1
 8009764:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009768:	f006 061f 	and.w	r6, r6, #31
 800976c:	fa02 f606 	lsl.w	r6, r2, r6
 8009770:	421e      	tst	r6, r3
 8009772:	d13a      	bne.n	80097ea <__gethex+0x3fe>
 8009774:	f045 0520 	orr.w	r5, r5, #32
 8009778:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800977a:	601c      	str	r4, [r3, #0]
 800977c:	9b02      	ldr	r3, [sp, #8]
 800977e:	601f      	str	r7, [r3, #0]
 8009780:	e6b0      	b.n	80094e4 <__gethex+0xf8>
 8009782:	4299      	cmp	r1, r3
 8009784:	f843 cc04 	str.w	ip, [r3, #-4]
 8009788:	d8d9      	bhi.n	800973e <__gethex+0x352>
 800978a:	68a3      	ldr	r3, [r4, #8]
 800978c:	459b      	cmp	fp, r3
 800978e:	db17      	blt.n	80097c0 <__gethex+0x3d4>
 8009790:	6861      	ldr	r1, [r4, #4]
 8009792:	9801      	ldr	r0, [sp, #4]
 8009794:	3101      	adds	r1, #1
 8009796:	f000 f90d 	bl	80099b4 <_Balloc>
 800979a:	4681      	mov	r9, r0
 800979c:	b918      	cbnz	r0, 80097a6 <__gethex+0x3ba>
 800979e:	4b1a      	ldr	r3, [pc, #104]	@ (8009808 <__gethex+0x41c>)
 80097a0:	4602      	mov	r2, r0
 80097a2:	2184      	movs	r1, #132	@ 0x84
 80097a4:	e6c5      	b.n	8009532 <__gethex+0x146>
 80097a6:	6922      	ldr	r2, [r4, #16]
 80097a8:	3202      	adds	r2, #2
 80097aa:	f104 010c 	add.w	r1, r4, #12
 80097ae:	0092      	lsls	r2, r2, #2
 80097b0:	300c      	adds	r0, #12
 80097b2:	f7ff fd52 	bl	800925a <memcpy>
 80097b6:	4621      	mov	r1, r4
 80097b8:	9801      	ldr	r0, [sp, #4]
 80097ba:	f000 f93b 	bl	8009a34 <_Bfree>
 80097be:	464c      	mov	r4, r9
 80097c0:	6923      	ldr	r3, [r4, #16]
 80097c2:	1c5a      	adds	r2, r3, #1
 80097c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097c8:	6122      	str	r2, [r4, #16]
 80097ca:	2201      	movs	r2, #1
 80097cc:	615a      	str	r2, [r3, #20]
 80097ce:	e7be      	b.n	800974e <__gethex+0x362>
 80097d0:	6922      	ldr	r2, [r4, #16]
 80097d2:	455a      	cmp	r2, fp
 80097d4:	dd0b      	ble.n	80097ee <__gethex+0x402>
 80097d6:	2101      	movs	r1, #1
 80097d8:	4620      	mov	r0, r4
 80097da:	f7ff fd9f 	bl	800931c <rshift>
 80097de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097e2:	3701      	adds	r7, #1
 80097e4:	42bb      	cmp	r3, r7
 80097e6:	f6ff aee0 	blt.w	80095aa <__gethex+0x1be>
 80097ea:	2501      	movs	r5, #1
 80097ec:	e7c2      	b.n	8009774 <__gethex+0x388>
 80097ee:	f016 061f 	ands.w	r6, r6, #31
 80097f2:	d0fa      	beq.n	80097ea <__gethex+0x3fe>
 80097f4:	4453      	add	r3, sl
 80097f6:	f1c6 0620 	rsb	r6, r6, #32
 80097fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80097fe:	f000 f9cb 	bl	8009b98 <__hi0bits>
 8009802:	42b0      	cmp	r0, r6
 8009804:	dbe7      	blt.n	80097d6 <__gethex+0x3ea>
 8009806:	e7f0      	b.n	80097ea <__gethex+0x3fe>
 8009808:	0800b4ce 	.word	0x0800b4ce

0800980c <L_shift>:
 800980c:	f1c2 0208 	rsb	r2, r2, #8
 8009810:	0092      	lsls	r2, r2, #2
 8009812:	b570      	push	{r4, r5, r6, lr}
 8009814:	f1c2 0620 	rsb	r6, r2, #32
 8009818:	6843      	ldr	r3, [r0, #4]
 800981a:	6804      	ldr	r4, [r0, #0]
 800981c:	fa03 f506 	lsl.w	r5, r3, r6
 8009820:	432c      	orrs	r4, r5
 8009822:	40d3      	lsrs	r3, r2
 8009824:	6004      	str	r4, [r0, #0]
 8009826:	f840 3f04 	str.w	r3, [r0, #4]!
 800982a:	4288      	cmp	r0, r1
 800982c:	d3f4      	bcc.n	8009818 <L_shift+0xc>
 800982e:	bd70      	pop	{r4, r5, r6, pc}

08009830 <__match>:
 8009830:	b530      	push	{r4, r5, lr}
 8009832:	6803      	ldr	r3, [r0, #0]
 8009834:	3301      	adds	r3, #1
 8009836:	f811 4b01 	ldrb.w	r4, [r1], #1
 800983a:	b914      	cbnz	r4, 8009842 <__match+0x12>
 800983c:	6003      	str	r3, [r0, #0]
 800983e:	2001      	movs	r0, #1
 8009840:	bd30      	pop	{r4, r5, pc}
 8009842:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009846:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800984a:	2d19      	cmp	r5, #25
 800984c:	bf98      	it	ls
 800984e:	3220      	addls	r2, #32
 8009850:	42a2      	cmp	r2, r4
 8009852:	d0f0      	beq.n	8009836 <__match+0x6>
 8009854:	2000      	movs	r0, #0
 8009856:	e7f3      	b.n	8009840 <__match+0x10>

08009858 <__hexnan>:
 8009858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	680b      	ldr	r3, [r1, #0]
 800985e:	6801      	ldr	r1, [r0, #0]
 8009860:	115e      	asrs	r6, r3, #5
 8009862:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009866:	f013 031f 	ands.w	r3, r3, #31
 800986a:	b087      	sub	sp, #28
 800986c:	bf18      	it	ne
 800986e:	3604      	addne	r6, #4
 8009870:	2500      	movs	r5, #0
 8009872:	1f37      	subs	r7, r6, #4
 8009874:	4682      	mov	sl, r0
 8009876:	4690      	mov	r8, r2
 8009878:	9301      	str	r3, [sp, #4]
 800987a:	f846 5c04 	str.w	r5, [r6, #-4]
 800987e:	46b9      	mov	r9, r7
 8009880:	463c      	mov	r4, r7
 8009882:	9502      	str	r5, [sp, #8]
 8009884:	46ab      	mov	fp, r5
 8009886:	784a      	ldrb	r2, [r1, #1]
 8009888:	1c4b      	adds	r3, r1, #1
 800988a:	9303      	str	r3, [sp, #12]
 800988c:	b342      	cbz	r2, 80098e0 <__hexnan+0x88>
 800988e:	4610      	mov	r0, r2
 8009890:	9105      	str	r1, [sp, #20]
 8009892:	9204      	str	r2, [sp, #16]
 8009894:	f7ff fd94 	bl	80093c0 <__hexdig_fun>
 8009898:	2800      	cmp	r0, #0
 800989a:	d151      	bne.n	8009940 <__hexnan+0xe8>
 800989c:	9a04      	ldr	r2, [sp, #16]
 800989e:	9905      	ldr	r1, [sp, #20]
 80098a0:	2a20      	cmp	r2, #32
 80098a2:	d818      	bhi.n	80098d6 <__hexnan+0x7e>
 80098a4:	9b02      	ldr	r3, [sp, #8]
 80098a6:	459b      	cmp	fp, r3
 80098a8:	dd13      	ble.n	80098d2 <__hexnan+0x7a>
 80098aa:	454c      	cmp	r4, r9
 80098ac:	d206      	bcs.n	80098bc <__hexnan+0x64>
 80098ae:	2d07      	cmp	r5, #7
 80098b0:	dc04      	bgt.n	80098bc <__hexnan+0x64>
 80098b2:	462a      	mov	r2, r5
 80098b4:	4649      	mov	r1, r9
 80098b6:	4620      	mov	r0, r4
 80098b8:	f7ff ffa8 	bl	800980c <L_shift>
 80098bc:	4544      	cmp	r4, r8
 80098be:	d952      	bls.n	8009966 <__hexnan+0x10e>
 80098c0:	2300      	movs	r3, #0
 80098c2:	f1a4 0904 	sub.w	r9, r4, #4
 80098c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80098ca:	f8cd b008 	str.w	fp, [sp, #8]
 80098ce:	464c      	mov	r4, r9
 80098d0:	461d      	mov	r5, r3
 80098d2:	9903      	ldr	r1, [sp, #12]
 80098d4:	e7d7      	b.n	8009886 <__hexnan+0x2e>
 80098d6:	2a29      	cmp	r2, #41	@ 0x29
 80098d8:	d157      	bne.n	800998a <__hexnan+0x132>
 80098da:	3102      	adds	r1, #2
 80098dc:	f8ca 1000 	str.w	r1, [sl]
 80098e0:	f1bb 0f00 	cmp.w	fp, #0
 80098e4:	d051      	beq.n	800998a <__hexnan+0x132>
 80098e6:	454c      	cmp	r4, r9
 80098e8:	d206      	bcs.n	80098f8 <__hexnan+0xa0>
 80098ea:	2d07      	cmp	r5, #7
 80098ec:	dc04      	bgt.n	80098f8 <__hexnan+0xa0>
 80098ee:	462a      	mov	r2, r5
 80098f0:	4649      	mov	r1, r9
 80098f2:	4620      	mov	r0, r4
 80098f4:	f7ff ff8a 	bl	800980c <L_shift>
 80098f8:	4544      	cmp	r4, r8
 80098fa:	d936      	bls.n	800996a <__hexnan+0x112>
 80098fc:	f1a8 0204 	sub.w	r2, r8, #4
 8009900:	4623      	mov	r3, r4
 8009902:	f853 1b04 	ldr.w	r1, [r3], #4
 8009906:	f842 1f04 	str.w	r1, [r2, #4]!
 800990a:	429f      	cmp	r7, r3
 800990c:	d2f9      	bcs.n	8009902 <__hexnan+0xaa>
 800990e:	1b3b      	subs	r3, r7, r4
 8009910:	f023 0303 	bic.w	r3, r3, #3
 8009914:	3304      	adds	r3, #4
 8009916:	3401      	adds	r4, #1
 8009918:	3e03      	subs	r6, #3
 800991a:	42b4      	cmp	r4, r6
 800991c:	bf88      	it	hi
 800991e:	2304      	movhi	r3, #4
 8009920:	4443      	add	r3, r8
 8009922:	2200      	movs	r2, #0
 8009924:	f843 2b04 	str.w	r2, [r3], #4
 8009928:	429f      	cmp	r7, r3
 800992a:	d2fb      	bcs.n	8009924 <__hexnan+0xcc>
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	b91b      	cbnz	r3, 8009938 <__hexnan+0xe0>
 8009930:	4547      	cmp	r7, r8
 8009932:	d128      	bne.n	8009986 <__hexnan+0x12e>
 8009934:	2301      	movs	r3, #1
 8009936:	603b      	str	r3, [r7, #0]
 8009938:	2005      	movs	r0, #5
 800993a:	b007      	add	sp, #28
 800993c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009940:	3501      	adds	r5, #1
 8009942:	2d08      	cmp	r5, #8
 8009944:	f10b 0b01 	add.w	fp, fp, #1
 8009948:	dd06      	ble.n	8009958 <__hexnan+0x100>
 800994a:	4544      	cmp	r4, r8
 800994c:	d9c1      	bls.n	80098d2 <__hexnan+0x7a>
 800994e:	2300      	movs	r3, #0
 8009950:	f844 3c04 	str.w	r3, [r4, #-4]
 8009954:	2501      	movs	r5, #1
 8009956:	3c04      	subs	r4, #4
 8009958:	6822      	ldr	r2, [r4, #0]
 800995a:	f000 000f 	and.w	r0, r0, #15
 800995e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009962:	6020      	str	r0, [r4, #0]
 8009964:	e7b5      	b.n	80098d2 <__hexnan+0x7a>
 8009966:	2508      	movs	r5, #8
 8009968:	e7b3      	b.n	80098d2 <__hexnan+0x7a>
 800996a:	9b01      	ldr	r3, [sp, #4]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d0dd      	beq.n	800992c <__hexnan+0xd4>
 8009970:	f1c3 0320 	rsb	r3, r3, #32
 8009974:	f04f 32ff 	mov.w	r2, #4294967295
 8009978:	40da      	lsrs	r2, r3
 800997a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800997e:	4013      	ands	r3, r2
 8009980:	f846 3c04 	str.w	r3, [r6, #-4]
 8009984:	e7d2      	b.n	800992c <__hexnan+0xd4>
 8009986:	3f04      	subs	r7, #4
 8009988:	e7d0      	b.n	800992c <__hexnan+0xd4>
 800998a:	2004      	movs	r0, #4
 800998c:	e7d5      	b.n	800993a <__hexnan+0xe2>

0800998e <__ascii_mbtowc>:
 800998e:	b082      	sub	sp, #8
 8009990:	b901      	cbnz	r1, 8009994 <__ascii_mbtowc+0x6>
 8009992:	a901      	add	r1, sp, #4
 8009994:	b142      	cbz	r2, 80099a8 <__ascii_mbtowc+0x1a>
 8009996:	b14b      	cbz	r3, 80099ac <__ascii_mbtowc+0x1e>
 8009998:	7813      	ldrb	r3, [r2, #0]
 800999a:	600b      	str	r3, [r1, #0]
 800999c:	7812      	ldrb	r2, [r2, #0]
 800999e:	1e10      	subs	r0, r2, #0
 80099a0:	bf18      	it	ne
 80099a2:	2001      	movne	r0, #1
 80099a4:	b002      	add	sp, #8
 80099a6:	4770      	bx	lr
 80099a8:	4610      	mov	r0, r2
 80099aa:	e7fb      	b.n	80099a4 <__ascii_mbtowc+0x16>
 80099ac:	f06f 0001 	mvn.w	r0, #1
 80099b0:	e7f8      	b.n	80099a4 <__ascii_mbtowc+0x16>
	...

080099b4 <_Balloc>:
 80099b4:	b570      	push	{r4, r5, r6, lr}
 80099b6:	69c6      	ldr	r6, [r0, #28]
 80099b8:	4604      	mov	r4, r0
 80099ba:	460d      	mov	r5, r1
 80099bc:	b976      	cbnz	r6, 80099dc <_Balloc+0x28>
 80099be:	2010      	movs	r0, #16
 80099c0:	f7fe faae 	bl	8007f20 <malloc>
 80099c4:	4602      	mov	r2, r0
 80099c6:	61e0      	str	r0, [r4, #28]
 80099c8:	b920      	cbnz	r0, 80099d4 <_Balloc+0x20>
 80099ca:	4b18      	ldr	r3, [pc, #96]	@ (8009a2c <_Balloc+0x78>)
 80099cc:	4818      	ldr	r0, [pc, #96]	@ (8009a30 <_Balloc+0x7c>)
 80099ce:	216b      	movs	r1, #107	@ 0x6b
 80099d0:	f001 f850 	bl	800aa74 <__assert_func>
 80099d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099d8:	6006      	str	r6, [r0, #0]
 80099da:	60c6      	str	r6, [r0, #12]
 80099dc:	69e6      	ldr	r6, [r4, #28]
 80099de:	68f3      	ldr	r3, [r6, #12]
 80099e0:	b183      	cbz	r3, 8009a04 <_Balloc+0x50>
 80099e2:	69e3      	ldr	r3, [r4, #28]
 80099e4:	68db      	ldr	r3, [r3, #12]
 80099e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099ea:	b9b8      	cbnz	r0, 8009a1c <_Balloc+0x68>
 80099ec:	2101      	movs	r1, #1
 80099ee:	fa01 f605 	lsl.w	r6, r1, r5
 80099f2:	1d72      	adds	r2, r6, #5
 80099f4:	0092      	lsls	r2, r2, #2
 80099f6:	4620      	mov	r0, r4
 80099f8:	f7fe fa7e 	bl	8007ef8 <_calloc_r>
 80099fc:	b160      	cbz	r0, 8009a18 <_Balloc+0x64>
 80099fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a02:	e00e      	b.n	8009a22 <_Balloc+0x6e>
 8009a04:	2221      	movs	r2, #33	@ 0x21
 8009a06:	2104      	movs	r1, #4
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f7fe fa75 	bl	8007ef8 <_calloc_r>
 8009a0e:	69e3      	ldr	r3, [r4, #28]
 8009a10:	60f0      	str	r0, [r6, #12]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1e4      	bne.n	80099e2 <_Balloc+0x2e>
 8009a18:	2000      	movs	r0, #0
 8009a1a:	bd70      	pop	{r4, r5, r6, pc}
 8009a1c:	6802      	ldr	r2, [r0, #0]
 8009a1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a22:	2300      	movs	r3, #0
 8009a24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a28:	e7f7      	b.n	8009a1a <_Balloc+0x66>
 8009a2a:	bf00      	nop
 8009a2c:	0800b53f 	.word	0x0800b53f
 8009a30:	0800b556 	.word	0x0800b556

08009a34 <_Bfree>:
 8009a34:	b570      	push	{r4, r5, r6, lr}
 8009a36:	69c6      	ldr	r6, [r0, #28]
 8009a38:	4605      	mov	r5, r0
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	b976      	cbnz	r6, 8009a5c <_Bfree+0x28>
 8009a3e:	2010      	movs	r0, #16
 8009a40:	f7fe fa6e 	bl	8007f20 <malloc>
 8009a44:	4602      	mov	r2, r0
 8009a46:	61e8      	str	r0, [r5, #28]
 8009a48:	b920      	cbnz	r0, 8009a54 <_Bfree+0x20>
 8009a4a:	4b09      	ldr	r3, [pc, #36]	@ (8009a70 <_Bfree+0x3c>)
 8009a4c:	4809      	ldr	r0, [pc, #36]	@ (8009a74 <_Bfree+0x40>)
 8009a4e:	218f      	movs	r1, #143	@ 0x8f
 8009a50:	f001 f810 	bl	800aa74 <__assert_func>
 8009a54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a58:	6006      	str	r6, [r0, #0]
 8009a5a:	60c6      	str	r6, [r0, #12]
 8009a5c:	b13c      	cbz	r4, 8009a6e <_Bfree+0x3a>
 8009a5e:	69eb      	ldr	r3, [r5, #28]
 8009a60:	6862      	ldr	r2, [r4, #4]
 8009a62:	68db      	ldr	r3, [r3, #12]
 8009a64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a68:	6021      	str	r1, [r4, #0]
 8009a6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a6e:	bd70      	pop	{r4, r5, r6, pc}
 8009a70:	0800b53f 	.word	0x0800b53f
 8009a74:	0800b556 	.word	0x0800b556

08009a78 <__multadd>:
 8009a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a7c:	690d      	ldr	r5, [r1, #16]
 8009a7e:	4607      	mov	r7, r0
 8009a80:	460c      	mov	r4, r1
 8009a82:	461e      	mov	r6, r3
 8009a84:	f101 0c14 	add.w	ip, r1, #20
 8009a88:	2000      	movs	r0, #0
 8009a8a:	f8dc 3000 	ldr.w	r3, [ip]
 8009a8e:	b299      	uxth	r1, r3
 8009a90:	fb02 6101 	mla	r1, r2, r1, r6
 8009a94:	0c1e      	lsrs	r6, r3, #16
 8009a96:	0c0b      	lsrs	r3, r1, #16
 8009a98:	fb02 3306 	mla	r3, r2, r6, r3
 8009a9c:	b289      	uxth	r1, r1
 8009a9e:	3001      	adds	r0, #1
 8009aa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009aa4:	4285      	cmp	r5, r0
 8009aa6:	f84c 1b04 	str.w	r1, [ip], #4
 8009aaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009aae:	dcec      	bgt.n	8009a8a <__multadd+0x12>
 8009ab0:	b30e      	cbz	r6, 8009af6 <__multadd+0x7e>
 8009ab2:	68a3      	ldr	r3, [r4, #8]
 8009ab4:	42ab      	cmp	r3, r5
 8009ab6:	dc19      	bgt.n	8009aec <__multadd+0x74>
 8009ab8:	6861      	ldr	r1, [r4, #4]
 8009aba:	4638      	mov	r0, r7
 8009abc:	3101      	adds	r1, #1
 8009abe:	f7ff ff79 	bl	80099b4 <_Balloc>
 8009ac2:	4680      	mov	r8, r0
 8009ac4:	b928      	cbnz	r0, 8009ad2 <__multadd+0x5a>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8009afc <__multadd+0x84>)
 8009aca:	480d      	ldr	r0, [pc, #52]	@ (8009b00 <__multadd+0x88>)
 8009acc:	21ba      	movs	r1, #186	@ 0xba
 8009ace:	f000 ffd1 	bl	800aa74 <__assert_func>
 8009ad2:	6922      	ldr	r2, [r4, #16]
 8009ad4:	3202      	adds	r2, #2
 8009ad6:	f104 010c 	add.w	r1, r4, #12
 8009ada:	0092      	lsls	r2, r2, #2
 8009adc:	300c      	adds	r0, #12
 8009ade:	f7ff fbbc 	bl	800925a <memcpy>
 8009ae2:	4621      	mov	r1, r4
 8009ae4:	4638      	mov	r0, r7
 8009ae6:	f7ff ffa5 	bl	8009a34 <_Bfree>
 8009aea:	4644      	mov	r4, r8
 8009aec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009af0:	3501      	adds	r5, #1
 8009af2:	615e      	str	r6, [r3, #20]
 8009af4:	6125      	str	r5, [r4, #16]
 8009af6:	4620      	mov	r0, r4
 8009af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009afc:	0800b4ce 	.word	0x0800b4ce
 8009b00:	0800b556 	.word	0x0800b556

08009b04 <__s2b>:
 8009b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b08:	460c      	mov	r4, r1
 8009b0a:	4615      	mov	r5, r2
 8009b0c:	461f      	mov	r7, r3
 8009b0e:	2209      	movs	r2, #9
 8009b10:	3308      	adds	r3, #8
 8009b12:	4606      	mov	r6, r0
 8009b14:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b18:	2100      	movs	r1, #0
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	db09      	blt.n	8009b34 <__s2b+0x30>
 8009b20:	4630      	mov	r0, r6
 8009b22:	f7ff ff47 	bl	80099b4 <_Balloc>
 8009b26:	b940      	cbnz	r0, 8009b3a <__s2b+0x36>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	4b19      	ldr	r3, [pc, #100]	@ (8009b90 <__s2b+0x8c>)
 8009b2c:	4819      	ldr	r0, [pc, #100]	@ (8009b94 <__s2b+0x90>)
 8009b2e:	21d3      	movs	r1, #211	@ 0xd3
 8009b30:	f000 ffa0 	bl	800aa74 <__assert_func>
 8009b34:	0052      	lsls	r2, r2, #1
 8009b36:	3101      	adds	r1, #1
 8009b38:	e7f0      	b.n	8009b1c <__s2b+0x18>
 8009b3a:	9b08      	ldr	r3, [sp, #32]
 8009b3c:	6143      	str	r3, [r0, #20]
 8009b3e:	2d09      	cmp	r5, #9
 8009b40:	f04f 0301 	mov.w	r3, #1
 8009b44:	6103      	str	r3, [r0, #16]
 8009b46:	dd16      	ble.n	8009b76 <__s2b+0x72>
 8009b48:	f104 0909 	add.w	r9, r4, #9
 8009b4c:	46c8      	mov	r8, r9
 8009b4e:	442c      	add	r4, r5
 8009b50:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009b54:	4601      	mov	r1, r0
 8009b56:	3b30      	subs	r3, #48	@ 0x30
 8009b58:	220a      	movs	r2, #10
 8009b5a:	4630      	mov	r0, r6
 8009b5c:	f7ff ff8c 	bl	8009a78 <__multadd>
 8009b60:	45a0      	cmp	r8, r4
 8009b62:	d1f5      	bne.n	8009b50 <__s2b+0x4c>
 8009b64:	f1a5 0408 	sub.w	r4, r5, #8
 8009b68:	444c      	add	r4, r9
 8009b6a:	1b2d      	subs	r5, r5, r4
 8009b6c:	1963      	adds	r3, r4, r5
 8009b6e:	42bb      	cmp	r3, r7
 8009b70:	db04      	blt.n	8009b7c <__s2b+0x78>
 8009b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b76:	340a      	adds	r4, #10
 8009b78:	2509      	movs	r5, #9
 8009b7a:	e7f6      	b.n	8009b6a <__s2b+0x66>
 8009b7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b80:	4601      	mov	r1, r0
 8009b82:	3b30      	subs	r3, #48	@ 0x30
 8009b84:	220a      	movs	r2, #10
 8009b86:	4630      	mov	r0, r6
 8009b88:	f7ff ff76 	bl	8009a78 <__multadd>
 8009b8c:	e7ee      	b.n	8009b6c <__s2b+0x68>
 8009b8e:	bf00      	nop
 8009b90:	0800b4ce 	.word	0x0800b4ce
 8009b94:	0800b556 	.word	0x0800b556

08009b98 <__hi0bits>:
 8009b98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	bf36      	itet	cc
 8009ba0:	0403      	lslcc	r3, r0, #16
 8009ba2:	2000      	movcs	r0, #0
 8009ba4:	2010      	movcc	r0, #16
 8009ba6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009baa:	bf3c      	itt	cc
 8009bac:	021b      	lslcc	r3, r3, #8
 8009bae:	3008      	addcc	r0, #8
 8009bb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bb4:	bf3c      	itt	cc
 8009bb6:	011b      	lslcc	r3, r3, #4
 8009bb8:	3004      	addcc	r0, #4
 8009bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bbe:	bf3c      	itt	cc
 8009bc0:	009b      	lslcc	r3, r3, #2
 8009bc2:	3002      	addcc	r0, #2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	db05      	blt.n	8009bd4 <__hi0bits+0x3c>
 8009bc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009bcc:	f100 0001 	add.w	r0, r0, #1
 8009bd0:	bf08      	it	eq
 8009bd2:	2020      	moveq	r0, #32
 8009bd4:	4770      	bx	lr

08009bd6 <__lo0bits>:
 8009bd6:	6803      	ldr	r3, [r0, #0]
 8009bd8:	4602      	mov	r2, r0
 8009bda:	f013 0007 	ands.w	r0, r3, #7
 8009bde:	d00b      	beq.n	8009bf8 <__lo0bits+0x22>
 8009be0:	07d9      	lsls	r1, r3, #31
 8009be2:	d421      	bmi.n	8009c28 <__lo0bits+0x52>
 8009be4:	0798      	lsls	r0, r3, #30
 8009be6:	bf49      	itett	mi
 8009be8:	085b      	lsrmi	r3, r3, #1
 8009bea:	089b      	lsrpl	r3, r3, #2
 8009bec:	2001      	movmi	r0, #1
 8009bee:	6013      	strmi	r3, [r2, #0]
 8009bf0:	bf5c      	itt	pl
 8009bf2:	6013      	strpl	r3, [r2, #0]
 8009bf4:	2002      	movpl	r0, #2
 8009bf6:	4770      	bx	lr
 8009bf8:	b299      	uxth	r1, r3
 8009bfa:	b909      	cbnz	r1, 8009c00 <__lo0bits+0x2a>
 8009bfc:	0c1b      	lsrs	r3, r3, #16
 8009bfe:	2010      	movs	r0, #16
 8009c00:	b2d9      	uxtb	r1, r3
 8009c02:	b909      	cbnz	r1, 8009c08 <__lo0bits+0x32>
 8009c04:	3008      	adds	r0, #8
 8009c06:	0a1b      	lsrs	r3, r3, #8
 8009c08:	0719      	lsls	r1, r3, #28
 8009c0a:	bf04      	itt	eq
 8009c0c:	091b      	lsreq	r3, r3, #4
 8009c0e:	3004      	addeq	r0, #4
 8009c10:	0799      	lsls	r1, r3, #30
 8009c12:	bf04      	itt	eq
 8009c14:	089b      	lsreq	r3, r3, #2
 8009c16:	3002      	addeq	r0, #2
 8009c18:	07d9      	lsls	r1, r3, #31
 8009c1a:	d403      	bmi.n	8009c24 <__lo0bits+0x4e>
 8009c1c:	085b      	lsrs	r3, r3, #1
 8009c1e:	f100 0001 	add.w	r0, r0, #1
 8009c22:	d003      	beq.n	8009c2c <__lo0bits+0x56>
 8009c24:	6013      	str	r3, [r2, #0]
 8009c26:	4770      	bx	lr
 8009c28:	2000      	movs	r0, #0
 8009c2a:	4770      	bx	lr
 8009c2c:	2020      	movs	r0, #32
 8009c2e:	4770      	bx	lr

08009c30 <__i2b>:
 8009c30:	b510      	push	{r4, lr}
 8009c32:	460c      	mov	r4, r1
 8009c34:	2101      	movs	r1, #1
 8009c36:	f7ff febd 	bl	80099b4 <_Balloc>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	b928      	cbnz	r0, 8009c4a <__i2b+0x1a>
 8009c3e:	4b05      	ldr	r3, [pc, #20]	@ (8009c54 <__i2b+0x24>)
 8009c40:	4805      	ldr	r0, [pc, #20]	@ (8009c58 <__i2b+0x28>)
 8009c42:	f240 1145 	movw	r1, #325	@ 0x145
 8009c46:	f000 ff15 	bl	800aa74 <__assert_func>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	6144      	str	r4, [r0, #20]
 8009c4e:	6103      	str	r3, [r0, #16]
 8009c50:	bd10      	pop	{r4, pc}
 8009c52:	bf00      	nop
 8009c54:	0800b4ce 	.word	0x0800b4ce
 8009c58:	0800b556 	.word	0x0800b556

08009c5c <__multiply>:
 8009c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c60:	4617      	mov	r7, r2
 8009c62:	690a      	ldr	r2, [r1, #16]
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	bfa8      	it	ge
 8009c6a:	463b      	movge	r3, r7
 8009c6c:	4689      	mov	r9, r1
 8009c6e:	bfa4      	itt	ge
 8009c70:	460f      	movge	r7, r1
 8009c72:	4699      	movge	r9, r3
 8009c74:	693d      	ldr	r5, [r7, #16]
 8009c76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	6879      	ldr	r1, [r7, #4]
 8009c7e:	eb05 060a 	add.w	r6, r5, sl
 8009c82:	42b3      	cmp	r3, r6
 8009c84:	b085      	sub	sp, #20
 8009c86:	bfb8      	it	lt
 8009c88:	3101      	addlt	r1, #1
 8009c8a:	f7ff fe93 	bl	80099b4 <_Balloc>
 8009c8e:	b930      	cbnz	r0, 8009c9e <__multiply+0x42>
 8009c90:	4602      	mov	r2, r0
 8009c92:	4b41      	ldr	r3, [pc, #260]	@ (8009d98 <__multiply+0x13c>)
 8009c94:	4841      	ldr	r0, [pc, #260]	@ (8009d9c <__multiply+0x140>)
 8009c96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009c9a:	f000 feeb 	bl	800aa74 <__assert_func>
 8009c9e:	f100 0414 	add.w	r4, r0, #20
 8009ca2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009ca6:	4623      	mov	r3, r4
 8009ca8:	2200      	movs	r2, #0
 8009caa:	4573      	cmp	r3, lr
 8009cac:	d320      	bcc.n	8009cf0 <__multiply+0x94>
 8009cae:	f107 0814 	add.w	r8, r7, #20
 8009cb2:	f109 0114 	add.w	r1, r9, #20
 8009cb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009cba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009cbe:	9302      	str	r3, [sp, #8]
 8009cc0:	1beb      	subs	r3, r5, r7
 8009cc2:	3b15      	subs	r3, #21
 8009cc4:	f023 0303 	bic.w	r3, r3, #3
 8009cc8:	3304      	adds	r3, #4
 8009cca:	3715      	adds	r7, #21
 8009ccc:	42bd      	cmp	r5, r7
 8009cce:	bf38      	it	cc
 8009cd0:	2304      	movcc	r3, #4
 8009cd2:	9301      	str	r3, [sp, #4]
 8009cd4:	9b02      	ldr	r3, [sp, #8]
 8009cd6:	9103      	str	r1, [sp, #12]
 8009cd8:	428b      	cmp	r3, r1
 8009cda:	d80c      	bhi.n	8009cf6 <__multiply+0x9a>
 8009cdc:	2e00      	cmp	r6, #0
 8009cde:	dd03      	ble.n	8009ce8 <__multiply+0x8c>
 8009ce0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d055      	beq.n	8009d94 <__multiply+0x138>
 8009ce8:	6106      	str	r6, [r0, #16]
 8009cea:	b005      	add	sp, #20
 8009cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf0:	f843 2b04 	str.w	r2, [r3], #4
 8009cf4:	e7d9      	b.n	8009caa <__multiply+0x4e>
 8009cf6:	f8b1 a000 	ldrh.w	sl, [r1]
 8009cfa:	f1ba 0f00 	cmp.w	sl, #0
 8009cfe:	d01f      	beq.n	8009d40 <__multiply+0xe4>
 8009d00:	46c4      	mov	ip, r8
 8009d02:	46a1      	mov	r9, r4
 8009d04:	2700      	movs	r7, #0
 8009d06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d0a:	f8d9 3000 	ldr.w	r3, [r9]
 8009d0e:	fa1f fb82 	uxth.w	fp, r2
 8009d12:	b29b      	uxth	r3, r3
 8009d14:	fb0a 330b 	mla	r3, sl, fp, r3
 8009d18:	443b      	add	r3, r7
 8009d1a:	f8d9 7000 	ldr.w	r7, [r9]
 8009d1e:	0c12      	lsrs	r2, r2, #16
 8009d20:	0c3f      	lsrs	r7, r7, #16
 8009d22:	fb0a 7202 	mla	r2, sl, r2, r7
 8009d26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d30:	4565      	cmp	r5, ip
 8009d32:	f849 3b04 	str.w	r3, [r9], #4
 8009d36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009d3a:	d8e4      	bhi.n	8009d06 <__multiply+0xaa>
 8009d3c:	9b01      	ldr	r3, [sp, #4]
 8009d3e:	50e7      	str	r7, [r4, r3]
 8009d40:	9b03      	ldr	r3, [sp, #12]
 8009d42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009d46:	3104      	adds	r1, #4
 8009d48:	f1b9 0f00 	cmp.w	r9, #0
 8009d4c:	d020      	beq.n	8009d90 <__multiply+0x134>
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	4647      	mov	r7, r8
 8009d52:	46a4      	mov	ip, r4
 8009d54:	f04f 0a00 	mov.w	sl, #0
 8009d58:	f8b7 b000 	ldrh.w	fp, [r7]
 8009d5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009d60:	fb09 220b 	mla	r2, r9, fp, r2
 8009d64:	4452      	add	r2, sl
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d6c:	f84c 3b04 	str.w	r3, [ip], #4
 8009d70:	f857 3b04 	ldr.w	r3, [r7], #4
 8009d74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d78:	f8bc 3000 	ldrh.w	r3, [ip]
 8009d7c:	fb09 330a 	mla	r3, r9, sl, r3
 8009d80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009d84:	42bd      	cmp	r5, r7
 8009d86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d8a:	d8e5      	bhi.n	8009d58 <__multiply+0xfc>
 8009d8c:	9a01      	ldr	r2, [sp, #4]
 8009d8e:	50a3      	str	r3, [r4, r2]
 8009d90:	3404      	adds	r4, #4
 8009d92:	e79f      	b.n	8009cd4 <__multiply+0x78>
 8009d94:	3e01      	subs	r6, #1
 8009d96:	e7a1      	b.n	8009cdc <__multiply+0x80>
 8009d98:	0800b4ce 	.word	0x0800b4ce
 8009d9c:	0800b556 	.word	0x0800b556

08009da0 <__pow5mult>:
 8009da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009da4:	4615      	mov	r5, r2
 8009da6:	f012 0203 	ands.w	r2, r2, #3
 8009daa:	4607      	mov	r7, r0
 8009dac:	460e      	mov	r6, r1
 8009dae:	d007      	beq.n	8009dc0 <__pow5mult+0x20>
 8009db0:	4c25      	ldr	r4, [pc, #148]	@ (8009e48 <__pow5mult+0xa8>)
 8009db2:	3a01      	subs	r2, #1
 8009db4:	2300      	movs	r3, #0
 8009db6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009dba:	f7ff fe5d 	bl	8009a78 <__multadd>
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	10ad      	asrs	r5, r5, #2
 8009dc2:	d03d      	beq.n	8009e40 <__pow5mult+0xa0>
 8009dc4:	69fc      	ldr	r4, [r7, #28]
 8009dc6:	b97c      	cbnz	r4, 8009de8 <__pow5mult+0x48>
 8009dc8:	2010      	movs	r0, #16
 8009dca:	f7fe f8a9 	bl	8007f20 <malloc>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	61f8      	str	r0, [r7, #28]
 8009dd2:	b928      	cbnz	r0, 8009de0 <__pow5mult+0x40>
 8009dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8009e4c <__pow5mult+0xac>)
 8009dd6:	481e      	ldr	r0, [pc, #120]	@ (8009e50 <__pow5mult+0xb0>)
 8009dd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009ddc:	f000 fe4a 	bl	800aa74 <__assert_func>
 8009de0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009de4:	6004      	str	r4, [r0, #0]
 8009de6:	60c4      	str	r4, [r0, #12]
 8009de8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009dec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009df0:	b94c      	cbnz	r4, 8009e06 <__pow5mult+0x66>
 8009df2:	f240 2171 	movw	r1, #625	@ 0x271
 8009df6:	4638      	mov	r0, r7
 8009df8:	f7ff ff1a 	bl	8009c30 <__i2b>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e02:	4604      	mov	r4, r0
 8009e04:	6003      	str	r3, [r0, #0]
 8009e06:	f04f 0900 	mov.w	r9, #0
 8009e0a:	07eb      	lsls	r3, r5, #31
 8009e0c:	d50a      	bpl.n	8009e24 <__pow5mult+0x84>
 8009e0e:	4631      	mov	r1, r6
 8009e10:	4622      	mov	r2, r4
 8009e12:	4638      	mov	r0, r7
 8009e14:	f7ff ff22 	bl	8009c5c <__multiply>
 8009e18:	4631      	mov	r1, r6
 8009e1a:	4680      	mov	r8, r0
 8009e1c:	4638      	mov	r0, r7
 8009e1e:	f7ff fe09 	bl	8009a34 <_Bfree>
 8009e22:	4646      	mov	r6, r8
 8009e24:	106d      	asrs	r5, r5, #1
 8009e26:	d00b      	beq.n	8009e40 <__pow5mult+0xa0>
 8009e28:	6820      	ldr	r0, [r4, #0]
 8009e2a:	b938      	cbnz	r0, 8009e3c <__pow5mult+0x9c>
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	4621      	mov	r1, r4
 8009e30:	4638      	mov	r0, r7
 8009e32:	f7ff ff13 	bl	8009c5c <__multiply>
 8009e36:	6020      	str	r0, [r4, #0]
 8009e38:	f8c0 9000 	str.w	r9, [r0]
 8009e3c:	4604      	mov	r4, r0
 8009e3e:	e7e4      	b.n	8009e0a <__pow5mult+0x6a>
 8009e40:	4630      	mov	r0, r6
 8009e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e46:	bf00      	nop
 8009e48:	0800b774 	.word	0x0800b774
 8009e4c:	0800b53f 	.word	0x0800b53f
 8009e50:	0800b556 	.word	0x0800b556

08009e54 <__lshift>:
 8009e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e58:	460c      	mov	r4, r1
 8009e5a:	6849      	ldr	r1, [r1, #4]
 8009e5c:	6923      	ldr	r3, [r4, #16]
 8009e5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e62:	68a3      	ldr	r3, [r4, #8]
 8009e64:	4607      	mov	r7, r0
 8009e66:	4691      	mov	r9, r2
 8009e68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e6c:	f108 0601 	add.w	r6, r8, #1
 8009e70:	42b3      	cmp	r3, r6
 8009e72:	db0b      	blt.n	8009e8c <__lshift+0x38>
 8009e74:	4638      	mov	r0, r7
 8009e76:	f7ff fd9d 	bl	80099b4 <_Balloc>
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	b948      	cbnz	r0, 8009e92 <__lshift+0x3e>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	4b28      	ldr	r3, [pc, #160]	@ (8009f24 <__lshift+0xd0>)
 8009e82:	4829      	ldr	r0, [pc, #164]	@ (8009f28 <__lshift+0xd4>)
 8009e84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009e88:	f000 fdf4 	bl	800aa74 <__assert_func>
 8009e8c:	3101      	adds	r1, #1
 8009e8e:	005b      	lsls	r3, r3, #1
 8009e90:	e7ee      	b.n	8009e70 <__lshift+0x1c>
 8009e92:	2300      	movs	r3, #0
 8009e94:	f100 0114 	add.w	r1, r0, #20
 8009e98:	f100 0210 	add.w	r2, r0, #16
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	4553      	cmp	r3, sl
 8009ea0:	db33      	blt.n	8009f0a <__lshift+0xb6>
 8009ea2:	6920      	ldr	r0, [r4, #16]
 8009ea4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ea8:	f104 0314 	add.w	r3, r4, #20
 8009eac:	f019 091f 	ands.w	r9, r9, #31
 8009eb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009eb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009eb8:	d02b      	beq.n	8009f12 <__lshift+0xbe>
 8009eba:	f1c9 0e20 	rsb	lr, r9, #32
 8009ebe:	468a      	mov	sl, r1
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	6818      	ldr	r0, [r3, #0]
 8009ec4:	fa00 f009 	lsl.w	r0, r0, r9
 8009ec8:	4310      	orrs	r0, r2
 8009eca:	f84a 0b04 	str.w	r0, [sl], #4
 8009ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ed2:	459c      	cmp	ip, r3
 8009ed4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009ed8:	d8f3      	bhi.n	8009ec2 <__lshift+0x6e>
 8009eda:	ebac 0304 	sub.w	r3, ip, r4
 8009ede:	3b15      	subs	r3, #21
 8009ee0:	f023 0303 	bic.w	r3, r3, #3
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	f104 0015 	add.w	r0, r4, #21
 8009eea:	4560      	cmp	r0, ip
 8009eec:	bf88      	it	hi
 8009eee:	2304      	movhi	r3, #4
 8009ef0:	50ca      	str	r2, [r1, r3]
 8009ef2:	b10a      	cbz	r2, 8009ef8 <__lshift+0xa4>
 8009ef4:	f108 0602 	add.w	r6, r8, #2
 8009ef8:	3e01      	subs	r6, #1
 8009efa:	4638      	mov	r0, r7
 8009efc:	612e      	str	r6, [r5, #16]
 8009efe:	4621      	mov	r1, r4
 8009f00:	f7ff fd98 	bl	8009a34 <_Bfree>
 8009f04:	4628      	mov	r0, r5
 8009f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f0e:	3301      	adds	r3, #1
 8009f10:	e7c5      	b.n	8009e9e <__lshift+0x4a>
 8009f12:	3904      	subs	r1, #4
 8009f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f18:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f1c:	459c      	cmp	ip, r3
 8009f1e:	d8f9      	bhi.n	8009f14 <__lshift+0xc0>
 8009f20:	e7ea      	b.n	8009ef8 <__lshift+0xa4>
 8009f22:	bf00      	nop
 8009f24:	0800b4ce 	.word	0x0800b4ce
 8009f28:	0800b556 	.word	0x0800b556

08009f2c <__mcmp>:
 8009f2c:	690a      	ldr	r2, [r1, #16]
 8009f2e:	4603      	mov	r3, r0
 8009f30:	6900      	ldr	r0, [r0, #16]
 8009f32:	1a80      	subs	r0, r0, r2
 8009f34:	b530      	push	{r4, r5, lr}
 8009f36:	d10e      	bne.n	8009f56 <__mcmp+0x2a>
 8009f38:	3314      	adds	r3, #20
 8009f3a:	3114      	adds	r1, #20
 8009f3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f4c:	4295      	cmp	r5, r2
 8009f4e:	d003      	beq.n	8009f58 <__mcmp+0x2c>
 8009f50:	d205      	bcs.n	8009f5e <__mcmp+0x32>
 8009f52:	f04f 30ff 	mov.w	r0, #4294967295
 8009f56:	bd30      	pop	{r4, r5, pc}
 8009f58:	42a3      	cmp	r3, r4
 8009f5a:	d3f3      	bcc.n	8009f44 <__mcmp+0x18>
 8009f5c:	e7fb      	b.n	8009f56 <__mcmp+0x2a>
 8009f5e:	2001      	movs	r0, #1
 8009f60:	e7f9      	b.n	8009f56 <__mcmp+0x2a>
	...

08009f64 <__mdiff>:
 8009f64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f68:	4689      	mov	r9, r1
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	4648      	mov	r0, r9
 8009f70:	4614      	mov	r4, r2
 8009f72:	f7ff ffdb 	bl	8009f2c <__mcmp>
 8009f76:	1e05      	subs	r5, r0, #0
 8009f78:	d112      	bne.n	8009fa0 <__mdiff+0x3c>
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	4630      	mov	r0, r6
 8009f7e:	f7ff fd19 	bl	80099b4 <_Balloc>
 8009f82:	4602      	mov	r2, r0
 8009f84:	b928      	cbnz	r0, 8009f92 <__mdiff+0x2e>
 8009f86:	4b3f      	ldr	r3, [pc, #252]	@ (800a084 <__mdiff+0x120>)
 8009f88:	f240 2137 	movw	r1, #567	@ 0x237
 8009f8c:	483e      	ldr	r0, [pc, #248]	@ (800a088 <__mdiff+0x124>)
 8009f8e:	f000 fd71 	bl	800aa74 <__assert_func>
 8009f92:	2301      	movs	r3, #1
 8009f94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f98:	4610      	mov	r0, r2
 8009f9a:	b003      	add	sp, #12
 8009f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa0:	bfbc      	itt	lt
 8009fa2:	464b      	movlt	r3, r9
 8009fa4:	46a1      	movlt	r9, r4
 8009fa6:	4630      	mov	r0, r6
 8009fa8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009fac:	bfba      	itte	lt
 8009fae:	461c      	movlt	r4, r3
 8009fb0:	2501      	movlt	r5, #1
 8009fb2:	2500      	movge	r5, #0
 8009fb4:	f7ff fcfe 	bl	80099b4 <_Balloc>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	b918      	cbnz	r0, 8009fc4 <__mdiff+0x60>
 8009fbc:	4b31      	ldr	r3, [pc, #196]	@ (800a084 <__mdiff+0x120>)
 8009fbe:	f240 2145 	movw	r1, #581	@ 0x245
 8009fc2:	e7e3      	b.n	8009f8c <__mdiff+0x28>
 8009fc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009fc8:	6926      	ldr	r6, [r4, #16]
 8009fca:	60c5      	str	r5, [r0, #12]
 8009fcc:	f109 0310 	add.w	r3, r9, #16
 8009fd0:	f109 0514 	add.w	r5, r9, #20
 8009fd4:	f104 0e14 	add.w	lr, r4, #20
 8009fd8:	f100 0b14 	add.w	fp, r0, #20
 8009fdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009fe0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009fe4:	9301      	str	r3, [sp, #4]
 8009fe6:	46d9      	mov	r9, fp
 8009fe8:	f04f 0c00 	mov.w	ip, #0
 8009fec:	9b01      	ldr	r3, [sp, #4]
 8009fee:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ff2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ff6:	9301      	str	r3, [sp, #4]
 8009ff8:	fa1f f38a 	uxth.w	r3, sl
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	b283      	uxth	r3, r0
 800a000:	1acb      	subs	r3, r1, r3
 800a002:	0c00      	lsrs	r0, r0, #16
 800a004:	4463      	add	r3, ip
 800a006:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a00a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a00e:	b29b      	uxth	r3, r3
 800a010:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a014:	4576      	cmp	r6, lr
 800a016:	f849 3b04 	str.w	r3, [r9], #4
 800a01a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a01e:	d8e5      	bhi.n	8009fec <__mdiff+0x88>
 800a020:	1b33      	subs	r3, r6, r4
 800a022:	3b15      	subs	r3, #21
 800a024:	f023 0303 	bic.w	r3, r3, #3
 800a028:	3415      	adds	r4, #21
 800a02a:	3304      	adds	r3, #4
 800a02c:	42a6      	cmp	r6, r4
 800a02e:	bf38      	it	cc
 800a030:	2304      	movcc	r3, #4
 800a032:	441d      	add	r5, r3
 800a034:	445b      	add	r3, fp
 800a036:	461e      	mov	r6, r3
 800a038:	462c      	mov	r4, r5
 800a03a:	4544      	cmp	r4, r8
 800a03c:	d30e      	bcc.n	800a05c <__mdiff+0xf8>
 800a03e:	f108 0103 	add.w	r1, r8, #3
 800a042:	1b49      	subs	r1, r1, r5
 800a044:	f021 0103 	bic.w	r1, r1, #3
 800a048:	3d03      	subs	r5, #3
 800a04a:	45a8      	cmp	r8, r5
 800a04c:	bf38      	it	cc
 800a04e:	2100      	movcc	r1, #0
 800a050:	440b      	add	r3, r1
 800a052:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a056:	b191      	cbz	r1, 800a07e <__mdiff+0x11a>
 800a058:	6117      	str	r7, [r2, #16]
 800a05a:	e79d      	b.n	8009f98 <__mdiff+0x34>
 800a05c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a060:	46e6      	mov	lr, ip
 800a062:	0c08      	lsrs	r0, r1, #16
 800a064:	fa1c fc81 	uxtah	ip, ip, r1
 800a068:	4471      	add	r1, lr
 800a06a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a06e:	b289      	uxth	r1, r1
 800a070:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a074:	f846 1b04 	str.w	r1, [r6], #4
 800a078:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a07c:	e7dd      	b.n	800a03a <__mdiff+0xd6>
 800a07e:	3f01      	subs	r7, #1
 800a080:	e7e7      	b.n	800a052 <__mdiff+0xee>
 800a082:	bf00      	nop
 800a084:	0800b4ce 	.word	0x0800b4ce
 800a088:	0800b556 	.word	0x0800b556

0800a08c <__ulp>:
 800a08c:	b082      	sub	sp, #8
 800a08e:	ed8d 0b00 	vstr	d0, [sp]
 800a092:	9a01      	ldr	r2, [sp, #4]
 800a094:	4b0f      	ldr	r3, [pc, #60]	@ (800a0d4 <__ulp+0x48>)
 800a096:	4013      	ands	r3, r2
 800a098:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	dc08      	bgt.n	800a0b2 <__ulp+0x26>
 800a0a0:	425b      	negs	r3, r3
 800a0a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a0a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a0aa:	da04      	bge.n	800a0b6 <__ulp+0x2a>
 800a0ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a0b0:	4113      	asrs	r3, r2
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	e008      	b.n	800a0c8 <__ulp+0x3c>
 800a0b6:	f1a2 0314 	sub.w	r3, r2, #20
 800a0ba:	2b1e      	cmp	r3, #30
 800a0bc:	bfda      	itte	le
 800a0be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a0c2:	40da      	lsrle	r2, r3
 800a0c4:	2201      	movgt	r2, #1
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	4610      	mov	r0, r2
 800a0cc:	ec41 0b10 	vmov	d0, r0, r1
 800a0d0:	b002      	add	sp, #8
 800a0d2:	4770      	bx	lr
 800a0d4:	7ff00000 	.word	0x7ff00000

0800a0d8 <__b2d>:
 800a0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0dc:	6906      	ldr	r6, [r0, #16]
 800a0de:	f100 0814 	add.w	r8, r0, #20
 800a0e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a0e6:	1f37      	subs	r7, r6, #4
 800a0e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a0ec:	4610      	mov	r0, r2
 800a0ee:	f7ff fd53 	bl	8009b98 <__hi0bits>
 800a0f2:	f1c0 0320 	rsb	r3, r0, #32
 800a0f6:	280a      	cmp	r0, #10
 800a0f8:	600b      	str	r3, [r1, #0]
 800a0fa:	491b      	ldr	r1, [pc, #108]	@ (800a168 <__b2d+0x90>)
 800a0fc:	dc15      	bgt.n	800a12a <__b2d+0x52>
 800a0fe:	f1c0 0c0b 	rsb	ip, r0, #11
 800a102:	fa22 f30c 	lsr.w	r3, r2, ip
 800a106:	45b8      	cmp	r8, r7
 800a108:	ea43 0501 	orr.w	r5, r3, r1
 800a10c:	bf34      	ite	cc
 800a10e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a112:	2300      	movcs	r3, #0
 800a114:	3015      	adds	r0, #21
 800a116:	fa02 f000 	lsl.w	r0, r2, r0
 800a11a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a11e:	4303      	orrs	r3, r0
 800a120:	461c      	mov	r4, r3
 800a122:	ec45 4b10 	vmov	d0, r4, r5
 800a126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a12a:	45b8      	cmp	r8, r7
 800a12c:	bf3a      	itte	cc
 800a12e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a132:	f1a6 0708 	subcc.w	r7, r6, #8
 800a136:	2300      	movcs	r3, #0
 800a138:	380b      	subs	r0, #11
 800a13a:	d012      	beq.n	800a162 <__b2d+0x8a>
 800a13c:	f1c0 0120 	rsb	r1, r0, #32
 800a140:	fa23 f401 	lsr.w	r4, r3, r1
 800a144:	4082      	lsls	r2, r0
 800a146:	4322      	orrs	r2, r4
 800a148:	4547      	cmp	r7, r8
 800a14a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a14e:	bf8c      	ite	hi
 800a150:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a154:	2200      	movls	r2, #0
 800a156:	4083      	lsls	r3, r0
 800a158:	40ca      	lsrs	r2, r1
 800a15a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a15e:	4313      	orrs	r3, r2
 800a160:	e7de      	b.n	800a120 <__b2d+0x48>
 800a162:	ea42 0501 	orr.w	r5, r2, r1
 800a166:	e7db      	b.n	800a120 <__b2d+0x48>
 800a168:	3ff00000 	.word	0x3ff00000

0800a16c <__d2b>:
 800a16c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a170:	460f      	mov	r7, r1
 800a172:	2101      	movs	r1, #1
 800a174:	ec59 8b10 	vmov	r8, r9, d0
 800a178:	4616      	mov	r6, r2
 800a17a:	f7ff fc1b 	bl	80099b4 <_Balloc>
 800a17e:	4604      	mov	r4, r0
 800a180:	b930      	cbnz	r0, 800a190 <__d2b+0x24>
 800a182:	4602      	mov	r2, r0
 800a184:	4b23      	ldr	r3, [pc, #140]	@ (800a214 <__d2b+0xa8>)
 800a186:	4824      	ldr	r0, [pc, #144]	@ (800a218 <__d2b+0xac>)
 800a188:	f240 310f 	movw	r1, #783	@ 0x30f
 800a18c:	f000 fc72 	bl	800aa74 <__assert_func>
 800a190:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a194:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a198:	b10d      	cbz	r5, 800a19e <__d2b+0x32>
 800a19a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a19e:	9301      	str	r3, [sp, #4]
 800a1a0:	f1b8 0300 	subs.w	r3, r8, #0
 800a1a4:	d023      	beq.n	800a1ee <__d2b+0x82>
 800a1a6:	4668      	mov	r0, sp
 800a1a8:	9300      	str	r3, [sp, #0]
 800a1aa:	f7ff fd14 	bl	8009bd6 <__lo0bits>
 800a1ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a1b2:	b1d0      	cbz	r0, 800a1ea <__d2b+0x7e>
 800a1b4:	f1c0 0320 	rsb	r3, r0, #32
 800a1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a1bc:	430b      	orrs	r3, r1
 800a1be:	40c2      	lsrs	r2, r0
 800a1c0:	6163      	str	r3, [r4, #20]
 800a1c2:	9201      	str	r2, [sp, #4]
 800a1c4:	9b01      	ldr	r3, [sp, #4]
 800a1c6:	61a3      	str	r3, [r4, #24]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	bf0c      	ite	eq
 800a1cc:	2201      	moveq	r2, #1
 800a1ce:	2202      	movne	r2, #2
 800a1d0:	6122      	str	r2, [r4, #16]
 800a1d2:	b1a5      	cbz	r5, 800a1fe <__d2b+0x92>
 800a1d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a1d8:	4405      	add	r5, r0
 800a1da:	603d      	str	r5, [r7, #0]
 800a1dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a1e0:	6030      	str	r0, [r6, #0]
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	b003      	add	sp, #12
 800a1e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1ea:	6161      	str	r1, [r4, #20]
 800a1ec:	e7ea      	b.n	800a1c4 <__d2b+0x58>
 800a1ee:	a801      	add	r0, sp, #4
 800a1f0:	f7ff fcf1 	bl	8009bd6 <__lo0bits>
 800a1f4:	9b01      	ldr	r3, [sp, #4]
 800a1f6:	6163      	str	r3, [r4, #20]
 800a1f8:	3020      	adds	r0, #32
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	e7e8      	b.n	800a1d0 <__d2b+0x64>
 800a1fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a202:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a206:	6038      	str	r0, [r7, #0]
 800a208:	6918      	ldr	r0, [r3, #16]
 800a20a:	f7ff fcc5 	bl	8009b98 <__hi0bits>
 800a20e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a212:	e7e5      	b.n	800a1e0 <__d2b+0x74>
 800a214:	0800b4ce 	.word	0x0800b4ce
 800a218:	0800b556 	.word	0x0800b556

0800a21c <__ratio>:
 800a21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a220:	b085      	sub	sp, #20
 800a222:	e9cd 1000 	strd	r1, r0, [sp]
 800a226:	a902      	add	r1, sp, #8
 800a228:	f7ff ff56 	bl	800a0d8 <__b2d>
 800a22c:	9800      	ldr	r0, [sp, #0]
 800a22e:	a903      	add	r1, sp, #12
 800a230:	ec55 4b10 	vmov	r4, r5, d0
 800a234:	f7ff ff50 	bl	800a0d8 <__b2d>
 800a238:	9b01      	ldr	r3, [sp, #4]
 800a23a:	6919      	ldr	r1, [r3, #16]
 800a23c:	9b00      	ldr	r3, [sp, #0]
 800a23e:	691b      	ldr	r3, [r3, #16]
 800a240:	1ac9      	subs	r1, r1, r3
 800a242:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a246:	1a9b      	subs	r3, r3, r2
 800a248:	ec5b ab10 	vmov	sl, fp, d0
 800a24c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a250:	2b00      	cmp	r3, #0
 800a252:	bfce      	itee	gt
 800a254:	462a      	movgt	r2, r5
 800a256:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a25a:	465a      	movle	r2, fp
 800a25c:	462f      	mov	r7, r5
 800a25e:	46d9      	mov	r9, fp
 800a260:	bfcc      	ite	gt
 800a262:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a266:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a26a:	464b      	mov	r3, r9
 800a26c:	4652      	mov	r2, sl
 800a26e:	4620      	mov	r0, r4
 800a270:	4639      	mov	r1, r7
 800a272:	f7f6 faeb 	bl	800084c <__aeabi_ddiv>
 800a276:	ec41 0b10 	vmov	d0, r0, r1
 800a27a:	b005      	add	sp, #20
 800a27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a280 <__copybits>:
 800a280:	3901      	subs	r1, #1
 800a282:	b570      	push	{r4, r5, r6, lr}
 800a284:	1149      	asrs	r1, r1, #5
 800a286:	6914      	ldr	r4, [r2, #16]
 800a288:	3101      	adds	r1, #1
 800a28a:	f102 0314 	add.w	r3, r2, #20
 800a28e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a292:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a296:	1f05      	subs	r5, r0, #4
 800a298:	42a3      	cmp	r3, r4
 800a29a:	d30c      	bcc.n	800a2b6 <__copybits+0x36>
 800a29c:	1aa3      	subs	r3, r4, r2
 800a29e:	3b11      	subs	r3, #17
 800a2a0:	f023 0303 	bic.w	r3, r3, #3
 800a2a4:	3211      	adds	r2, #17
 800a2a6:	42a2      	cmp	r2, r4
 800a2a8:	bf88      	it	hi
 800a2aa:	2300      	movhi	r3, #0
 800a2ac:	4418      	add	r0, r3
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	4288      	cmp	r0, r1
 800a2b2:	d305      	bcc.n	800a2c0 <__copybits+0x40>
 800a2b4:	bd70      	pop	{r4, r5, r6, pc}
 800a2b6:	f853 6b04 	ldr.w	r6, [r3], #4
 800a2ba:	f845 6f04 	str.w	r6, [r5, #4]!
 800a2be:	e7eb      	b.n	800a298 <__copybits+0x18>
 800a2c0:	f840 3b04 	str.w	r3, [r0], #4
 800a2c4:	e7f4      	b.n	800a2b0 <__copybits+0x30>

0800a2c6 <__any_on>:
 800a2c6:	f100 0214 	add.w	r2, r0, #20
 800a2ca:	6900      	ldr	r0, [r0, #16]
 800a2cc:	114b      	asrs	r3, r1, #5
 800a2ce:	4298      	cmp	r0, r3
 800a2d0:	b510      	push	{r4, lr}
 800a2d2:	db11      	blt.n	800a2f8 <__any_on+0x32>
 800a2d4:	dd0a      	ble.n	800a2ec <__any_on+0x26>
 800a2d6:	f011 011f 	ands.w	r1, r1, #31
 800a2da:	d007      	beq.n	800a2ec <__any_on+0x26>
 800a2dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a2e0:	fa24 f001 	lsr.w	r0, r4, r1
 800a2e4:	fa00 f101 	lsl.w	r1, r0, r1
 800a2e8:	428c      	cmp	r4, r1
 800a2ea:	d10b      	bne.n	800a304 <__any_on+0x3e>
 800a2ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d803      	bhi.n	800a2fc <__any_on+0x36>
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	bd10      	pop	{r4, pc}
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	e7f7      	b.n	800a2ec <__any_on+0x26>
 800a2fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a300:	2900      	cmp	r1, #0
 800a302:	d0f5      	beq.n	800a2f0 <__any_on+0x2a>
 800a304:	2001      	movs	r0, #1
 800a306:	e7f6      	b.n	800a2f6 <__any_on+0x30>

0800a308 <__ascii_wctomb>:
 800a308:	4603      	mov	r3, r0
 800a30a:	4608      	mov	r0, r1
 800a30c:	b141      	cbz	r1, 800a320 <__ascii_wctomb+0x18>
 800a30e:	2aff      	cmp	r2, #255	@ 0xff
 800a310:	d904      	bls.n	800a31c <__ascii_wctomb+0x14>
 800a312:	228a      	movs	r2, #138	@ 0x8a
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	f04f 30ff 	mov.w	r0, #4294967295
 800a31a:	4770      	bx	lr
 800a31c:	700a      	strb	r2, [r1, #0]
 800a31e:	2001      	movs	r0, #1
 800a320:	4770      	bx	lr

0800a322 <__ssputs_r>:
 800a322:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a326:	688e      	ldr	r6, [r1, #8]
 800a328:	461f      	mov	r7, r3
 800a32a:	42be      	cmp	r6, r7
 800a32c:	680b      	ldr	r3, [r1, #0]
 800a32e:	4682      	mov	sl, r0
 800a330:	460c      	mov	r4, r1
 800a332:	4690      	mov	r8, r2
 800a334:	d82d      	bhi.n	800a392 <__ssputs_r+0x70>
 800a336:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a33a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a33e:	d026      	beq.n	800a38e <__ssputs_r+0x6c>
 800a340:	6965      	ldr	r5, [r4, #20]
 800a342:	6909      	ldr	r1, [r1, #16]
 800a344:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a348:	eba3 0901 	sub.w	r9, r3, r1
 800a34c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a350:	1c7b      	adds	r3, r7, #1
 800a352:	444b      	add	r3, r9
 800a354:	106d      	asrs	r5, r5, #1
 800a356:	429d      	cmp	r5, r3
 800a358:	bf38      	it	cc
 800a35a:	461d      	movcc	r5, r3
 800a35c:	0553      	lsls	r3, r2, #21
 800a35e:	d527      	bpl.n	800a3b0 <__ssputs_r+0x8e>
 800a360:	4629      	mov	r1, r5
 800a362:	f7fd fe0f 	bl	8007f84 <_malloc_r>
 800a366:	4606      	mov	r6, r0
 800a368:	b360      	cbz	r0, 800a3c4 <__ssputs_r+0xa2>
 800a36a:	6921      	ldr	r1, [r4, #16]
 800a36c:	464a      	mov	r2, r9
 800a36e:	f7fe ff74 	bl	800925a <memcpy>
 800a372:	89a3      	ldrh	r3, [r4, #12]
 800a374:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a37c:	81a3      	strh	r3, [r4, #12]
 800a37e:	6126      	str	r6, [r4, #16]
 800a380:	6165      	str	r5, [r4, #20]
 800a382:	444e      	add	r6, r9
 800a384:	eba5 0509 	sub.w	r5, r5, r9
 800a388:	6026      	str	r6, [r4, #0]
 800a38a:	60a5      	str	r5, [r4, #8]
 800a38c:	463e      	mov	r6, r7
 800a38e:	42be      	cmp	r6, r7
 800a390:	d900      	bls.n	800a394 <__ssputs_r+0x72>
 800a392:	463e      	mov	r6, r7
 800a394:	6820      	ldr	r0, [r4, #0]
 800a396:	4632      	mov	r2, r6
 800a398:	4641      	mov	r1, r8
 800a39a:	f000 fb51 	bl	800aa40 <memmove>
 800a39e:	68a3      	ldr	r3, [r4, #8]
 800a3a0:	1b9b      	subs	r3, r3, r6
 800a3a2:	60a3      	str	r3, [r4, #8]
 800a3a4:	6823      	ldr	r3, [r4, #0]
 800a3a6:	4433      	add	r3, r6
 800a3a8:	6023      	str	r3, [r4, #0]
 800a3aa:	2000      	movs	r0, #0
 800a3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b0:	462a      	mov	r2, r5
 800a3b2:	f000 fb7d 	bl	800aab0 <_realloc_r>
 800a3b6:	4606      	mov	r6, r0
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	d1e0      	bne.n	800a37e <__ssputs_r+0x5c>
 800a3bc:	6921      	ldr	r1, [r4, #16]
 800a3be:	4650      	mov	r0, sl
 800a3c0:	f7fe ff62 	bl	8009288 <_free_r>
 800a3c4:	230c      	movs	r3, #12
 800a3c6:	f8ca 3000 	str.w	r3, [sl]
 800a3ca:	89a3      	ldrh	r3, [r4, #12]
 800a3cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3d0:	81a3      	strh	r3, [r4, #12]
 800a3d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d6:	e7e9      	b.n	800a3ac <__ssputs_r+0x8a>

0800a3d8 <_svfiprintf_r>:
 800a3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3dc:	4698      	mov	r8, r3
 800a3de:	898b      	ldrh	r3, [r1, #12]
 800a3e0:	061b      	lsls	r3, r3, #24
 800a3e2:	b09d      	sub	sp, #116	@ 0x74
 800a3e4:	4607      	mov	r7, r0
 800a3e6:	460d      	mov	r5, r1
 800a3e8:	4614      	mov	r4, r2
 800a3ea:	d510      	bpl.n	800a40e <_svfiprintf_r+0x36>
 800a3ec:	690b      	ldr	r3, [r1, #16]
 800a3ee:	b973      	cbnz	r3, 800a40e <_svfiprintf_r+0x36>
 800a3f0:	2140      	movs	r1, #64	@ 0x40
 800a3f2:	f7fd fdc7 	bl	8007f84 <_malloc_r>
 800a3f6:	6028      	str	r0, [r5, #0]
 800a3f8:	6128      	str	r0, [r5, #16]
 800a3fa:	b930      	cbnz	r0, 800a40a <_svfiprintf_r+0x32>
 800a3fc:	230c      	movs	r3, #12
 800a3fe:	603b      	str	r3, [r7, #0]
 800a400:	f04f 30ff 	mov.w	r0, #4294967295
 800a404:	b01d      	add	sp, #116	@ 0x74
 800a406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a40a:	2340      	movs	r3, #64	@ 0x40
 800a40c:	616b      	str	r3, [r5, #20]
 800a40e:	2300      	movs	r3, #0
 800a410:	9309      	str	r3, [sp, #36]	@ 0x24
 800a412:	2320      	movs	r3, #32
 800a414:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a418:	f8cd 800c 	str.w	r8, [sp, #12]
 800a41c:	2330      	movs	r3, #48	@ 0x30
 800a41e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a5bc <_svfiprintf_r+0x1e4>
 800a422:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a426:	f04f 0901 	mov.w	r9, #1
 800a42a:	4623      	mov	r3, r4
 800a42c:	469a      	mov	sl, r3
 800a42e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a432:	b10a      	cbz	r2, 800a438 <_svfiprintf_r+0x60>
 800a434:	2a25      	cmp	r2, #37	@ 0x25
 800a436:	d1f9      	bne.n	800a42c <_svfiprintf_r+0x54>
 800a438:	ebba 0b04 	subs.w	fp, sl, r4
 800a43c:	d00b      	beq.n	800a456 <_svfiprintf_r+0x7e>
 800a43e:	465b      	mov	r3, fp
 800a440:	4622      	mov	r2, r4
 800a442:	4629      	mov	r1, r5
 800a444:	4638      	mov	r0, r7
 800a446:	f7ff ff6c 	bl	800a322 <__ssputs_r>
 800a44a:	3001      	adds	r0, #1
 800a44c:	f000 80a7 	beq.w	800a59e <_svfiprintf_r+0x1c6>
 800a450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a452:	445a      	add	r2, fp
 800a454:	9209      	str	r2, [sp, #36]	@ 0x24
 800a456:	f89a 3000 	ldrb.w	r3, [sl]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	f000 809f 	beq.w	800a59e <_svfiprintf_r+0x1c6>
 800a460:	2300      	movs	r3, #0
 800a462:	f04f 32ff 	mov.w	r2, #4294967295
 800a466:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a46a:	f10a 0a01 	add.w	sl, sl, #1
 800a46e:	9304      	str	r3, [sp, #16]
 800a470:	9307      	str	r3, [sp, #28]
 800a472:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a476:	931a      	str	r3, [sp, #104]	@ 0x68
 800a478:	4654      	mov	r4, sl
 800a47a:	2205      	movs	r2, #5
 800a47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a480:	484e      	ldr	r0, [pc, #312]	@ (800a5bc <_svfiprintf_r+0x1e4>)
 800a482:	f7f5 fead 	bl	80001e0 <memchr>
 800a486:	9a04      	ldr	r2, [sp, #16]
 800a488:	b9d8      	cbnz	r0, 800a4c2 <_svfiprintf_r+0xea>
 800a48a:	06d0      	lsls	r0, r2, #27
 800a48c:	bf44      	itt	mi
 800a48e:	2320      	movmi	r3, #32
 800a490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a494:	0711      	lsls	r1, r2, #28
 800a496:	bf44      	itt	mi
 800a498:	232b      	movmi	r3, #43	@ 0x2b
 800a49a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a49e:	f89a 3000 	ldrb.w	r3, [sl]
 800a4a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4a4:	d015      	beq.n	800a4d2 <_svfiprintf_r+0xfa>
 800a4a6:	9a07      	ldr	r2, [sp, #28]
 800a4a8:	4654      	mov	r4, sl
 800a4aa:	2000      	movs	r0, #0
 800a4ac:	f04f 0c0a 	mov.w	ip, #10
 800a4b0:	4621      	mov	r1, r4
 800a4b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4b6:	3b30      	subs	r3, #48	@ 0x30
 800a4b8:	2b09      	cmp	r3, #9
 800a4ba:	d94b      	bls.n	800a554 <_svfiprintf_r+0x17c>
 800a4bc:	b1b0      	cbz	r0, 800a4ec <_svfiprintf_r+0x114>
 800a4be:	9207      	str	r2, [sp, #28]
 800a4c0:	e014      	b.n	800a4ec <_svfiprintf_r+0x114>
 800a4c2:	eba0 0308 	sub.w	r3, r0, r8
 800a4c6:	fa09 f303 	lsl.w	r3, r9, r3
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	9304      	str	r3, [sp, #16]
 800a4ce:	46a2      	mov	sl, r4
 800a4d0:	e7d2      	b.n	800a478 <_svfiprintf_r+0xa0>
 800a4d2:	9b03      	ldr	r3, [sp, #12]
 800a4d4:	1d19      	adds	r1, r3, #4
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	9103      	str	r1, [sp, #12]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	bfbb      	ittet	lt
 800a4de:	425b      	neglt	r3, r3
 800a4e0:	f042 0202 	orrlt.w	r2, r2, #2
 800a4e4:	9307      	strge	r3, [sp, #28]
 800a4e6:	9307      	strlt	r3, [sp, #28]
 800a4e8:	bfb8      	it	lt
 800a4ea:	9204      	strlt	r2, [sp, #16]
 800a4ec:	7823      	ldrb	r3, [r4, #0]
 800a4ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4f0:	d10a      	bne.n	800a508 <_svfiprintf_r+0x130>
 800a4f2:	7863      	ldrb	r3, [r4, #1]
 800a4f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4f6:	d132      	bne.n	800a55e <_svfiprintf_r+0x186>
 800a4f8:	9b03      	ldr	r3, [sp, #12]
 800a4fa:	1d1a      	adds	r2, r3, #4
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	9203      	str	r2, [sp, #12]
 800a500:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a504:	3402      	adds	r4, #2
 800a506:	9305      	str	r3, [sp, #20]
 800a508:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a5cc <_svfiprintf_r+0x1f4>
 800a50c:	7821      	ldrb	r1, [r4, #0]
 800a50e:	2203      	movs	r2, #3
 800a510:	4650      	mov	r0, sl
 800a512:	f7f5 fe65 	bl	80001e0 <memchr>
 800a516:	b138      	cbz	r0, 800a528 <_svfiprintf_r+0x150>
 800a518:	9b04      	ldr	r3, [sp, #16]
 800a51a:	eba0 000a 	sub.w	r0, r0, sl
 800a51e:	2240      	movs	r2, #64	@ 0x40
 800a520:	4082      	lsls	r2, r0
 800a522:	4313      	orrs	r3, r2
 800a524:	3401      	adds	r4, #1
 800a526:	9304      	str	r3, [sp, #16]
 800a528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a52c:	4824      	ldr	r0, [pc, #144]	@ (800a5c0 <_svfiprintf_r+0x1e8>)
 800a52e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a532:	2206      	movs	r2, #6
 800a534:	f7f5 fe54 	bl	80001e0 <memchr>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d036      	beq.n	800a5aa <_svfiprintf_r+0x1d2>
 800a53c:	4b21      	ldr	r3, [pc, #132]	@ (800a5c4 <_svfiprintf_r+0x1ec>)
 800a53e:	bb1b      	cbnz	r3, 800a588 <_svfiprintf_r+0x1b0>
 800a540:	9b03      	ldr	r3, [sp, #12]
 800a542:	3307      	adds	r3, #7
 800a544:	f023 0307 	bic.w	r3, r3, #7
 800a548:	3308      	adds	r3, #8
 800a54a:	9303      	str	r3, [sp, #12]
 800a54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a54e:	4433      	add	r3, r6
 800a550:	9309      	str	r3, [sp, #36]	@ 0x24
 800a552:	e76a      	b.n	800a42a <_svfiprintf_r+0x52>
 800a554:	fb0c 3202 	mla	r2, ip, r2, r3
 800a558:	460c      	mov	r4, r1
 800a55a:	2001      	movs	r0, #1
 800a55c:	e7a8      	b.n	800a4b0 <_svfiprintf_r+0xd8>
 800a55e:	2300      	movs	r3, #0
 800a560:	3401      	adds	r4, #1
 800a562:	9305      	str	r3, [sp, #20]
 800a564:	4619      	mov	r1, r3
 800a566:	f04f 0c0a 	mov.w	ip, #10
 800a56a:	4620      	mov	r0, r4
 800a56c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a570:	3a30      	subs	r2, #48	@ 0x30
 800a572:	2a09      	cmp	r2, #9
 800a574:	d903      	bls.n	800a57e <_svfiprintf_r+0x1a6>
 800a576:	2b00      	cmp	r3, #0
 800a578:	d0c6      	beq.n	800a508 <_svfiprintf_r+0x130>
 800a57a:	9105      	str	r1, [sp, #20]
 800a57c:	e7c4      	b.n	800a508 <_svfiprintf_r+0x130>
 800a57e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a582:	4604      	mov	r4, r0
 800a584:	2301      	movs	r3, #1
 800a586:	e7f0      	b.n	800a56a <_svfiprintf_r+0x192>
 800a588:	ab03      	add	r3, sp, #12
 800a58a:	9300      	str	r3, [sp, #0]
 800a58c:	462a      	mov	r2, r5
 800a58e:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c8 <_svfiprintf_r+0x1f0>)
 800a590:	a904      	add	r1, sp, #16
 800a592:	4638      	mov	r0, r7
 800a594:	f3af 8000 	nop.w
 800a598:	1c42      	adds	r2, r0, #1
 800a59a:	4606      	mov	r6, r0
 800a59c:	d1d6      	bne.n	800a54c <_svfiprintf_r+0x174>
 800a59e:	89ab      	ldrh	r3, [r5, #12]
 800a5a0:	065b      	lsls	r3, r3, #25
 800a5a2:	f53f af2d 	bmi.w	800a400 <_svfiprintf_r+0x28>
 800a5a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5a8:	e72c      	b.n	800a404 <_svfiprintf_r+0x2c>
 800a5aa:	ab03      	add	r3, sp, #12
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	462a      	mov	r2, r5
 800a5b0:	4b05      	ldr	r3, [pc, #20]	@ (800a5c8 <_svfiprintf_r+0x1f0>)
 800a5b2:	a904      	add	r1, sp, #16
 800a5b4:	4638      	mov	r0, r7
 800a5b6:	f000 f879 	bl	800a6ac <_printf_i>
 800a5ba:	e7ed      	b.n	800a598 <_svfiprintf_r+0x1c0>
 800a5bc:	0800b5af 	.word	0x0800b5af
 800a5c0:	0800b5b9 	.word	0x0800b5b9
 800a5c4:	00000000 	.word	0x00000000
 800a5c8:	0800a323 	.word	0x0800a323
 800a5cc:	0800b5b5 	.word	0x0800b5b5

0800a5d0 <_printf_common>:
 800a5d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d4:	4616      	mov	r6, r2
 800a5d6:	4698      	mov	r8, r3
 800a5d8:	688a      	ldr	r2, [r1, #8]
 800a5da:	690b      	ldr	r3, [r1, #16]
 800a5dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	bfb8      	it	lt
 800a5e4:	4613      	movlt	r3, r2
 800a5e6:	6033      	str	r3, [r6, #0]
 800a5e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a5ec:	4607      	mov	r7, r0
 800a5ee:	460c      	mov	r4, r1
 800a5f0:	b10a      	cbz	r2, 800a5f6 <_printf_common+0x26>
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	6033      	str	r3, [r6, #0]
 800a5f6:	6823      	ldr	r3, [r4, #0]
 800a5f8:	0699      	lsls	r1, r3, #26
 800a5fa:	bf42      	ittt	mi
 800a5fc:	6833      	ldrmi	r3, [r6, #0]
 800a5fe:	3302      	addmi	r3, #2
 800a600:	6033      	strmi	r3, [r6, #0]
 800a602:	6825      	ldr	r5, [r4, #0]
 800a604:	f015 0506 	ands.w	r5, r5, #6
 800a608:	d106      	bne.n	800a618 <_printf_common+0x48>
 800a60a:	f104 0a19 	add.w	sl, r4, #25
 800a60e:	68e3      	ldr	r3, [r4, #12]
 800a610:	6832      	ldr	r2, [r6, #0]
 800a612:	1a9b      	subs	r3, r3, r2
 800a614:	42ab      	cmp	r3, r5
 800a616:	dc26      	bgt.n	800a666 <_printf_common+0x96>
 800a618:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a61c:	6822      	ldr	r2, [r4, #0]
 800a61e:	3b00      	subs	r3, #0
 800a620:	bf18      	it	ne
 800a622:	2301      	movne	r3, #1
 800a624:	0692      	lsls	r2, r2, #26
 800a626:	d42b      	bmi.n	800a680 <_printf_common+0xb0>
 800a628:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a62c:	4641      	mov	r1, r8
 800a62e:	4638      	mov	r0, r7
 800a630:	47c8      	blx	r9
 800a632:	3001      	adds	r0, #1
 800a634:	d01e      	beq.n	800a674 <_printf_common+0xa4>
 800a636:	6823      	ldr	r3, [r4, #0]
 800a638:	6922      	ldr	r2, [r4, #16]
 800a63a:	f003 0306 	and.w	r3, r3, #6
 800a63e:	2b04      	cmp	r3, #4
 800a640:	bf02      	ittt	eq
 800a642:	68e5      	ldreq	r5, [r4, #12]
 800a644:	6833      	ldreq	r3, [r6, #0]
 800a646:	1aed      	subeq	r5, r5, r3
 800a648:	68a3      	ldr	r3, [r4, #8]
 800a64a:	bf0c      	ite	eq
 800a64c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a650:	2500      	movne	r5, #0
 800a652:	4293      	cmp	r3, r2
 800a654:	bfc4      	itt	gt
 800a656:	1a9b      	subgt	r3, r3, r2
 800a658:	18ed      	addgt	r5, r5, r3
 800a65a:	2600      	movs	r6, #0
 800a65c:	341a      	adds	r4, #26
 800a65e:	42b5      	cmp	r5, r6
 800a660:	d11a      	bne.n	800a698 <_printf_common+0xc8>
 800a662:	2000      	movs	r0, #0
 800a664:	e008      	b.n	800a678 <_printf_common+0xa8>
 800a666:	2301      	movs	r3, #1
 800a668:	4652      	mov	r2, sl
 800a66a:	4641      	mov	r1, r8
 800a66c:	4638      	mov	r0, r7
 800a66e:	47c8      	blx	r9
 800a670:	3001      	adds	r0, #1
 800a672:	d103      	bne.n	800a67c <_printf_common+0xac>
 800a674:	f04f 30ff 	mov.w	r0, #4294967295
 800a678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a67c:	3501      	adds	r5, #1
 800a67e:	e7c6      	b.n	800a60e <_printf_common+0x3e>
 800a680:	18e1      	adds	r1, r4, r3
 800a682:	1c5a      	adds	r2, r3, #1
 800a684:	2030      	movs	r0, #48	@ 0x30
 800a686:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a68a:	4422      	add	r2, r4
 800a68c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a690:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a694:	3302      	adds	r3, #2
 800a696:	e7c7      	b.n	800a628 <_printf_common+0x58>
 800a698:	2301      	movs	r3, #1
 800a69a:	4622      	mov	r2, r4
 800a69c:	4641      	mov	r1, r8
 800a69e:	4638      	mov	r0, r7
 800a6a0:	47c8      	blx	r9
 800a6a2:	3001      	adds	r0, #1
 800a6a4:	d0e6      	beq.n	800a674 <_printf_common+0xa4>
 800a6a6:	3601      	adds	r6, #1
 800a6a8:	e7d9      	b.n	800a65e <_printf_common+0x8e>
	...

0800a6ac <_printf_i>:
 800a6ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6b0:	7e0f      	ldrb	r7, [r1, #24]
 800a6b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a6b4:	2f78      	cmp	r7, #120	@ 0x78
 800a6b6:	4691      	mov	r9, r2
 800a6b8:	4680      	mov	r8, r0
 800a6ba:	460c      	mov	r4, r1
 800a6bc:	469a      	mov	sl, r3
 800a6be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a6c2:	d807      	bhi.n	800a6d4 <_printf_i+0x28>
 800a6c4:	2f62      	cmp	r7, #98	@ 0x62
 800a6c6:	d80a      	bhi.n	800a6de <_printf_i+0x32>
 800a6c8:	2f00      	cmp	r7, #0
 800a6ca:	f000 80d1 	beq.w	800a870 <_printf_i+0x1c4>
 800a6ce:	2f58      	cmp	r7, #88	@ 0x58
 800a6d0:	f000 80b8 	beq.w	800a844 <_printf_i+0x198>
 800a6d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a6dc:	e03a      	b.n	800a754 <_printf_i+0xa8>
 800a6de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a6e2:	2b15      	cmp	r3, #21
 800a6e4:	d8f6      	bhi.n	800a6d4 <_printf_i+0x28>
 800a6e6:	a101      	add	r1, pc, #4	@ (adr r1, 800a6ec <_printf_i+0x40>)
 800a6e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6ec:	0800a745 	.word	0x0800a745
 800a6f0:	0800a759 	.word	0x0800a759
 800a6f4:	0800a6d5 	.word	0x0800a6d5
 800a6f8:	0800a6d5 	.word	0x0800a6d5
 800a6fc:	0800a6d5 	.word	0x0800a6d5
 800a700:	0800a6d5 	.word	0x0800a6d5
 800a704:	0800a759 	.word	0x0800a759
 800a708:	0800a6d5 	.word	0x0800a6d5
 800a70c:	0800a6d5 	.word	0x0800a6d5
 800a710:	0800a6d5 	.word	0x0800a6d5
 800a714:	0800a6d5 	.word	0x0800a6d5
 800a718:	0800a857 	.word	0x0800a857
 800a71c:	0800a783 	.word	0x0800a783
 800a720:	0800a811 	.word	0x0800a811
 800a724:	0800a6d5 	.word	0x0800a6d5
 800a728:	0800a6d5 	.word	0x0800a6d5
 800a72c:	0800a879 	.word	0x0800a879
 800a730:	0800a6d5 	.word	0x0800a6d5
 800a734:	0800a783 	.word	0x0800a783
 800a738:	0800a6d5 	.word	0x0800a6d5
 800a73c:	0800a6d5 	.word	0x0800a6d5
 800a740:	0800a819 	.word	0x0800a819
 800a744:	6833      	ldr	r3, [r6, #0]
 800a746:	1d1a      	adds	r2, r3, #4
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	6032      	str	r2, [r6, #0]
 800a74c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a750:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a754:	2301      	movs	r3, #1
 800a756:	e09c      	b.n	800a892 <_printf_i+0x1e6>
 800a758:	6833      	ldr	r3, [r6, #0]
 800a75a:	6820      	ldr	r0, [r4, #0]
 800a75c:	1d19      	adds	r1, r3, #4
 800a75e:	6031      	str	r1, [r6, #0]
 800a760:	0606      	lsls	r6, r0, #24
 800a762:	d501      	bpl.n	800a768 <_printf_i+0xbc>
 800a764:	681d      	ldr	r5, [r3, #0]
 800a766:	e003      	b.n	800a770 <_printf_i+0xc4>
 800a768:	0645      	lsls	r5, r0, #25
 800a76a:	d5fb      	bpl.n	800a764 <_printf_i+0xb8>
 800a76c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a770:	2d00      	cmp	r5, #0
 800a772:	da03      	bge.n	800a77c <_printf_i+0xd0>
 800a774:	232d      	movs	r3, #45	@ 0x2d
 800a776:	426d      	negs	r5, r5
 800a778:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a77c:	4858      	ldr	r0, [pc, #352]	@ (800a8e0 <_printf_i+0x234>)
 800a77e:	230a      	movs	r3, #10
 800a780:	e011      	b.n	800a7a6 <_printf_i+0xfa>
 800a782:	6821      	ldr	r1, [r4, #0]
 800a784:	6833      	ldr	r3, [r6, #0]
 800a786:	0608      	lsls	r0, r1, #24
 800a788:	f853 5b04 	ldr.w	r5, [r3], #4
 800a78c:	d402      	bmi.n	800a794 <_printf_i+0xe8>
 800a78e:	0649      	lsls	r1, r1, #25
 800a790:	bf48      	it	mi
 800a792:	b2ad      	uxthmi	r5, r5
 800a794:	2f6f      	cmp	r7, #111	@ 0x6f
 800a796:	4852      	ldr	r0, [pc, #328]	@ (800a8e0 <_printf_i+0x234>)
 800a798:	6033      	str	r3, [r6, #0]
 800a79a:	bf14      	ite	ne
 800a79c:	230a      	movne	r3, #10
 800a79e:	2308      	moveq	r3, #8
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a7a6:	6866      	ldr	r6, [r4, #4]
 800a7a8:	60a6      	str	r6, [r4, #8]
 800a7aa:	2e00      	cmp	r6, #0
 800a7ac:	db05      	blt.n	800a7ba <_printf_i+0x10e>
 800a7ae:	6821      	ldr	r1, [r4, #0]
 800a7b0:	432e      	orrs	r6, r5
 800a7b2:	f021 0104 	bic.w	r1, r1, #4
 800a7b6:	6021      	str	r1, [r4, #0]
 800a7b8:	d04b      	beq.n	800a852 <_printf_i+0x1a6>
 800a7ba:	4616      	mov	r6, r2
 800a7bc:	fbb5 f1f3 	udiv	r1, r5, r3
 800a7c0:	fb03 5711 	mls	r7, r3, r1, r5
 800a7c4:	5dc7      	ldrb	r7, [r0, r7]
 800a7c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a7ca:	462f      	mov	r7, r5
 800a7cc:	42bb      	cmp	r3, r7
 800a7ce:	460d      	mov	r5, r1
 800a7d0:	d9f4      	bls.n	800a7bc <_printf_i+0x110>
 800a7d2:	2b08      	cmp	r3, #8
 800a7d4:	d10b      	bne.n	800a7ee <_printf_i+0x142>
 800a7d6:	6823      	ldr	r3, [r4, #0]
 800a7d8:	07df      	lsls	r7, r3, #31
 800a7da:	d508      	bpl.n	800a7ee <_printf_i+0x142>
 800a7dc:	6923      	ldr	r3, [r4, #16]
 800a7de:	6861      	ldr	r1, [r4, #4]
 800a7e0:	4299      	cmp	r1, r3
 800a7e2:	bfde      	ittt	le
 800a7e4:	2330      	movle	r3, #48	@ 0x30
 800a7e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a7ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a7ee:	1b92      	subs	r2, r2, r6
 800a7f0:	6122      	str	r2, [r4, #16]
 800a7f2:	f8cd a000 	str.w	sl, [sp]
 800a7f6:	464b      	mov	r3, r9
 800a7f8:	aa03      	add	r2, sp, #12
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4640      	mov	r0, r8
 800a7fe:	f7ff fee7 	bl	800a5d0 <_printf_common>
 800a802:	3001      	adds	r0, #1
 800a804:	d14a      	bne.n	800a89c <_printf_i+0x1f0>
 800a806:	f04f 30ff 	mov.w	r0, #4294967295
 800a80a:	b004      	add	sp, #16
 800a80c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a810:	6823      	ldr	r3, [r4, #0]
 800a812:	f043 0320 	orr.w	r3, r3, #32
 800a816:	6023      	str	r3, [r4, #0]
 800a818:	4832      	ldr	r0, [pc, #200]	@ (800a8e4 <_printf_i+0x238>)
 800a81a:	2778      	movs	r7, #120	@ 0x78
 800a81c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a820:	6823      	ldr	r3, [r4, #0]
 800a822:	6831      	ldr	r1, [r6, #0]
 800a824:	061f      	lsls	r7, r3, #24
 800a826:	f851 5b04 	ldr.w	r5, [r1], #4
 800a82a:	d402      	bmi.n	800a832 <_printf_i+0x186>
 800a82c:	065f      	lsls	r7, r3, #25
 800a82e:	bf48      	it	mi
 800a830:	b2ad      	uxthmi	r5, r5
 800a832:	6031      	str	r1, [r6, #0]
 800a834:	07d9      	lsls	r1, r3, #31
 800a836:	bf44      	itt	mi
 800a838:	f043 0320 	orrmi.w	r3, r3, #32
 800a83c:	6023      	strmi	r3, [r4, #0]
 800a83e:	b11d      	cbz	r5, 800a848 <_printf_i+0x19c>
 800a840:	2310      	movs	r3, #16
 800a842:	e7ad      	b.n	800a7a0 <_printf_i+0xf4>
 800a844:	4826      	ldr	r0, [pc, #152]	@ (800a8e0 <_printf_i+0x234>)
 800a846:	e7e9      	b.n	800a81c <_printf_i+0x170>
 800a848:	6823      	ldr	r3, [r4, #0]
 800a84a:	f023 0320 	bic.w	r3, r3, #32
 800a84e:	6023      	str	r3, [r4, #0]
 800a850:	e7f6      	b.n	800a840 <_printf_i+0x194>
 800a852:	4616      	mov	r6, r2
 800a854:	e7bd      	b.n	800a7d2 <_printf_i+0x126>
 800a856:	6833      	ldr	r3, [r6, #0]
 800a858:	6825      	ldr	r5, [r4, #0]
 800a85a:	6961      	ldr	r1, [r4, #20]
 800a85c:	1d18      	adds	r0, r3, #4
 800a85e:	6030      	str	r0, [r6, #0]
 800a860:	062e      	lsls	r6, r5, #24
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	d501      	bpl.n	800a86a <_printf_i+0x1be>
 800a866:	6019      	str	r1, [r3, #0]
 800a868:	e002      	b.n	800a870 <_printf_i+0x1c4>
 800a86a:	0668      	lsls	r0, r5, #25
 800a86c:	d5fb      	bpl.n	800a866 <_printf_i+0x1ba>
 800a86e:	8019      	strh	r1, [r3, #0]
 800a870:	2300      	movs	r3, #0
 800a872:	6123      	str	r3, [r4, #16]
 800a874:	4616      	mov	r6, r2
 800a876:	e7bc      	b.n	800a7f2 <_printf_i+0x146>
 800a878:	6833      	ldr	r3, [r6, #0]
 800a87a:	1d1a      	adds	r2, r3, #4
 800a87c:	6032      	str	r2, [r6, #0]
 800a87e:	681e      	ldr	r6, [r3, #0]
 800a880:	6862      	ldr	r2, [r4, #4]
 800a882:	2100      	movs	r1, #0
 800a884:	4630      	mov	r0, r6
 800a886:	f7f5 fcab 	bl	80001e0 <memchr>
 800a88a:	b108      	cbz	r0, 800a890 <_printf_i+0x1e4>
 800a88c:	1b80      	subs	r0, r0, r6
 800a88e:	6060      	str	r0, [r4, #4]
 800a890:	6863      	ldr	r3, [r4, #4]
 800a892:	6123      	str	r3, [r4, #16]
 800a894:	2300      	movs	r3, #0
 800a896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a89a:	e7aa      	b.n	800a7f2 <_printf_i+0x146>
 800a89c:	6923      	ldr	r3, [r4, #16]
 800a89e:	4632      	mov	r2, r6
 800a8a0:	4649      	mov	r1, r9
 800a8a2:	4640      	mov	r0, r8
 800a8a4:	47d0      	blx	sl
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	d0ad      	beq.n	800a806 <_printf_i+0x15a>
 800a8aa:	6823      	ldr	r3, [r4, #0]
 800a8ac:	079b      	lsls	r3, r3, #30
 800a8ae:	d413      	bmi.n	800a8d8 <_printf_i+0x22c>
 800a8b0:	68e0      	ldr	r0, [r4, #12]
 800a8b2:	9b03      	ldr	r3, [sp, #12]
 800a8b4:	4298      	cmp	r0, r3
 800a8b6:	bfb8      	it	lt
 800a8b8:	4618      	movlt	r0, r3
 800a8ba:	e7a6      	b.n	800a80a <_printf_i+0x15e>
 800a8bc:	2301      	movs	r3, #1
 800a8be:	4632      	mov	r2, r6
 800a8c0:	4649      	mov	r1, r9
 800a8c2:	4640      	mov	r0, r8
 800a8c4:	47d0      	blx	sl
 800a8c6:	3001      	adds	r0, #1
 800a8c8:	d09d      	beq.n	800a806 <_printf_i+0x15a>
 800a8ca:	3501      	adds	r5, #1
 800a8cc:	68e3      	ldr	r3, [r4, #12]
 800a8ce:	9903      	ldr	r1, [sp, #12]
 800a8d0:	1a5b      	subs	r3, r3, r1
 800a8d2:	42ab      	cmp	r3, r5
 800a8d4:	dcf2      	bgt.n	800a8bc <_printf_i+0x210>
 800a8d6:	e7eb      	b.n	800a8b0 <_printf_i+0x204>
 800a8d8:	2500      	movs	r5, #0
 800a8da:	f104 0619 	add.w	r6, r4, #25
 800a8de:	e7f5      	b.n	800a8cc <_printf_i+0x220>
 800a8e0:	0800b5c0 	.word	0x0800b5c0
 800a8e4:	0800b5d1 	.word	0x0800b5d1

0800a8e8 <__sflush_r>:
 800a8e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8f0:	0716      	lsls	r6, r2, #28
 800a8f2:	4605      	mov	r5, r0
 800a8f4:	460c      	mov	r4, r1
 800a8f6:	d454      	bmi.n	800a9a2 <__sflush_r+0xba>
 800a8f8:	684b      	ldr	r3, [r1, #4]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	dc02      	bgt.n	800a904 <__sflush_r+0x1c>
 800a8fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a900:	2b00      	cmp	r3, #0
 800a902:	dd48      	ble.n	800a996 <__sflush_r+0xae>
 800a904:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a906:	2e00      	cmp	r6, #0
 800a908:	d045      	beq.n	800a996 <__sflush_r+0xae>
 800a90a:	2300      	movs	r3, #0
 800a90c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a910:	682f      	ldr	r7, [r5, #0]
 800a912:	6a21      	ldr	r1, [r4, #32]
 800a914:	602b      	str	r3, [r5, #0]
 800a916:	d030      	beq.n	800a97a <__sflush_r+0x92>
 800a918:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a91a:	89a3      	ldrh	r3, [r4, #12]
 800a91c:	0759      	lsls	r1, r3, #29
 800a91e:	d505      	bpl.n	800a92c <__sflush_r+0x44>
 800a920:	6863      	ldr	r3, [r4, #4]
 800a922:	1ad2      	subs	r2, r2, r3
 800a924:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a926:	b10b      	cbz	r3, 800a92c <__sflush_r+0x44>
 800a928:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a92a:	1ad2      	subs	r2, r2, r3
 800a92c:	2300      	movs	r3, #0
 800a92e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a930:	6a21      	ldr	r1, [r4, #32]
 800a932:	4628      	mov	r0, r5
 800a934:	47b0      	blx	r6
 800a936:	1c43      	adds	r3, r0, #1
 800a938:	89a3      	ldrh	r3, [r4, #12]
 800a93a:	d106      	bne.n	800a94a <__sflush_r+0x62>
 800a93c:	6829      	ldr	r1, [r5, #0]
 800a93e:	291d      	cmp	r1, #29
 800a940:	d82b      	bhi.n	800a99a <__sflush_r+0xb2>
 800a942:	4a2a      	ldr	r2, [pc, #168]	@ (800a9ec <__sflush_r+0x104>)
 800a944:	40ca      	lsrs	r2, r1
 800a946:	07d6      	lsls	r6, r2, #31
 800a948:	d527      	bpl.n	800a99a <__sflush_r+0xb2>
 800a94a:	2200      	movs	r2, #0
 800a94c:	6062      	str	r2, [r4, #4]
 800a94e:	04d9      	lsls	r1, r3, #19
 800a950:	6922      	ldr	r2, [r4, #16]
 800a952:	6022      	str	r2, [r4, #0]
 800a954:	d504      	bpl.n	800a960 <__sflush_r+0x78>
 800a956:	1c42      	adds	r2, r0, #1
 800a958:	d101      	bne.n	800a95e <__sflush_r+0x76>
 800a95a:	682b      	ldr	r3, [r5, #0]
 800a95c:	b903      	cbnz	r3, 800a960 <__sflush_r+0x78>
 800a95e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a960:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a962:	602f      	str	r7, [r5, #0]
 800a964:	b1b9      	cbz	r1, 800a996 <__sflush_r+0xae>
 800a966:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a96a:	4299      	cmp	r1, r3
 800a96c:	d002      	beq.n	800a974 <__sflush_r+0x8c>
 800a96e:	4628      	mov	r0, r5
 800a970:	f7fe fc8a 	bl	8009288 <_free_r>
 800a974:	2300      	movs	r3, #0
 800a976:	6363      	str	r3, [r4, #52]	@ 0x34
 800a978:	e00d      	b.n	800a996 <__sflush_r+0xae>
 800a97a:	2301      	movs	r3, #1
 800a97c:	4628      	mov	r0, r5
 800a97e:	47b0      	blx	r6
 800a980:	4602      	mov	r2, r0
 800a982:	1c50      	adds	r0, r2, #1
 800a984:	d1c9      	bne.n	800a91a <__sflush_r+0x32>
 800a986:	682b      	ldr	r3, [r5, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d0c6      	beq.n	800a91a <__sflush_r+0x32>
 800a98c:	2b1d      	cmp	r3, #29
 800a98e:	d001      	beq.n	800a994 <__sflush_r+0xac>
 800a990:	2b16      	cmp	r3, #22
 800a992:	d11e      	bne.n	800a9d2 <__sflush_r+0xea>
 800a994:	602f      	str	r7, [r5, #0]
 800a996:	2000      	movs	r0, #0
 800a998:	e022      	b.n	800a9e0 <__sflush_r+0xf8>
 800a99a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a99e:	b21b      	sxth	r3, r3
 800a9a0:	e01b      	b.n	800a9da <__sflush_r+0xf2>
 800a9a2:	690f      	ldr	r7, [r1, #16]
 800a9a4:	2f00      	cmp	r7, #0
 800a9a6:	d0f6      	beq.n	800a996 <__sflush_r+0xae>
 800a9a8:	0793      	lsls	r3, r2, #30
 800a9aa:	680e      	ldr	r6, [r1, #0]
 800a9ac:	bf08      	it	eq
 800a9ae:	694b      	ldreq	r3, [r1, #20]
 800a9b0:	600f      	str	r7, [r1, #0]
 800a9b2:	bf18      	it	ne
 800a9b4:	2300      	movne	r3, #0
 800a9b6:	eba6 0807 	sub.w	r8, r6, r7
 800a9ba:	608b      	str	r3, [r1, #8]
 800a9bc:	f1b8 0f00 	cmp.w	r8, #0
 800a9c0:	dde9      	ble.n	800a996 <__sflush_r+0xae>
 800a9c2:	6a21      	ldr	r1, [r4, #32]
 800a9c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a9c6:	4643      	mov	r3, r8
 800a9c8:	463a      	mov	r2, r7
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	47b0      	blx	r6
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	dc08      	bgt.n	800a9e4 <__sflush_r+0xfc>
 800a9d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9da:	81a3      	strh	r3, [r4, #12]
 800a9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9e4:	4407      	add	r7, r0
 800a9e6:	eba8 0800 	sub.w	r8, r8, r0
 800a9ea:	e7e7      	b.n	800a9bc <__sflush_r+0xd4>
 800a9ec:	20400001 	.word	0x20400001

0800a9f0 <_fflush_r>:
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	690b      	ldr	r3, [r1, #16]
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	460c      	mov	r4, r1
 800a9f8:	b913      	cbnz	r3, 800aa00 <_fflush_r+0x10>
 800a9fa:	2500      	movs	r5, #0
 800a9fc:	4628      	mov	r0, r5
 800a9fe:	bd38      	pop	{r3, r4, r5, pc}
 800aa00:	b118      	cbz	r0, 800aa0a <_fflush_r+0x1a>
 800aa02:	6a03      	ldr	r3, [r0, #32]
 800aa04:	b90b      	cbnz	r3, 800aa0a <_fflush_r+0x1a>
 800aa06:	f7fe fa67 	bl	8008ed8 <__sinit>
 800aa0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d0f3      	beq.n	800a9fa <_fflush_r+0xa>
 800aa12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aa14:	07d0      	lsls	r0, r2, #31
 800aa16:	d404      	bmi.n	800aa22 <_fflush_r+0x32>
 800aa18:	0599      	lsls	r1, r3, #22
 800aa1a:	d402      	bmi.n	800aa22 <_fflush_r+0x32>
 800aa1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa1e:	f7fe fc1a 	bl	8009256 <__retarget_lock_acquire_recursive>
 800aa22:	4628      	mov	r0, r5
 800aa24:	4621      	mov	r1, r4
 800aa26:	f7ff ff5f 	bl	800a8e8 <__sflush_r>
 800aa2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa2c:	07da      	lsls	r2, r3, #31
 800aa2e:	4605      	mov	r5, r0
 800aa30:	d4e4      	bmi.n	800a9fc <_fflush_r+0xc>
 800aa32:	89a3      	ldrh	r3, [r4, #12]
 800aa34:	059b      	lsls	r3, r3, #22
 800aa36:	d4e1      	bmi.n	800a9fc <_fflush_r+0xc>
 800aa38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa3a:	f7fe fc0d 	bl	8009258 <__retarget_lock_release_recursive>
 800aa3e:	e7dd      	b.n	800a9fc <_fflush_r+0xc>

0800aa40 <memmove>:
 800aa40:	4288      	cmp	r0, r1
 800aa42:	b510      	push	{r4, lr}
 800aa44:	eb01 0402 	add.w	r4, r1, r2
 800aa48:	d902      	bls.n	800aa50 <memmove+0x10>
 800aa4a:	4284      	cmp	r4, r0
 800aa4c:	4623      	mov	r3, r4
 800aa4e:	d807      	bhi.n	800aa60 <memmove+0x20>
 800aa50:	1e43      	subs	r3, r0, #1
 800aa52:	42a1      	cmp	r1, r4
 800aa54:	d008      	beq.n	800aa68 <memmove+0x28>
 800aa56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa5e:	e7f8      	b.n	800aa52 <memmove+0x12>
 800aa60:	4402      	add	r2, r0
 800aa62:	4601      	mov	r1, r0
 800aa64:	428a      	cmp	r2, r1
 800aa66:	d100      	bne.n	800aa6a <memmove+0x2a>
 800aa68:	bd10      	pop	{r4, pc}
 800aa6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa72:	e7f7      	b.n	800aa64 <memmove+0x24>

0800aa74 <__assert_func>:
 800aa74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa76:	4614      	mov	r4, r2
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4b09      	ldr	r3, [pc, #36]	@ (800aaa0 <__assert_func+0x2c>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4605      	mov	r5, r0
 800aa80:	68d8      	ldr	r0, [r3, #12]
 800aa82:	b14c      	cbz	r4, 800aa98 <__assert_func+0x24>
 800aa84:	4b07      	ldr	r3, [pc, #28]	@ (800aaa4 <__assert_func+0x30>)
 800aa86:	9100      	str	r1, [sp, #0]
 800aa88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa8c:	4906      	ldr	r1, [pc, #24]	@ (800aaa8 <__assert_func+0x34>)
 800aa8e:	462b      	mov	r3, r5
 800aa90:	f000 f83c 	bl	800ab0c <fiprintf>
 800aa94:	f000 f84c 	bl	800ab30 <abort>
 800aa98:	4b04      	ldr	r3, [pc, #16]	@ (800aaac <__assert_func+0x38>)
 800aa9a:	461c      	mov	r4, r3
 800aa9c:	e7f3      	b.n	800aa86 <__assert_func+0x12>
 800aa9e:	bf00      	nop
 800aaa0:	20000198 	.word	0x20000198
 800aaa4:	0800b5e2 	.word	0x0800b5e2
 800aaa8:	0800b5ef 	.word	0x0800b5ef
 800aaac:	0800b61d 	.word	0x0800b61d

0800aab0 <_realloc_r>:
 800aab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aab4:	4607      	mov	r7, r0
 800aab6:	4614      	mov	r4, r2
 800aab8:	460d      	mov	r5, r1
 800aaba:	b921      	cbnz	r1, 800aac6 <_realloc_r+0x16>
 800aabc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aac0:	4611      	mov	r1, r2
 800aac2:	f7fd ba5f 	b.w	8007f84 <_malloc_r>
 800aac6:	b92a      	cbnz	r2, 800aad4 <_realloc_r+0x24>
 800aac8:	f7fe fbde 	bl	8009288 <_free_r>
 800aacc:	4625      	mov	r5, r4
 800aace:	4628      	mov	r0, r5
 800aad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad4:	f000 f833 	bl	800ab3e <_malloc_usable_size_r>
 800aad8:	4284      	cmp	r4, r0
 800aada:	4606      	mov	r6, r0
 800aadc:	d802      	bhi.n	800aae4 <_realloc_r+0x34>
 800aade:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aae2:	d8f4      	bhi.n	800aace <_realloc_r+0x1e>
 800aae4:	4621      	mov	r1, r4
 800aae6:	4638      	mov	r0, r7
 800aae8:	f7fd fa4c 	bl	8007f84 <_malloc_r>
 800aaec:	4680      	mov	r8, r0
 800aaee:	b908      	cbnz	r0, 800aaf4 <_realloc_r+0x44>
 800aaf0:	4645      	mov	r5, r8
 800aaf2:	e7ec      	b.n	800aace <_realloc_r+0x1e>
 800aaf4:	42b4      	cmp	r4, r6
 800aaf6:	4622      	mov	r2, r4
 800aaf8:	4629      	mov	r1, r5
 800aafa:	bf28      	it	cs
 800aafc:	4632      	movcs	r2, r6
 800aafe:	f7fe fbac 	bl	800925a <memcpy>
 800ab02:	4629      	mov	r1, r5
 800ab04:	4638      	mov	r0, r7
 800ab06:	f7fe fbbf 	bl	8009288 <_free_r>
 800ab0a:	e7f1      	b.n	800aaf0 <_realloc_r+0x40>

0800ab0c <fiprintf>:
 800ab0c:	b40e      	push	{r1, r2, r3}
 800ab0e:	b503      	push	{r0, r1, lr}
 800ab10:	4601      	mov	r1, r0
 800ab12:	ab03      	add	r3, sp, #12
 800ab14:	4805      	ldr	r0, [pc, #20]	@ (800ab2c <fiprintf+0x20>)
 800ab16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab1a:	6800      	ldr	r0, [r0, #0]
 800ab1c:	9301      	str	r3, [sp, #4]
 800ab1e:	f000 f83f 	bl	800aba0 <_vfiprintf_r>
 800ab22:	b002      	add	sp, #8
 800ab24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab28:	b003      	add	sp, #12
 800ab2a:	4770      	bx	lr
 800ab2c:	20000198 	.word	0x20000198

0800ab30 <abort>:
 800ab30:	b508      	push	{r3, lr}
 800ab32:	2006      	movs	r0, #6
 800ab34:	f000 fa08 	bl	800af48 <raise>
 800ab38:	2001      	movs	r0, #1
 800ab3a:	f7f7 f910 	bl	8001d5e <_exit>

0800ab3e <_malloc_usable_size_r>:
 800ab3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab42:	1f18      	subs	r0, r3, #4
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	bfbc      	itt	lt
 800ab48:	580b      	ldrlt	r3, [r1, r0]
 800ab4a:	18c0      	addlt	r0, r0, r3
 800ab4c:	4770      	bx	lr

0800ab4e <__sfputc_r>:
 800ab4e:	6893      	ldr	r3, [r2, #8]
 800ab50:	3b01      	subs	r3, #1
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	b410      	push	{r4}
 800ab56:	6093      	str	r3, [r2, #8]
 800ab58:	da08      	bge.n	800ab6c <__sfputc_r+0x1e>
 800ab5a:	6994      	ldr	r4, [r2, #24]
 800ab5c:	42a3      	cmp	r3, r4
 800ab5e:	db01      	blt.n	800ab64 <__sfputc_r+0x16>
 800ab60:	290a      	cmp	r1, #10
 800ab62:	d103      	bne.n	800ab6c <__sfputc_r+0x1e>
 800ab64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab68:	f000 b932 	b.w	800add0 <__swbuf_r>
 800ab6c:	6813      	ldr	r3, [r2, #0]
 800ab6e:	1c58      	adds	r0, r3, #1
 800ab70:	6010      	str	r0, [r2, #0]
 800ab72:	7019      	strb	r1, [r3, #0]
 800ab74:	4608      	mov	r0, r1
 800ab76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab7a:	4770      	bx	lr

0800ab7c <__sfputs_r>:
 800ab7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab7e:	4606      	mov	r6, r0
 800ab80:	460f      	mov	r7, r1
 800ab82:	4614      	mov	r4, r2
 800ab84:	18d5      	adds	r5, r2, r3
 800ab86:	42ac      	cmp	r4, r5
 800ab88:	d101      	bne.n	800ab8e <__sfputs_r+0x12>
 800ab8a:	2000      	movs	r0, #0
 800ab8c:	e007      	b.n	800ab9e <__sfputs_r+0x22>
 800ab8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab92:	463a      	mov	r2, r7
 800ab94:	4630      	mov	r0, r6
 800ab96:	f7ff ffda 	bl	800ab4e <__sfputc_r>
 800ab9a:	1c43      	adds	r3, r0, #1
 800ab9c:	d1f3      	bne.n	800ab86 <__sfputs_r+0xa>
 800ab9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aba0 <_vfiprintf_r>:
 800aba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba4:	460d      	mov	r5, r1
 800aba6:	b09d      	sub	sp, #116	@ 0x74
 800aba8:	4614      	mov	r4, r2
 800abaa:	4698      	mov	r8, r3
 800abac:	4606      	mov	r6, r0
 800abae:	b118      	cbz	r0, 800abb8 <_vfiprintf_r+0x18>
 800abb0:	6a03      	ldr	r3, [r0, #32]
 800abb2:	b90b      	cbnz	r3, 800abb8 <_vfiprintf_r+0x18>
 800abb4:	f7fe f990 	bl	8008ed8 <__sinit>
 800abb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abba:	07d9      	lsls	r1, r3, #31
 800abbc:	d405      	bmi.n	800abca <_vfiprintf_r+0x2a>
 800abbe:	89ab      	ldrh	r3, [r5, #12]
 800abc0:	059a      	lsls	r2, r3, #22
 800abc2:	d402      	bmi.n	800abca <_vfiprintf_r+0x2a>
 800abc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abc6:	f7fe fb46 	bl	8009256 <__retarget_lock_acquire_recursive>
 800abca:	89ab      	ldrh	r3, [r5, #12]
 800abcc:	071b      	lsls	r3, r3, #28
 800abce:	d501      	bpl.n	800abd4 <_vfiprintf_r+0x34>
 800abd0:	692b      	ldr	r3, [r5, #16]
 800abd2:	b99b      	cbnz	r3, 800abfc <_vfiprintf_r+0x5c>
 800abd4:	4629      	mov	r1, r5
 800abd6:	4630      	mov	r0, r6
 800abd8:	f000 f938 	bl	800ae4c <__swsetup_r>
 800abdc:	b170      	cbz	r0, 800abfc <_vfiprintf_r+0x5c>
 800abde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abe0:	07dc      	lsls	r4, r3, #31
 800abe2:	d504      	bpl.n	800abee <_vfiprintf_r+0x4e>
 800abe4:	f04f 30ff 	mov.w	r0, #4294967295
 800abe8:	b01d      	add	sp, #116	@ 0x74
 800abea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abee:	89ab      	ldrh	r3, [r5, #12]
 800abf0:	0598      	lsls	r0, r3, #22
 800abf2:	d4f7      	bmi.n	800abe4 <_vfiprintf_r+0x44>
 800abf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abf6:	f7fe fb2f 	bl	8009258 <__retarget_lock_release_recursive>
 800abfa:	e7f3      	b.n	800abe4 <_vfiprintf_r+0x44>
 800abfc:	2300      	movs	r3, #0
 800abfe:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac00:	2320      	movs	r3, #32
 800ac02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac06:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac0a:	2330      	movs	r3, #48	@ 0x30
 800ac0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800adbc <_vfiprintf_r+0x21c>
 800ac10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac14:	f04f 0901 	mov.w	r9, #1
 800ac18:	4623      	mov	r3, r4
 800ac1a:	469a      	mov	sl, r3
 800ac1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac20:	b10a      	cbz	r2, 800ac26 <_vfiprintf_r+0x86>
 800ac22:	2a25      	cmp	r2, #37	@ 0x25
 800ac24:	d1f9      	bne.n	800ac1a <_vfiprintf_r+0x7a>
 800ac26:	ebba 0b04 	subs.w	fp, sl, r4
 800ac2a:	d00b      	beq.n	800ac44 <_vfiprintf_r+0xa4>
 800ac2c:	465b      	mov	r3, fp
 800ac2e:	4622      	mov	r2, r4
 800ac30:	4629      	mov	r1, r5
 800ac32:	4630      	mov	r0, r6
 800ac34:	f7ff ffa2 	bl	800ab7c <__sfputs_r>
 800ac38:	3001      	adds	r0, #1
 800ac3a:	f000 80a7 	beq.w	800ad8c <_vfiprintf_r+0x1ec>
 800ac3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac40:	445a      	add	r2, fp
 800ac42:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac44:	f89a 3000 	ldrb.w	r3, [sl]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 809f 	beq.w	800ad8c <_vfiprintf_r+0x1ec>
 800ac4e:	2300      	movs	r3, #0
 800ac50:	f04f 32ff 	mov.w	r2, #4294967295
 800ac54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac58:	f10a 0a01 	add.w	sl, sl, #1
 800ac5c:	9304      	str	r3, [sp, #16]
 800ac5e:	9307      	str	r3, [sp, #28]
 800ac60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac64:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac66:	4654      	mov	r4, sl
 800ac68:	2205      	movs	r2, #5
 800ac6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac6e:	4853      	ldr	r0, [pc, #332]	@ (800adbc <_vfiprintf_r+0x21c>)
 800ac70:	f7f5 fab6 	bl	80001e0 <memchr>
 800ac74:	9a04      	ldr	r2, [sp, #16]
 800ac76:	b9d8      	cbnz	r0, 800acb0 <_vfiprintf_r+0x110>
 800ac78:	06d1      	lsls	r1, r2, #27
 800ac7a:	bf44      	itt	mi
 800ac7c:	2320      	movmi	r3, #32
 800ac7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac82:	0713      	lsls	r3, r2, #28
 800ac84:	bf44      	itt	mi
 800ac86:	232b      	movmi	r3, #43	@ 0x2b
 800ac88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac90:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac92:	d015      	beq.n	800acc0 <_vfiprintf_r+0x120>
 800ac94:	9a07      	ldr	r2, [sp, #28]
 800ac96:	4654      	mov	r4, sl
 800ac98:	2000      	movs	r0, #0
 800ac9a:	f04f 0c0a 	mov.w	ip, #10
 800ac9e:	4621      	mov	r1, r4
 800aca0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aca4:	3b30      	subs	r3, #48	@ 0x30
 800aca6:	2b09      	cmp	r3, #9
 800aca8:	d94b      	bls.n	800ad42 <_vfiprintf_r+0x1a2>
 800acaa:	b1b0      	cbz	r0, 800acda <_vfiprintf_r+0x13a>
 800acac:	9207      	str	r2, [sp, #28]
 800acae:	e014      	b.n	800acda <_vfiprintf_r+0x13a>
 800acb0:	eba0 0308 	sub.w	r3, r0, r8
 800acb4:	fa09 f303 	lsl.w	r3, r9, r3
 800acb8:	4313      	orrs	r3, r2
 800acba:	9304      	str	r3, [sp, #16]
 800acbc:	46a2      	mov	sl, r4
 800acbe:	e7d2      	b.n	800ac66 <_vfiprintf_r+0xc6>
 800acc0:	9b03      	ldr	r3, [sp, #12]
 800acc2:	1d19      	adds	r1, r3, #4
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	9103      	str	r1, [sp, #12]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	bfbb      	ittet	lt
 800accc:	425b      	neglt	r3, r3
 800acce:	f042 0202 	orrlt.w	r2, r2, #2
 800acd2:	9307      	strge	r3, [sp, #28]
 800acd4:	9307      	strlt	r3, [sp, #28]
 800acd6:	bfb8      	it	lt
 800acd8:	9204      	strlt	r2, [sp, #16]
 800acda:	7823      	ldrb	r3, [r4, #0]
 800acdc:	2b2e      	cmp	r3, #46	@ 0x2e
 800acde:	d10a      	bne.n	800acf6 <_vfiprintf_r+0x156>
 800ace0:	7863      	ldrb	r3, [r4, #1]
 800ace2:	2b2a      	cmp	r3, #42	@ 0x2a
 800ace4:	d132      	bne.n	800ad4c <_vfiprintf_r+0x1ac>
 800ace6:	9b03      	ldr	r3, [sp, #12]
 800ace8:	1d1a      	adds	r2, r3, #4
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	9203      	str	r2, [sp, #12]
 800acee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800acf2:	3402      	adds	r4, #2
 800acf4:	9305      	str	r3, [sp, #20]
 800acf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800adcc <_vfiprintf_r+0x22c>
 800acfa:	7821      	ldrb	r1, [r4, #0]
 800acfc:	2203      	movs	r2, #3
 800acfe:	4650      	mov	r0, sl
 800ad00:	f7f5 fa6e 	bl	80001e0 <memchr>
 800ad04:	b138      	cbz	r0, 800ad16 <_vfiprintf_r+0x176>
 800ad06:	9b04      	ldr	r3, [sp, #16]
 800ad08:	eba0 000a 	sub.w	r0, r0, sl
 800ad0c:	2240      	movs	r2, #64	@ 0x40
 800ad0e:	4082      	lsls	r2, r0
 800ad10:	4313      	orrs	r3, r2
 800ad12:	3401      	adds	r4, #1
 800ad14:	9304      	str	r3, [sp, #16]
 800ad16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad1a:	4829      	ldr	r0, [pc, #164]	@ (800adc0 <_vfiprintf_r+0x220>)
 800ad1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad20:	2206      	movs	r2, #6
 800ad22:	f7f5 fa5d 	bl	80001e0 <memchr>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	d03f      	beq.n	800adaa <_vfiprintf_r+0x20a>
 800ad2a:	4b26      	ldr	r3, [pc, #152]	@ (800adc4 <_vfiprintf_r+0x224>)
 800ad2c:	bb1b      	cbnz	r3, 800ad76 <_vfiprintf_r+0x1d6>
 800ad2e:	9b03      	ldr	r3, [sp, #12]
 800ad30:	3307      	adds	r3, #7
 800ad32:	f023 0307 	bic.w	r3, r3, #7
 800ad36:	3308      	adds	r3, #8
 800ad38:	9303      	str	r3, [sp, #12]
 800ad3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad3c:	443b      	add	r3, r7
 800ad3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad40:	e76a      	b.n	800ac18 <_vfiprintf_r+0x78>
 800ad42:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad46:	460c      	mov	r4, r1
 800ad48:	2001      	movs	r0, #1
 800ad4a:	e7a8      	b.n	800ac9e <_vfiprintf_r+0xfe>
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	3401      	adds	r4, #1
 800ad50:	9305      	str	r3, [sp, #20]
 800ad52:	4619      	mov	r1, r3
 800ad54:	f04f 0c0a 	mov.w	ip, #10
 800ad58:	4620      	mov	r0, r4
 800ad5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad5e:	3a30      	subs	r2, #48	@ 0x30
 800ad60:	2a09      	cmp	r2, #9
 800ad62:	d903      	bls.n	800ad6c <_vfiprintf_r+0x1cc>
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d0c6      	beq.n	800acf6 <_vfiprintf_r+0x156>
 800ad68:	9105      	str	r1, [sp, #20]
 800ad6a:	e7c4      	b.n	800acf6 <_vfiprintf_r+0x156>
 800ad6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad70:	4604      	mov	r4, r0
 800ad72:	2301      	movs	r3, #1
 800ad74:	e7f0      	b.n	800ad58 <_vfiprintf_r+0x1b8>
 800ad76:	ab03      	add	r3, sp, #12
 800ad78:	9300      	str	r3, [sp, #0]
 800ad7a:	462a      	mov	r2, r5
 800ad7c:	4b12      	ldr	r3, [pc, #72]	@ (800adc8 <_vfiprintf_r+0x228>)
 800ad7e:	a904      	add	r1, sp, #16
 800ad80:	4630      	mov	r0, r6
 800ad82:	f3af 8000 	nop.w
 800ad86:	4607      	mov	r7, r0
 800ad88:	1c78      	adds	r0, r7, #1
 800ad8a:	d1d6      	bne.n	800ad3a <_vfiprintf_r+0x19a>
 800ad8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad8e:	07d9      	lsls	r1, r3, #31
 800ad90:	d405      	bmi.n	800ad9e <_vfiprintf_r+0x1fe>
 800ad92:	89ab      	ldrh	r3, [r5, #12]
 800ad94:	059a      	lsls	r2, r3, #22
 800ad96:	d402      	bmi.n	800ad9e <_vfiprintf_r+0x1fe>
 800ad98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad9a:	f7fe fa5d 	bl	8009258 <__retarget_lock_release_recursive>
 800ad9e:	89ab      	ldrh	r3, [r5, #12]
 800ada0:	065b      	lsls	r3, r3, #25
 800ada2:	f53f af1f 	bmi.w	800abe4 <_vfiprintf_r+0x44>
 800ada6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ada8:	e71e      	b.n	800abe8 <_vfiprintf_r+0x48>
 800adaa:	ab03      	add	r3, sp, #12
 800adac:	9300      	str	r3, [sp, #0]
 800adae:	462a      	mov	r2, r5
 800adb0:	4b05      	ldr	r3, [pc, #20]	@ (800adc8 <_vfiprintf_r+0x228>)
 800adb2:	a904      	add	r1, sp, #16
 800adb4:	4630      	mov	r0, r6
 800adb6:	f7ff fc79 	bl	800a6ac <_printf_i>
 800adba:	e7e4      	b.n	800ad86 <_vfiprintf_r+0x1e6>
 800adbc:	0800b5af 	.word	0x0800b5af
 800adc0:	0800b5b9 	.word	0x0800b5b9
 800adc4:	00000000 	.word	0x00000000
 800adc8:	0800ab7d 	.word	0x0800ab7d
 800adcc:	0800b5b5 	.word	0x0800b5b5

0800add0 <__swbuf_r>:
 800add0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800add2:	460e      	mov	r6, r1
 800add4:	4614      	mov	r4, r2
 800add6:	4605      	mov	r5, r0
 800add8:	b118      	cbz	r0, 800ade2 <__swbuf_r+0x12>
 800adda:	6a03      	ldr	r3, [r0, #32]
 800addc:	b90b      	cbnz	r3, 800ade2 <__swbuf_r+0x12>
 800adde:	f7fe f87b 	bl	8008ed8 <__sinit>
 800ade2:	69a3      	ldr	r3, [r4, #24]
 800ade4:	60a3      	str	r3, [r4, #8]
 800ade6:	89a3      	ldrh	r3, [r4, #12]
 800ade8:	071a      	lsls	r2, r3, #28
 800adea:	d501      	bpl.n	800adf0 <__swbuf_r+0x20>
 800adec:	6923      	ldr	r3, [r4, #16]
 800adee:	b943      	cbnz	r3, 800ae02 <__swbuf_r+0x32>
 800adf0:	4621      	mov	r1, r4
 800adf2:	4628      	mov	r0, r5
 800adf4:	f000 f82a 	bl	800ae4c <__swsetup_r>
 800adf8:	b118      	cbz	r0, 800ae02 <__swbuf_r+0x32>
 800adfa:	f04f 37ff 	mov.w	r7, #4294967295
 800adfe:	4638      	mov	r0, r7
 800ae00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae02:	6823      	ldr	r3, [r4, #0]
 800ae04:	6922      	ldr	r2, [r4, #16]
 800ae06:	1a98      	subs	r0, r3, r2
 800ae08:	6963      	ldr	r3, [r4, #20]
 800ae0a:	b2f6      	uxtb	r6, r6
 800ae0c:	4283      	cmp	r3, r0
 800ae0e:	4637      	mov	r7, r6
 800ae10:	dc05      	bgt.n	800ae1e <__swbuf_r+0x4e>
 800ae12:	4621      	mov	r1, r4
 800ae14:	4628      	mov	r0, r5
 800ae16:	f7ff fdeb 	bl	800a9f0 <_fflush_r>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d1ed      	bne.n	800adfa <__swbuf_r+0x2a>
 800ae1e:	68a3      	ldr	r3, [r4, #8]
 800ae20:	3b01      	subs	r3, #1
 800ae22:	60a3      	str	r3, [r4, #8]
 800ae24:	6823      	ldr	r3, [r4, #0]
 800ae26:	1c5a      	adds	r2, r3, #1
 800ae28:	6022      	str	r2, [r4, #0]
 800ae2a:	701e      	strb	r6, [r3, #0]
 800ae2c:	6962      	ldr	r2, [r4, #20]
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d004      	beq.n	800ae3e <__swbuf_r+0x6e>
 800ae34:	89a3      	ldrh	r3, [r4, #12]
 800ae36:	07db      	lsls	r3, r3, #31
 800ae38:	d5e1      	bpl.n	800adfe <__swbuf_r+0x2e>
 800ae3a:	2e0a      	cmp	r6, #10
 800ae3c:	d1df      	bne.n	800adfe <__swbuf_r+0x2e>
 800ae3e:	4621      	mov	r1, r4
 800ae40:	4628      	mov	r0, r5
 800ae42:	f7ff fdd5 	bl	800a9f0 <_fflush_r>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d0d9      	beq.n	800adfe <__swbuf_r+0x2e>
 800ae4a:	e7d6      	b.n	800adfa <__swbuf_r+0x2a>

0800ae4c <__swsetup_r>:
 800ae4c:	b538      	push	{r3, r4, r5, lr}
 800ae4e:	4b29      	ldr	r3, [pc, #164]	@ (800aef4 <__swsetup_r+0xa8>)
 800ae50:	4605      	mov	r5, r0
 800ae52:	6818      	ldr	r0, [r3, #0]
 800ae54:	460c      	mov	r4, r1
 800ae56:	b118      	cbz	r0, 800ae60 <__swsetup_r+0x14>
 800ae58:	6a03      	ldr	r3, [r0, #32]
 800ae5a:	b90b      	cbnz	r3, 800ae60 <__swsetup_r+0x14>
 800ae5c:	f7fe f83c 	bl	8008ed8 <__sinit>
 800ae60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae64:	0719      	lsls	r1, r3, #28
 800ae66:	d422      	bmi.n	800aeae <__swsetup_r+0x62>
 800ae68:	06da      	lsls	r2, r3, #27
 800ae6a:	d407      	bmi.n	800ae7c <__swsetup_r+0x30>
 800ae6c:	2209      	movs	r2, #9
 800ae6e:	602a      	str	r2, [r5, #0]
 800ae70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae74:	81a3      	strh	r3, [r4, #12]
 800ae76:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7a:	e033      	b.n	800aee4 <__swsetup_r+0x98>
 800ae7c:	0758      	lsls	r0, r3, #29
 800ae7e:	d512      	bpl.n	800aea6 <__swsetup_r+0x5a>
 800ae80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae82:	b141      	cbz	r1, 800ae96 <__swsetup_r+0x4a>
 800ae84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae88:	4299      	cmp	r1, r3
 800ae8a:	d002      	beq.n	800ae92 <__swsetup_r+0x46>
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	f7fe f9fb 	bl	8009288 <_free_r>
 800ae92:	2300      	movs	r3, #0
 800ae94:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae96:	89a3      	ldrh	r3, [r4, #12]
 800ae98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae9c:	81a3      	strh	r3, [r4, #12]
 800ae9e:	2300      	movs	r3, #0
 800aea0:	6063      	str	r3, [r4, #4]
 800aea2:	6923      	ldr	r3, [r4, #16]
 800aea4:	6023      	str	r3, [r4, #0]
 800aea6:	89a3      	ldrh	r3, [r4, #12]
 800aea8:	f043 0308 	orr.w	r3, r3, #8
 800aeac:	81a3      	strh	r3, [r4, #12]
 800aeae:	6923      	ldr	r3, [r4, #16]
 800aeb0:	b94b      	cbnz	r3, 800aec6 <__swsetup_r+0x7a>
 800aeb2:	89a3      	ldrh	r3, [r4, #12]
 800aeb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aeb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aebc:	d003      	beq.n	800aec6 <__swsetup_r+0x7a>
 800aebe:	4621      	mov	r1, r4
 800aec0:	4628      	mov	r0, r5
 800aec2:	f000 f883 	bl	800afcc <__smakebuf_r>
 800aec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeca:	f013 0201 	ands.w	r2, r3, #1
 800aece:	d00a      	beq.n	800aee6 <__swsetup_r+0x9a>
 800aed0:	2200      	movs	r2, #0
 800aed2:	60a2      	str	r2, [r4, #8]
 800aed4:	6962      	ldr	r2, [r4, #20]
 800aed6:	4252      	negs	r2, r2
 800aed8:	61a2      	str	r2, [r4, #24]
 800aeda:	6922      	ldr	r2, [r4, #16]
 800aedc:	b942      	cbnz	r2, 800aef0 <__swsetup_r+0xa4>
 800aede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aee2:	d1c5      	bne.n	800ae70 <__swsetup_r+0x24>
 800aee4:	bd38      	pop	{r3, r4, r5, pc}
 800aee6:	0799      	lsls	r1, r3, #30
 800aee8:	bf58      	it	pl
 800aeea:	6962      	ldrpl	r2, [r4, #20]
 800aeec:	60a2      	str	r2, [r4, #8]
 800aeee:	e7f4      	b.n	800aeda <__swsetup_r+0x8e>
 800aef0:	2000      	movs	r0, #0
 800aef2:	e7f7      	b.n	800aee4 <__swsetup_r+0x98>
 800aef4:	20000198 	.word	0x20000198

0800aef8 <_raise_r>:
 800aef8:	291f      	cmp	r1, #31
 800aefa:	b538      	push	{r3, r4, r5, lr}
 800aefc:	4605      	mov	r5, r0
 800aefe:	460c      	mov	r4, r1
 800af00:	d904      	bls.n	800af0c <_raise_r+0x14>
 800af02:	2316      	movs	r3, #22
 800af04:	6003      	str	r3, [r0, #0]
 800af06:	f04f 30ff 	mov.w	r0, #4294967295
 800af0a:	bd38      	pop	{r3, r4, r5, pc}
 800af0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800af0e:	b112      	cbz	r2, 800af16 <_raise_r+0x1e>
 800af10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af14:	b94b      	cbnz	r3, 800af2a <_raise_r+0x32>
 800af16:	4628      	mov	r0, r5
 800af18:	f000 f830 	bl	800af7c <_getpid_r>
 800af1c:	4622      	mov	r2, r4
 800af1e:	4601      	mov	r1, r0
 800af20:	4628      	mov	r0, r5
 800af22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af26:	f000 b817 	b.w	800af58 <_kill_r>
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d00a      	beq.n	800af44 <_raise_r+0x4c>
 800af2e:	1c59      	adds	r1, r3, #1
 800af30:	d103      	bne.n	800af3a <_raise_r+0x42>
 800af32:	2316      	movs	r3, #22
 800af34:	6003      	str	r3, [r0, #0]
 800af36:	2001      	movs	r0, #1
 800af38:	e7e7      	b.n	800af0a <_raise_r+0x12>
 800af3a:	2100      	movs	r1, #0
 800af3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800af40:	4620      	mov	r0, r4
 800af42:	4798      	blx	r3
 800af44:	2000      	movs	r0, #0
 800af46:	e7e0      	b.n	800af0a <_raise_r+0x12>

0800af48 <raise>:
 800af48:	4b02      	ldr	r3, [pc, #8]	@ (800af54 <raise+0xc>)
 800af4a:	4601      	mov	r1, r0
 800af4c:	6818      	ldr	r0, [r3, #0]
 800af4e:	f7ff bfd3 	b.w	800aef8 <_raise_r>
 800af52:	bf00      	nop
 800af54:	20000198 	.word	0x20000198

0800af58 <_kill_r>:
 800af58:	b538      	push	{r3, r4, r5, lr}
 800af5a:	4d07      	ldr	r5, [pc, #28]	@ (800af78 <_kill_r+0x20>)
 800af5c:	2300      	movs	r3, #0
 800af5e:	4604      	mov	r4, r0
 800af60:	4608      	mov	r0, r1
 800af62:	4611      	mov	r1, r2
 800af64:	602b      	str	r3, [r5, #0]
 800af66:	f7f6 feea 	bl	8001d3e <_kill>
 800af6a:	1c43      	adds	r3, r0, #1
 800af6c:	d102      	bne.n	800af74 <_kill_r+0x1c>
 800af6e:	682b      	ldr	r3, [r5, #0]
 800af70:	b103      	cbz	r3, 800af74 <_kill_r+0x1c>
 800af72:	6023      	str	r3, [r4, #0]
 800af74:	bd38      	pop	{r3, r4, r5, pc}
 800af76:	bf00      	nop
 800af78:	20004f5c 	.word	0x20004f5c

0800af7c <_getpid_r>:
 800af7c:	f7f6 bed7 	b.w	8001d2e <_getpid>

0800af80 <__swhatbuf_r>:
 800af80:	b570      	push	{r4, r5, r6, lr}
 800af82:	460c      	mov	r4, r1
 800af84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af88:	2900      	cmp	r1, #0
 800af8a:	b096      	sub	sp, #88	@ 0x58
 800af8c:	4615      	mov	r5, r2
 800af8e:	461e      	mov	r6, r3
 800af90:	da0d      	bge.n	800afae <__swhatbuf_r+0x2e>
 800af92:	89a3      	ldrh	r3, [r4, #12]
 800af94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800af98:	f04f 0100 	mov.w	r1, #0
 800af9c:	bf14      	ite	ne
 800af9e:	2340      	movne	r3, #64	@ 0x40
 800afa0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800afa4:	2000      	movs	r0, #0
 800afa6:	6031      	str	r1, [r6, #0]
 800afa8:	602b      	str	r3, [r5, #0]
 800afaa:	b016      	add	sp, #88	@ 0x58
 800afac:	bd70      	pop	{r4, r5, r6, pc}
 800afae:	466a      	mov	r2, sp
 800afb0:	f000 f848 	bl	800b044 <_fstat_r>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	dbec      	blt.n	800af92 <__swhatbuf_r+0x12>
 800afb8:	9901      	ldr	r1, [sp, #4]
 800afba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800afbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800afc2:	4259      	negs	r1, r3
 800afc4:	4159      	adcs	r1, r3
 800afc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afca:	e7eb      	b.n	800afa4 <__swhatbuf_r+0x24>

0800afcc <__smakebuf_r>:
 800afcc:	898b      	ldrh	r3, [r1, #12]
 800afce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afd0:	079d      	lsls	r5, r3, #30
 800afd2:	4606      	mov	r6, r0
 800afd4:	460c      	mov	r4, r1
 800afd6:	d507      	bpl.n	800afe8 <__smakebuf_r+0x1c>
 800afd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	6123      	str	r3, [r4, #16]
 800afe0:	2301      	movs	r3, #1
 800afe2:	6163      	str	r3, [r4, #20]
 800afe4:	b003      	add	sp, #12
 800afe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afe8:	ab01      	add	r3, sp, #4
 800afea:	466a      	mov	r2, sp
 800afec:	f7ff ffc8 	bl	800af80 <__swhatbuf_r>
 800aff0:	9f00      	ldr	r7, [sp, #0]
 800aff2:	4605      	mov	r5, r0
 800aff4:	4639      	mov	r1, r7
 800aff6:	4630      	mov	r0, r6
 800aff8:	f7fc ffc4 	bl	8007f84 <_malloc_r>
 800affc:	b948      	cbnz	r0, 800b012 <__smakebuf_r+0x46>
 800affe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b002:	059a      	lsls	r2, r3, #22
 800b004:	d4ee      	bmi.n	800afe4 <__smakebuf_r+0x18>
 800b006:	f023 0303 	bic.w	r3, r3, #3
 800b00a:	f043 0302 	orr.w	r3, r3, #2
 800b00e:	81a3      	strh	r3, [r4, #12]
 800b010:	e7e2      	b.n	800afd8 <__smakebuf_r+0xc>
 800b012:	89a3      	ldrh	r3, [r4, #12]
 800b014:	6020      	str	r0, [r4, #0]
 800b016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b01a:	81a3      	strh	r3, [r4, #12]
 800b01c:	9b01      	ldr	r3, [sp, #4]
 800b01e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b022:	b15b      	cbz	r3, 800b03c <__smakebuf_r+0x70>
 800b024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b028:	4630      	mov	r0, r6
 800b02a:	f000 f81d 	bl	800b068 <_isatty_r>
 800b02e:	b128      	cbz	r0, 800b03c <__smakebuf_r+0x70>
 800b030:	89a3      	ldrh	r3, [r4, #12]
 800b032:	f023 0303 	bic.w	r3, r3, #3
 800b036:	f043 0301 	orr.w	r3, r3, #1
 800b03a:	81a3      	strh	r3, [r4, #12]
 800b03c:	89a3      	ldrh	r3, [r4, #12]
 800b03e:	431d      	orrs	r5, r3
 800b040:	81a5      	strh	r5, [r4, #12]
 800b042:	e7cf      	b.n	800afe4 <__smakebuf_r+0x18>

0800b044 <_fstat_r>:
 800b044:	b538      	push	{r3, r4, r5, lr}
 800b046:	4d07      	ldr	r5, [pc, #28]	@ (800b064 <_fstat_r+0x20>)
 800b048:	2300      	movs	r3, #0
 800b04a:	4604      	mov	r4, r0
 800b04c:	4608      	mov	r0, r1
 800b04e:	4611      	mov	r1, r2
 800b050:	602b      	str	r3, [r5, #0]
 800b052:	f7f6 fed4 	bl	8001dfe <_fstat>
 800b056:	1c43      	adds	r3, r0, #1
 800b058:	d102      	bne.n	800b060 <_fstat_r+0x1c>
 800b05a:	682b      	ldr	r3, [r5, #0]
 800b05c:	b103      	cbz	r3, 800b060 <_fstat_r+0x1c>
 800b05e:	6023      	str	r3, [r4, #0]
 800b060:	bd38      	pop	{r3, r4, r5, pc}
 800b062:	bf00      	nop
 800b064:	20004f5c 	.word	0x20004f5c

0800b068 <_isatty_r>:
 800b068:	b538      	push	{r3, r4, r5, lr}
 800b06a:	4d06      	ldr	r5, [pc, #24]	@ (800b084 <_isatty_r+0x1c>)
 800b06c:	2300      	movs	r3, #0
 800b06e:	4604      	mov	r4, r0
 800b070:	4608      	mov	r0, r1
 800b072:	602b      	str	r3, [r5, #0]
 800b074:	f7f6 fed3 	bl	8001e1e <_isatty>
 800b078:	1c43      	adds	r3, r0, #1
 800b07a:	d102      	bne.n	800b082 <_isatty_r+0x1a>
 800b07c:	682b      	ldr	r3, [r5, #0]
 800b07e:	b103      	cbz	r3, 800b082 <_isatty_r+0x1a>
 800b080:	6023      	str	r3, [r4, #0]
 800b082:	bd38      	pop	{r3, r4, r5, pc}
 800b084:	20004f5c 	.word	0x20004f5c

0800b088 <_init>:
 800b088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08a:	bf00      	nop
 800b08c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b08e:	bc08      	pop	{r3}
 800b090:	469e      	mov	lr, r3
 800b092:	4770      	bx	lr

0800b094 <_fini>:
 800b094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b096:	bf00      	nop
 800b098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b09a:	bc08      	pop	{r3}
 800b09c:	469e      	mov	lr, r3
 800b09e:	4770      	bx	lr
