build/
build_pure/
build_verilated/

# GHDL generated files
hardware/ghdl_work/
*.cf
e~*.o
# GHDL executables (test benches)
hardware/vhdl/*_test_top

# Generated Verilog from GHDL synthesis
hardware/generated/

# Verilator generated files
hardware/verilated/obj_dir/

!.gitignore
