
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002736                       # Number of seconds simulated
sim_ticks                                  2736074000                       # Number of ticks simulated
final_tick                                 2736074000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63288                       # Simulator instruction rate (inst/s)
host_op_rate                                   103212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57855588                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671660                       # Number of bytes of host memory used
host_seconds                                    47.29                       # Real time elapsed on the host
sim_insts                                     2992996                       # Number of instructions simulated
sim_ops                                       4881025                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3342                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19578418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          58594906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78173324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19578418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19578418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19578418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         58594906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78173324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000701000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2735924000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  6684                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.615465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.336664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.129614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1503     78.53%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          143      7.47%     86.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           53      2.77%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           47      2.46%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           25      1.31%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           22      1.15%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           23      1.20%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           98      5.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1914                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19578417.835190132260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 58594906.424314551055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     75644000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    307428000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45187.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     61362.87                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    256076000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               383072000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26736000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38311.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57311.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        78.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     818648.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2462166000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      8343000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     130000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    787905000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    505742000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     135501000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1168583000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1376630                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1376630                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117206                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               791484                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19537                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3341                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          791484                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             407750                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           383734                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        44051                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      563079                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397772                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           486                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            87                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      357753                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2736075                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             433113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7856720                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1376630                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             427287                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2142885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  234598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        131                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           466                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    357708                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19522                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2693961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.634082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.624659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   849026     31.52%     31.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113585      4.22%     35.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36442      1.35%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78658      2.92%     40.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   111918      4.15%     44.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55214      2.05%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95113      3.53%     49.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64866      2.41%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1289139     47.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2693961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.503140                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.871529                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   422504                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                644943                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1352264                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                156951                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 117299                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11308406                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 117299                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   521389                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  587283                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2959                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1367112                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 97919                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10616949                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2554                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8075                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41693                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13461551                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25340323                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15534745                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58922                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107000                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7354551                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    413781                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               703626                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              576020                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             84091                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55468                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9205534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7721794                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            237242                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4324589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5342001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2693961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.866335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.883444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1166321     43.29%     43.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               71766      2.66%     45.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              119521      4.44%     50.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              144727      5.37%     55.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              247527      9.19%     64.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136935      5.08%     70.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              483080     17.93%     87.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              189130      7.02%     94.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134954      5.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2693961                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  472004     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    697      0.15%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   449      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               146      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               32      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48845      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6645895     86.07%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1155      0.01%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 166      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  405      0.01%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  827      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1027      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 613      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               542531      7.03%     93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392881      5.09%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45383      0.59%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41830      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7721794                       # Type of FU issued
system.cpu.iq.rate                           2.822216                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      473371                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061303                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18666809                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13420426                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7359787                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181353                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109874                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87178                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8055572                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90748                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29236                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       284148                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       267281                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 117299                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  535632                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5399                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9205615                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6478                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                703626                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               576020                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    629                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4532                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            102                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46443                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               133025                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7533256                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                563052                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            188538                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       960820                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   778049                       # Number of branches executed
system.cpu.iew.exec_stores                     397768                       # Number of stores executed
system.cpu.iew.exec_rate                     2.753308                       # Inst execution rate
system.cpu.iew.wb_sent                        7497502                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7446965                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5428454                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7962713                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.721769                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681734                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4324672                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            117225                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2081080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.345429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.939721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       928428     44.61%     44.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257804     12.39%     57.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182843      8.79%     65.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148471      7.13%     72.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85251      4.10%     77.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56055      2.69%     79.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62009      2.98%     82.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62963      3.03%     85.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297256     14.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2081080                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992996                       # Number of instructions committed
system.cpu.commit.committedOps                4881025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         728217                       # Number of memory references committed
system.cpu.commit.loads                        419478                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542915                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862780                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133242     84.68%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377856      7.74%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267443      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297256                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     10989521                       # The number of ROB reads
system.cpu.rob.rob_writes                    19032356                       # The number of ROB writes
system.cpu.timesIdled                             499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992996                       # Number of Instructions Simulated
system.cpu.committedOps                       4881025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.914159                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.914159                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.093901                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.093901                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10260402                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6231696                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48494                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46109                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3563585                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3232375                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2655105                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.455447                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              836585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2951                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            283.492037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   975.455447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          606                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1686825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1686825                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       525988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          525988                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307646                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       833634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           833634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       833634                       # number of overall hits
system.cpu.dcache.overall_hits::total          833634                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7210                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1093                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8303                       # number of overall misses
system.cpu.dcache.overall_misses::total          8303                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    704105000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    704105000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    141280000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    141280000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    845385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    845385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    845385000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    845385000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       533198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       533198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       841937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841937                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013522                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003540                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009862                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97656.726768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97656.726768                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 129258.920403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 129258.920403                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101816.813200                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101816.813200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 101816.813200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101816.813200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.694611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          870                       # number of writebacks
system.cpu.dcache.writebacks::total               870                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5346                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5352                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5352                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5352                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5352                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1864                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1087                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2951                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    216305000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    216305000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    138674000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138674000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354979000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354979000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 116043.454936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 116043.454936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127574.977001                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127574.977001                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 120291.087767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 120291.087767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120291.087767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120291.087767                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1927                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.243341                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              357408                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            420.480000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.243341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            716266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           716266                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       356558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          356558                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       356558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           356558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       356558                       # number of overall hits
system.cpu.icache.overall_hits::total          356558                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1150                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1150                       # number of overall misses
system.cpu.icache.overall_misses::total          1150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128423998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128423998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    128423998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128423998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128423998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128423998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       357708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       357708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       357708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       357708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       357708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       357708                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003215                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003215                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 111673.041739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111673.041739                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 111673.041739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111673.041739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 111673.041739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111673.041739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          850                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          850                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101771998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101771998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101771998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101771998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101771998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101771998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002376                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 119731.762353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 119731.762353                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 119731.762353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 119731.762353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 119731.762353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 119731.762353                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2712.530632                       # Cycle average of tags in use
system.l2.tags.total_refs                        5835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.745961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       765.361508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1947.169124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082780                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2935                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101990                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     50022                       # Number of tag accesses
system.l2.tags.data_accesses                    50022                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              870                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   161                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  446                       # number of demand (read+write) hits
system.l2.demand_hits::total                      459                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                 446                       # number of overall hits
system.l2.overall_hits::total                     459                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 926                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              837                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1579                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2505                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               837                       # number of overall misses
system.l2.overall_misses::.cpu.data              2505                       # number of overall misses
system.l2.overall_misses::total                  3342                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    131990000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     131990000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98929000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     98929000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    204611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    204611000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     98929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    336601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        435530000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98929000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    336601000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       435530000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3801                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3801                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.851886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851886                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984706                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.847103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847103                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.848865                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.848865                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879242                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 142537.796976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142537.796976                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118194.743130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118194.743130                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 129582.647245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129582.647245                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 118194.743130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 134371.656687                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130320.167564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118194.743130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 134371.656687                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130320.167564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            926                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          837                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1579                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3342                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    113470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    113470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    173031000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    173031000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     82189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    286501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    368690000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    286501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    368690000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.851886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.851886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.847103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847103                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.848865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.848865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879242                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 122537.796976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122537.796976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98194.743130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98194.743130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109582.647245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109582.647245                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98194.743130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 114371.656687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110320.167564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98194.743130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 114371.656687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110320.167564                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2416                       # Transaction distribution
system.membus.trans_dist::ReadExReq               926                       # Transaction distribution
system.membus.trans_dist::ReadExResp              926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3342                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3342000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16738000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2736074000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2714                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1087                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           850                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1864                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       244544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 306304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3793     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7813000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2552997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8853000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
