# do cpu_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /eda/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {cpu_min_1200mv_-40c_fast.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:57 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." cpu_min_1200mv_-40c_fast.vo 
# -- Compiling module cpu
# -- Compiling module hard_block
# 
# Top level modules:
# 	cpu
# End time: 14:29:57 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
