Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Thu Dec 14 16:25:56 2023
| Host             : idris-HP-EliteBook-840-G3 running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file ram_nn_power_routed.rpt -pb ram_nn_power_summary_routed.pb -rpx ram_nn_power_routed.rpx
| Design           : ram_nn
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 59.374 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 58.328                           |
| Device Static (W)        | 1.046                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    17.719 |    14491 |       --- |             --- |
|   LUT as Logic |    15.385 |     8361 |     53200 |           15.72 |
|   CARRY4       |     1.305 |      298 |     13300 |            2.24 |
|   Register     |     0.901 |     3218 |    106400 |            3.02 |
|   F7/F8 Muxes  |     0.123 |      204 |     53200 |            0.38 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      135 |       --- |             --- |
| Signals        |    22.081 |    11957 |       --- |             --- |
| Block RAM      |     0.735 |        3 |       140 |            2.14 |
| I/O            |    17.793 |       69 |       125 |           55.20 |
| Static Power   |     1.046 |          |           |                 |
| Total          |    59.374 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    40.929 |      40.627 |      0.302 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.545 |       1.445 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     8.363 |       8.362 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.078 |       0.048 |      0.030 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| ram_nn                                                     |    58.328 |
|   gen_neural_network[0].gen_input_layer.ram_nn_layer_inst  |    31.962 |
|     actv_i_arbiter_inst                                    |     3.071 |
|     actv_i_bram_dp_inst                                    |     1.381 |
|     actv_o_arbiter_inst                                    |     1.032 |
|     gen_layer_neurons[0].neuron_ram_inst                   |     0.435 |
|     gen_layer_neurons[10].neuron_ram_inst                  |     0.451 |
|     gen_layer_neurons[11].neuron_ram_inst                  |     0.481 |
|     gen_layer_neurons[12].neuron_ram_inst                  |     0.435 |
|     gen_layer_neurons[13].neuron_ram_inst                  |     0.451 |
|     gen_layer_neurons[14].neuron_ram_inst                  |     0.450 |
|     gen_layer_neurons[15].neuron_ram_inst                  |     0.435 |
|     gen_layer_neurons[16].neuron_ram_inst                  |     0.445 |
|     gen_layer_neurons[17].neuron_ram_inst                  |     0.446 |
|     gen_layer_neurons[18].neuron_ram_inst                  |     0.428 |
|     gen_layer_neurons[19].neuron_ram_inst                  |     0.450 |
|     gen_layer_neurons[1].neuron_ram_inst                   |     0.469 |
|     gen_layer_neurons[20].neuron_ram_inst                  |     0.434 |
|     gen_layer_neurons[21].neuron_ram_inst                  |     0.429 |
|     gen_layer_neurons[22].neuron_ram_inst                  |     0.438 |
|     gen_layer_neurons[23].neuron_ram_inst                  |     0.453 |
|     gen_layer_neurons[24].neuron_ram_inst                  |     0.436 |
|     gen_layer_neurons[25].neuron_ram_inst                  |     0.464 |
|     gen_layer_neurons[26].neuron_ram_inst                  |     0.452 |
|     gen_layer_neurons[27].neuron_ram_inst                  |     0.473 |
|     gen_layer_neurons[28].neuron_ram_inst                  |     0.434 |
|     gen_layer_neurons[29].neuron_ram_inst                  |     0.451 |
|     gen_layer_neurons[2].neuron_ram_inst                   |     0.432 |
|     gen_layer_neurons[30].neuron_ram_inst                  |     0.448 |
|     gen_layer_neurons[31].neuron_ram_inst                  |     0.459 |
|     gen_layer_neurons[32].neuron_ram_inst                  |     0.444 |
|     gen_layer_neurons[33].neuron_ram_inst                  |     0.448 |
|     gen_layer_neurons[34].neuron_ram_inst                  |     0.419 |
|     gen_layer_neurons[35].neuron_ram_inst                  |     0.442 |
|     gen_layer_neurons[36].neuron_ram_inst                  |     0.416 |
|     gen_layer_neurons[3].neuron_ram_inst                   |     0.440 |
|     gen_layer_neurons[4].neuron_ram_inst                   |     0.451 |
|     gen_layer_neurons[5].neuron_ram_inst                   |     0.444 |
|     gen_layer_neurons[6].neuron_ram_inst                   |     0.417 |
|     gen_layer_neurons[7].neuron_ram_inst                   |     0.444 |
|     gen_layer_neurons[8].neuron_ram_inst                   |     0.440 |
|     gen_layer_neurons[9].neuron_ram_inst                   |     0.456 |
|     mul_inst                                               |     1.546 |
|     mult_arbiter_inst                                      |     2.901 |
|     wgt_arbiter_inst                                       |     2.875 |
|     wgt_bram_dp_inst                                       |     2.715 |
|   gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst |     3.727 |
|     actv_i_arbiter_inst                                    |     0.153 |
|     actv_i_bram_dp_inst                                    |     0.245 |
|     actv_o_arbiter_inst                                    |     0.235 |
|     gen_layer_neurons[0].neuron_ram_inst                   |     0.404 |
|     gen_layer_neurons[1].neuron_ram_inst                   |     0.406 |
|     gen_layer_neurons[2].neuron_ram_inst                   |     0.395 |
|     gen_layer_neurons[3].neuron_ram_inst                   |     0.359 |
|     mul_inst                                               |     0.745 |
|     mult_arbiter_inst                                      |     0.171 |
|     wgt_arbiter_inst                                       |     0.193 |
|     wgt_bram_dp_inst                                       |     0.420 |
|   gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst |     3.835 |
|     actv_i_arbiter_inst                                    |     0.173 |
|     actv_i_bram_dp_inst                                    |     0.228 |
|     actv_o_arbiter_inst                                    |     0.289 |
|     gen_layer_neurons[0].neuron_ram_inst                   |     0.398 |
|     gen_layer_neurons[1].neuron_ram_inst                   |     0.412 |
|     gen_layer_neurons[2].neuron_ram_inst                   |     0.400 |
|     gen_layer_neurons[3].neuron_ram_inst                   |     0.281 |
|     mul_inst                                               |     0.773 |
|     mult_arbiter_inst                                      |     0.173 |
|     wgt_arbiter_inst                                       |     0.195 |
|     wgt_bram_dp_inst                                       |     0.514 |
|   ram_mux_input_inst                                       |     0.362 |
+------------------------------------------------------------+-----------+


