// Copyright 2021 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// TODO(niwis) auto generate
/dts-v1/;
/ {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "eth,occamy-dev";
  model = "eth,occamy";
  config {
    u-boot,spl-payload-offset = <0x6000000>;
  };
  chosen {
    stdout-path = "/soc/serial@2002000:115200";
  };
  memory@80000000 {
    device_type = "memory";
    reg = <0x0 0x80000000 0x0 0x40000000>;
  };
  cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    timebase-frequency = <25000000>;
    CPU0: cpu@0 {
      device_type = "cpu";
      status = "okay";
      compatible = "eth,ariane", "riscv";
      clock-frequency = <50000000>;
      riscv,isa = "rv64fimafd";
      mmu-type = "riscv,sv39";
      tlb-split;
      reg = <0>;
      CPU0_intc: interrupt-controller {
        #interrupt-cells = <1>;
        interrupt-controller;
        compatible = "riscv,cpu-intc";
      };
    };
  };
  soc: soc {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "simple-bus";
    ranges;
    debug@0 {
      compatible = "riscv,debug-013";
      interrupts-extended = <&CPU0_intc 65535>;
      reg-names = "control";
      reg = <0x0 0x0 0x0 0x1000>;
    };
    serial@2002000 {
      compatible = "ns16550";
      reg = <0x0 0x2002000 0x0 0x1000>;
      clock-frequency = <50000000>;
      current-speed = <115200>;
      interrupt-parent = <&PLIC0>;
      interrupts = <33>;
      reg-offset = <0>;
      reg-shift = <2>;
      reg-io-width = <4>;
    };
    timer@2006000 {
      compatible = "pulp,apb_timer";
      interrupts = <0x00000067 0x00000068 0x00000069 0x00000070>;
      reg = <0x00000000 0x2006000 0x00000000 0x00001000>;
      interrupt-parent = <&PLIC0>;
      reg-names = "control";
    };
    spiclk: virt_100mhz {
      #clock-cells = <0>;
      compatible = "fixed-clock";
      clock-frequency = <100000000>;
    };
    axi_quad_spi_1: spi@4c000000 {
      compatible = "xlnx,axi-quad-spi-3.2", "xlnx,xps-spi-2.00.a";
      interrupt-parent = <&PLIC0>;
      interrupts = <2>;
      clocks = <&spiclk>;
      reg = <0x0 0x4c000000 0x0 0x10000>;
      xlnx,num-ss-bits = <1>;
      xlnx,num-transfer-bits = <0x8>;
      fifo-size = <16>;
      #address-cells = <1>;
      #size-cells = <0>;
      nor@0 {
        #address-cells = <0x1>;
        #size-cells = <0x1>;
        compatible = "micron,m25p80";
        reg = <0x0 0x0>;
        spi-max-frequency = <25000000>;
        spi-rx-bus-width = <0x4>;
        spi-tx-bus-width = <0x4>;
        m25p,fast-read;
        partition@0 {
          label = "bitstream";
          reg = <0x0 0x6000000>; // 96 MB
          read-only;
        };
        partition@6000000 {
          label = "u-boot";
          reg = <0x6000000 0x100000>; // 1 MB
          read-only;
        };
        uimage@6100000 {
          label = "uimage";
          reg = <0x6100000 0x1000000>; // 16 MB
          read-only;
        };
        partition@7100000 {
          label = "filesystem";
          reg = <0x7100000 0x8f00000>; // 143 MB
        };
      };
    };
    clint@4000000 {
      clock-frequency = <25000000>;
      compatible = "riscv,clint0";
      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
      reg-names = "control";
      reg = <0x0 0x4000000 0x0 0x100000>;
    };
    PLIC0: interrupt-controller@c000000 {
      compatible = "riscv,plic0";
      #address-cells = <0>;
      #interrupt-cells = <1>;
      interrupt-controller;
      interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
      riscv,max-priority = <6>;
      riscv,ndev = <62>;
      reg = <0x0 0xc000000 0x0 0x4000000>;
    };
  };
};
