

================================================================
== Vitis HLS Report for 'spmv_accel'
================================================================
* Date:           Fri Oct 21 20:04:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_spvm_kernel_fu_101  |spvm_kernel  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1296|   1864|    -|
|Memory           |        0|    -|      32|      2|    0|
|Multiplexer      |        -|    -|       -|     76|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1401|   2007|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+------+------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------+-------------+---------+----+------+------+-----+
    |grp_spvm_kernel_fu_101  |spvm_kernel  |        0|   5|  1296|  1864|    0|
    +------------------------+-------------+---------+----+------+------+-----+
    |Total                   |             |        0|   5|  1296|  1864|    0|
    +------------------------+-------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |x_local_U  |x_local_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        0|  32|   2|    0|     4|   32|     1|          128|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_129_p2                      |         +|   0|  0|  39|          32|           1|
    |icmp_ln103_fu_124_p2                     |      icmp|   0|  0|  18|          32|          32|
    |ap_sync_grp_spvm_kernel_fu_101_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_spvm_kernel_fu_101_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                  |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  65|          69|          38|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_fu_50                  |   9|          2|   32|         64|
    |x_local_address0         |  14|          3|    2|          6|
    |x_local_ce0              |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  76|         16|   37|         81|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_spvm_kernel_fu_101_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_spvm_kernel_fu_101_ap_ready  |   1|   0|    1|          0|
    |grp_spvm_kernel_fu_101_ap_start_reg          |   1|   0|    1|          0|
    |i_fu_50                                      |  32|   0|   32|          0|
    |zext_ln103_reg_175                           |  32|   0|   64|         32|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |  73|   0|  105|         32|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    spmv_accel|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    spmv_accel|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    spmv_accel|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    spmv_accel|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    spmv_accel|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    spmv_accel|  return value|
|ap_return        |  out|   32|  ap_ctrl_hs|    spmv_accel|  return value|
|values_address0  |  out|    4|   ap_memory|        values|         array|
|values_ce0       |  out|    1|   ap_memory|        values|         array|
|values_q0        |   in|   32|   ap_memory|        values|         array|
|cols_address0    |  out|    4|   ap_memory|          cols|         array|
|cols_ce0         |  out|    1|   ap_memory|          cols|         array|
|cols_q0          |   in|   32|   ap_memory|          cols|         array|
|rows_address0    |  out|    2|   ap_memory|          rows|         array|
|rows_ce0         |  out|    1|   ap_memory|          rows|         array|
|rows_q0          |   in|   32|   ap_memory|          rows|         array|
|x_address0       |  out|    2|   ap_memory|             x|         array|
|x_ce0            |  out|    1|   ap_memory|             x|         array|
|x_q0             |   in|   32|   ap_memory|             x|         array|
|y_address0       |  out|    2|   ap_memory|             y|         array|
|y_ce0            |  out|    1|   ap_memory|             y|         array|
|y_we0            |  out|    1|   ap_memory|             y|         array|
|y_d0             |  out|   32|   ap_memory|             y|         array|
|row_size         |   in|   32|     ap_none|      row_size|        scalar|
|col_size         |   in|   32|     ap_none|      col_size|        scalar|
|data_size        |   in|   32|     ap_none|     data_size|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

