$version Generated by VerilatedVcd $end
$date Fri Nov 15 10:47:47 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  3 ( alu_control [2:0] $end
  $var wire  1 & alu_src $end
  $var wire 12 $ imm12 [11:0] $end
  $var wire 32 ) imm32 [31:0] $end
  $var wire  7 # opcode [6:0] $end
  $var wire  1 ' pc_src $end
  $var wire  1 % reg_write $end
  $scope module CUSE $end
   $var wire  3 ( alu_control [2:0] $end
   $var wire  1 & alu_src $end
   $var wire 12 $ imm12 [11:0] $end
   $var wire 32 ) imm32 [31:0] $end
   $var wire  7 # opcode [6:0] $end
   $var wire  1 ' pc_src $end
   $var wire  1 % reg_write $end
   $scope module control_unit $end
    $var wire  3 ( alu_control [2:0] $end
    $var wire  1 & alu_src $end
    $var wire  7 # opcode [6:0] $end
    $var wire  1 ' pc_src $end
    $var wire  1 % reg_write $end
   $upscope $end
   $scope module sign_extender $end
    $var wire 12 $ imm12 [11:0] $end
    $var wire 32 ) imm32 [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0010011 #
b011111111111 $
1%
1&
0'
b000 (
b00000000000000000000011111111111 )
#1
b1100011 #
b000000000100 $
0%
0&
1'
b001 (
b00000000000000000000000000000100 )
