# do register_file_tb_elaborate.do
# QuestaSim-64 vopt 2022.4_5 Compiler 2024.06 Jun 21 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 20:39:07 on Apr 02,2025
# vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.register_file_tb xil_defaultlib.glbl -o register_file_tb_opt 
# 
# Top level modules:
# 	register_file_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module register_file_tb
# -- Loading module glbl
# -- Loading interface register_file_if
# -- Loading module test
# -- Loading module register_file
# ** Error (suppressible): ../../../../bistatic_radar.srcs/sources_1/new/register_file_tb.sv(17): (vopt-3053) Illegal output port connection for 'out' (3rd connection).
# Optimization failed
# End time: 20:39:07 on Apr 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /package/eda2/siemens/questa/cal_2023.4_17.10/questasim/linux/vopt failed.
# Error in macro ./register_file_tb_elaborate.do line 9
# Return status = 2
#     (procedure "compile" line 7)
#     invoked from within
# "compile NoFilter vopt -64 +acc=npr -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.re..."
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $flow $args"
#     (procedure "vopt" line 20)
#     invoked from within
# "vopt -64 +acc=npr -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.register_file_tb xi..."
