# brent_kung_adder_16bit
 Behavioural Implementation.
 
 -Designed a logarithmic adder using Brent Kung architecture for adding 16 bit operands.
 -Implemented the design in Verilog HDL and verified its operation using Vivado with appropriate test vectors.
 -The Brentâ€“Kung adder is a parallel prefix adder (PPA) form of carry-lookahead adder (CLA).
