// Seed: 943584238
module module_0 (
    output uwire id_0,
    output uwire id_1
);
  wire id_4;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    output wire id_0
);
  assign id_0 = (1'h0);
  wire id_3;
  id_4(
      id_3, id_3 - 1, 1'd0, 1 - id_0
  );
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4
);
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign id_0 = 1;
endmodule
