// Seed: 3682628347
module module_0 (
    input wire id_0
);
  assign id_2 = 1;
  wire id_3;
  assign module_2.id_0 = 0;
endmodule
program module_1 (
    input uwire id_0
);
  logic [7:0]["" : -1] id_2;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  supply1 id_0,
    output supply1 id_1
);
  assign id_1.id_0 = -1;
  module_0 modCall_1 (id_0);
endmodule
module module_3;
  assign id_1 = 1;
  assign id_2 = -1'b0;
  wire id_3, id_4;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_1 <= -1;
  end
  assign id_1 = id_2;
  module_3 modCall_1 ();
endmodule
