

================================================================
== Vivado HLS Report for 'gradient_xy_calc'
================================================================
* Date:           Tue Apr 14 19:35:55 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.182|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GRAD_XY_OUTER_GRAD_XY_INNER  |   87|   87|         5|          1|          1|    84|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_val_0_V_2 = alloca i17"   --->   Operation 8 'alloca' 'window_val_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_val_0_V_3 = alloca i17"   --->   Operation 9 'alloca' 'window_val_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_val_1_V_2 = alloca i17"   --->   Operation 10 'alloca' 'window_val_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_val_1_V_3 = alloca i17"   --->   Operation 11 'alloca' 'window_val_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_val_2_V_0 = alloca i17"   --->   Operation 12 'alloca' 'window_val_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_val_2_V_1 = alloca i17"   --->   Operation 13 'alloca' 'window_val_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_val_2_V_2 = alloca i17"   --->   Operation 14 'alloca' 'window_val_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_val_2_V_3 = alloca i17"   --->   Operation 15 'alloca' 'window_val_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window_val_3_V_2 = alloca i17"   --->   Operation 16 'alloca' 'window_val_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_val_3_V_3 = alloca i17"   --->   Operation 17 'alloca' 'window_val_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_4_V_2 = alloca i17"   --->   Operation 18 'alloca' 'window_val_4_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_val_4_V_3 = alloca i17"   --->   Operation 19 'alloca' 'window_val_4_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1 = alloca i32"   --->   Operation 20 'alloca' 'smallbuf_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_x_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @frame3_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.18ns)   --->   "br label %0" [optical_flow.cpp:35]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.12>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %codeRepl ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r = phi i3 [ 0, %codeRepl ], [ %r_mid2, %ifBlock ]" [optical_flow.cpp:37]   --->   Operation 26 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c = phi i4 [ 0, %codeRepl ], [ %c_1, %ifBlock ]"   --->   Operation 27 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%tmp_s = icmp ult i3 %r, -3" [optical_flow.cpp:44]   --->   Operation 28 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %r, i32 2)" [optical_flow.cpp:83]   --->   Operation 29 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%or_cond1 = and i1 %tmp_38, %tmp_s" [optical_flow.cpp:83]   --->   Operation 30 'and' 'or_cond1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -44"   --->   Operation 31 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.38ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Operation 32 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.12ns)   --->   "%exitcond = icmp eq i4 %c, -4" [optical_flow.cpp:37]   --->   Operation 33 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "%c_mid2 = select i1 %exitcond, i4 0, i4 %c" [optical_flow.cpp:37]   --->   Operation 34 'select' 'c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.18ns)   --->   "%r_s = add i3 %r, 1" [optical_flow.cpp:35]   --->   Operation 35 'add' 'r_s' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%tmp_mid1 = icmp ult i3 %r_s, -3" [optical_flow.cpp:44]   --->   Operation 36 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp_s" [optical_flow.cpp:44]   --->   Operation 37 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_mid2)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %r_s, i32 2)" [optical_flow.cpp:83]   --->   Operation 38 'bitselect' 'tmp_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_mid2)   --->   "%or_cond1_mid1 = and i1 %tmp_39, %tmp_mid1" [optical_flow.cpp:83]   --->   Operation 39 'and' 'or_cond1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%or_cond1_mid2 = select i1 %exitcond, i1 %or_cond1_mid1, i1 %or_cond1" [optical_flow.cpp:83]   --->   Operation 40 'select' 'or_cond1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r_s, i32 1, i32 2)" [optical_flow.cpp:93]   --->   Operation 41 'partselect' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%icmp2 = icmp ne i2 %tmp_40, 0" [optical_flow.cpp:93]   --->   Operation 42 'icmp' 'icmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_41 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r, i32 1, i32 2)" [optical_flow.cpp:93]   --->   Operation 43 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.61ns)   --->   "%icmp3 = icmp ne i2 %tmp_41, 0" [optical_flow.cpp:93]   --->   Operation 44 'icmp' 'icmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%tmp_5_mid2 = select i1 %exitcond, i1 %icmp2, i1 %icmp3" [optical_flow.cpp:93]   --->   Operation 45 'select' 'tmp_5_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%r_mid2 = select i1 %exitcond, i3 %r_s, i3 %r" [optical_flow.cpp:37]   --->   Operation 46 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [optical_flow.cpp:38]   --->   Operation 47 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %c_mid2 to i64" [optical_flow.cpp:42]   --->   Operation 48 'zext' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%buf_V_1_1_addr = getelementptr [10 x i32]* @buf_V_1_1, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 49 'getelementptr' 'buf_V_1_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.42ns)   --->   "%buf_V_1_1_load = load i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:42]   --->   Operation 50 'load' 'buf_V_1_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_V_1_2_addr = getelementptr [10 x i32]* @buf_V_1_2, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 51 'getelementptr' 'buf_V_1_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.42ns)   --->   "%buf_V_1_2_load = load i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:42]   --->   Operation 52 'load' 'buf_V_1_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_V_1_3_addr = getelementptr [10 x i32]* @buf_V_1_3, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 53 'getelementptr' 'buf_V_1_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.42ns)   --->   "%buf_V_1_3_load = load i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:42]   --->   Operation 54 'load' 'buf_V_1_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%buf_V_1_4_addr = getelementptr [10 x i32]* @buf_V_1_4, i64 0, i64 %tmp_7" [optical_flow.cpp:42]   --->   Operation 55 'getelementptr' 'buf_V_1_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.42ns)   --->   "%buf_V_1_4_load = load i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:42]   --->   Operation 56 'load' 'buf_V_1_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (1.12ns)   --->   "%tmp_8 = icmp ult i4 %c_mid2, -6" [optical_flow.cpp:44]   --->   Operation 57 'icmp' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.62ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_mid2, %tmp_8" [optical_flow.cpp:44]   --->   Operation 58 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader254.0, label %3" [optical_flow.cpp:49]   --->   Operation 59 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader253.0, label %._crit_edge262" [optical_flow.cpp:55]   --->   Operation 60 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %_ifconv"   --->   Operation 61 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %or_cond1_mid2, label %switch.early.test, label %4" [optical_flow.cpp:83]   --->   Operation 62 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.12ns)   --->   "%tmp_42 = icmp eq i4 %c_mid2, -1" [optical_flow.cpp:37]   --->   Operation 63 'icmp' 'tmp_42' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.12ns)   --->   "%tmp_43 = icmp eq i4 %c_mid2, -2" [optical_flow.cpp:37]   --->   Operation 64 'icmp' 'tmp_43' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_44 = or i1 %tmp_43, %tmp_42" [optical_flow.cpp:37]   --->   Operation 65 'or' 'tmp_44' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.12ns)   --->   "%tmp_45 = icmp eq i4 %c_mid2, -3" [optical_flow.cpp:37]   --->   Operation 66 'icmp' 'tmp_45' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_46 = or i1 %tmp_45, %tmp_44" [optical_flow.cpp:37]   --->   Operation 67 'or' 'tmp_46' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.12ns)   --->   "%tmp_47 = icmp eq i4 %c_mid2, -5" [optical_flow.cpp:37]   --->   Operation 68 'icmp' 'tmp_47' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_48 = or i1 %tmp_47, %tmp_46" [optical_flow.cpp:37]   --->   Operation 69 'or' 'tmp_48' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.12ns)   --->   "%tmp_49 = icmp eq i4 %c_mid2, -6" [optical_flow.cpp:37]   --->   Operation 70 'icmp' 'tmp_49' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_50 = or i1 %tmp_49, %tmp_48" [optical_flow.cpp:37]   --->   Operation 71 'or' 'tmp_50' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.12ns)   --->   "%tmp_51 = icmp eq i4 %c_mid2, 3" [optical_flow.cpp:37]   --->   Operation 72 'icmp' 'tmp_51' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_52 = or i1 %tmp_51, %tmp_50" [optical_flow.cpp:37]   --->   Operation 73 'or' 'tmp_52' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.12ns)   --->   "%tmp_53 = icmp eq i4 %c_mid2, 2" [optical_flow.cpp:37]   --->   Operation 74 'icmp' 'tmp_53' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_54 = or i1 %tmp_53, %tmp_52" [optical_flow.cpp:37]   --->   Operation 75 'or' 'tmp_54' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.12ns)   --->   "%tmp_55 = icmp eq i4 %c_mid2, 1" [optical_flow.cpp:37]   --->   Operation 76 'icmp' 'tmp_55' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_56 = or i1 %tmp_55, %tmp_54" [optical_flow.cpp:37]   --->   Operation 77 'or' 'tmp_56' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.12ns)   --->   "%tmp_57 = icmp eq i4 %c_mid2, 0" [optical_flow.cpp:37]   --->   Operation 78 'icmp' 'tmp_57' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_58 = or i1 %tmp_57, %tmp_56" [optical_flow.cpp:37]   --->   Operation 79 'or' 'tmp_58' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %4, label %.preheader.0" [optical_flow.cpp:37]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten & or_cond1_mid2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c_mid2, i32 1, i32 3)" [optical_flow.cpp:93]   --->   Operation 81 'partselect' 'tmp_59' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.86ns)   --->   "%icmp = icmp ne i3 %tmp_59, 0" [optical_flow.cpp:93]   --->   Operation 82 'icmp' 'icmp' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.61ns)   --->   "%or_cond4 = and i1 %tmp_5_mid2, %icmp" [optical_flow.cpp:93]   --->   Operation 83 'and' 'or_cond4' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %5, label %._crit_edge263" [optical_flow.cpp:93]   --->   Operation 84 'br' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 85 'br' <Predicate = (!exitcond_flatten & !or_cond1_mid2) | (!exitcond_flatten & tmp_58)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_6)" [optical_flow.cpp:98]   --->   Operation 86 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.36ns)   --->   "%c_1 = add i4 %c_mid2, 1" [optical_flow.cpp:37]   --->   Operation 87 'add' 'c_1' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 88 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%window_val_0_V_2_l = load i17* %window_val_0_V_2"   --->   Operation 89 'load' 'window_val_0_V_2_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%window_val_0_V_3_l = load i17* %window_val_0_V_3"   --->   Operation 90 'load' 'window_val_0_V_3_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%window_val_1_V_2_l = load i17* %window_val_1_V_2" [optical_flow.cpp:88]   --->   Operation 91 'load' 'window_val_1_V_2_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%window_val_1_V_3_l = load i17* %window_val_1_V_3"   --->   Operation 92 'load' 'window_val_1_V_3_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "store i17 %window_val_1_V_3_l, i17* %window_val_1_V_2"   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "store i17 %window_val_0_V_3_l, i17* %window_val_0_V_2"   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.reset"   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (1.42ns)   --->   "%buf_V_1_1_load = load i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:42]   --->   Operation 96 'load' 'buf_V_1_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 97 [1/2] (1.42ns)   --->   "%buf_V_1_2_load = load i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:42]   --->   Operation 97 'load' 'buf_V_1_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 98 [1/2] (1.42ns)   --->   "%buf_V_1_3_load = load i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:42]   --->   Operation 98 'load' 'buf_V_1_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 99 [1/2] (1.42ns)   --->   "%buf_V_1_4_load = load i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:42]   --->   Operation 99 'load' 'buf_V_1_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load = load i32* %smallbuf_V_4_1" [optical_flow.cpp:46]   --->   Operation 100 'load' 'smallbuf_V_4_1_load' <Predicate = (!exitcond_flatten & !or_cond & !tmp_8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.61ns)   --->   "%p_smallbuf_V_4_1 = select i1 %tmp_8, i32 0, i32 %smallbuf_V_4_1_load" [optical_flow.cpp:46]   --->   Operation 101 'select' 'p_smallbuf_V_4_1' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.18ns)   --->   "store i32 %p_smallbuf_V_4_1, i32* %smallbuf_V_4_1" [optical_flow.cpp:46]   --->   Operation 102 'store' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 1.18>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 103 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.93ns)   --->   "%frame3_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame3_a_V)"   --->   Operation 104 'read' 'frame3_a_V_read' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%smallbuf_4_V = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %frame3_a_V_read, i11 0)" [optical_flow.cpp:45]   --->   Operation 105 'bitconcatenate' 'smallbuf_4_V' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%smallbuf_4_V_cast = zext i19 %smallbuf_4_V to i32" [optical_flow.cpp:45]   --->   Operation 106 'zext' 'smallbuf_4_V_cast' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.18ns)   --->   "store i32 %smallbuf_4_V_cast, i32* %smallbuf_V_4_1" [optical_flow.cpp:45]   --->   Operation 107 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.18>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [optical_flow.cpp:45]   --->   Operation 108 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_2_load, i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:58]   --->   Operation 109 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 110 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_3_load, i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:58]   --->   Operation 110 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 111 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_4_load, i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:58]   --->   Operation 111 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 112 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_2_load, i32* %buf_V_1_1_addr, align 4" [optical_flow.cpp:52]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 113 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_3_load, i32* %buf_V_1_2_addr, align 4" [optical_flow.cpp:52]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 114 [1/1] (1.42ns)   --->   "store i32 %buf_V_1_4_load, i32* %buf_V_1_3_addr, align 4" [optical_flow.cpp:52]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%window_val_0_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_1_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 115 'partselect' 'window_val_0_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%window_val_1_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_2_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 116 'partselect' 'window_val_1_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%window_val_2_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_3_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 117 'partselect' 'window_val_2_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%window_val_3_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_4_load, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 118 'partselect' 'window_val_3_V_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.52ns)   --->   "%window_val_V_1_4_2 = select i1 %or_cond, i17 %window_val_1_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 119 'select' 'window_val_V_1_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.52ns)   --->   "%window_val_V_0_4_2 = select i1 %or_cond, i17 %window_val_0_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 120 'select' 'window_val_V_0_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "store i17 %window_val_V_1_4_2, i17* %window_val_1_V_3" [optical_flow.cpp:44]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "store i17 %window_val_V_0_4_2, i17* %window_val_0_V_3" [optical_flow.cpp:44]   --->   Operation 122 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_24 = call i28 @_ssdm_op_BitConcatenate.i28.i17.i11(i17 %window_val_0_V_2_l, i11 0)"   --->   Operation 123 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_11 = sext i28 %tmp_24 to i32" [optical_flow.cpp:88]   --->   Operation 124 'sext' 'tmp_11' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %window_val_1_V_2_l, i3 0)" [optical_flow.cpp:88]   --->   Operation 125 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i20 %p_shl to i21" [optical_flow.cpp:88]   --->   Operation 126 'sext' 'p_shl_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.59ns)   --->   "%p_Val2_3216_1 = sub i21 0, %p_shl_cast" [optical_flow.cpp:88]   --->   Operation 127 'sub' 'p_Val2_3216_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_165_1 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %p_Val2_3216_1, i11 0)" [optical_flow.cpp:88]   --->   Operation 128 'bitconcatenate' 'tmp_165_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.63ns)   --->   "%tmp3 = add i32 %tmp_11, %tmp_165_1" [optical_flow.cpp:88]   --->   Operation 129 'add' 'tmp3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%window_val_2_V_0_l = load i17* %window_val_2_V_0"   --->   Operation 130 'load' 'window_val_2_V_0_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%window_val_2_V_1_l = load i17* %window_val_2_V_1" [optical_flow.cpp:87]   --->   Operation 131 'load' 'window_val_2_V_1_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%window_val_2_V_2_l = load i17* %window_val_2_V_2"   --->   Operation 132 'load' 'window_val_2_V_2_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%window_val_2_V_3_l = load i17* %window_val_2_V_3"   --->   Operation 133 'load' 'window_val_2_V_3_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%window_val_3_V_2_l = load i17* %window_val_3_V_2"   --->   Operation 134 'load' 'window_val_3_V_2_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%window_val_3_V_3_l = load i17* %window_val_3_V_3"   --->   Operation 135 'load' 'window_val_3_V_3_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%window_val_4_V_2_l = load i17* %window_val_4_V_2" [optical_flow.cpp:88]   --->   Operation 136 'load' 'window_val_4_V_2_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%window_val_4_V_3_l = load i17* %window_val_4_V_3"   --->   Operation 137 'load' 'window_val_4_V_3_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "store i17 %window_val_4_V_3_l, i17* %window_val_4_V_2"   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "store i17 %window_val_3_V_3_l, i17* %window_val_3_V_2"   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "store i17 %window_val_2_V_3_l, i17* %window_val_2_V_2"   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "store i17 %window_val_2_V_2_l, i17* %window_val_2_V_1"   --->   Operation 141 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "store i17 %window_val_2_V_1_l, i17* %window_val_2_V_0" [optical_flow.cpp:87]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @GRAD_XY_OUTER_GRAD_X)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [optical_flow.cpp:38]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [optical_flow.cpp:39]   --->   Operation 145 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge261" [optical_flow.cpp:44]   --->   Operation 146 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load_2 = load i32* %smallbuf_V_4_1" [optical_flow.cpp:59]   --->   Operation 147 'load' 'smallbuf_V_4_1_load_2' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.42ns)   --->   "store i32 %smallbuf_V_4_1_load_2, i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:59]   --->   Operation 148 'store' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge262" [optical_flow.cpp:60]   --->   Operation 149 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_8)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load_1 = load i32* %smallbuf_V_4_1" [optical_flow.cpp:53]   --->   Operation 150 'load' 'smallbuf_V_4_1_load_1' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.42ns)   --->   "store i32 %smallbuf_V_4_1_load_1, i32* %buf_V_1_4_addr, align 4" [optical_flow.cpp:53]   --->   Operation 151 'store' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %_ifconv" [optical_flow.cpp:54]   --->   Operation 152 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%window_val_2_V_3_l_1 = load i17* %window_val_2_V_3"   --->   Operation 153 'load' 'window_val_2_V_3_l_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%smallbuf_V_4_1_load_3 = load i32* %smallbuf_V_4_1" [optical_flow.cpp:68]   --->   Operation 154 'load' 'smallbuf_V_4_1_load_3' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_141_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %smallbuf_V_4_1_load_3, i32 11, i32 27)" [optical_flow.cpp:68]   --->   Operation 155 'partselect' 'tmp_141_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.52ns)   --->   "%window_val_V_3_4_2 = select i1 %or_cond, i17 %window_val_3_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 156 'select' 'window_val_V_3_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.52ns)   --->   "%window_val_V_2_4_2 = select i1 %or_cond, i17 %window_val_2_V_4, i17 0" [optical_flow.cpp:44]   --->   Operation 157 'select' 'window_val_V_2_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.52ns)   --->   "%window_val_4_V_4 = select i1 %or_cond, i17 %tmp_141_4, i17 0" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->optical_flow.cpp:77]   --->   Operation 158 'select' 'window_val_4_V_4' <Predicate = (!exitcond_flatten)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "store i17 %window_val_4_V_4, i17* %window_val_4_V_3" [/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->optical_flow.cpp:77]   --->   Operation 159 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i17 %window_val_V_3_4_2, i17* %window_val_3_V_3" [optical_flow.cpp:44]   --->   Operation 160 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "store i17 %window_val_V_2_4_2, i17* %window_val_2_V_3" [optical_flow.cpp:44]   --->   Operation 161 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_BitConcatenate.i28.i17.i11(i17 %window_val_2_V_0_l, i11 0)"   --->   Operation 162 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = sext i28 %tmp to i32" [optical_flow.cpp:87]   --->   Operation 163 'sext' 'tmp_3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %window_val_2_V_1_l, i3 0)" [optical_flow.cpp:87]   --->   Operation 164 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i20 %p_shl1 to i21" [optical_flow.cpp:87]   --->   Operation 165 'sext' 'p_shl1_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.59ns)   --->   "%p_Val2_2918_1 = sub i21 0, %p_shl1_cast" [optical_flow.cpp:87]   --->   Operation 166 'sub' 'p_Val2_2918_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_161_1 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %p_Val2_2918_1, i11 0)" [optical_flow.cpp:87]   --->   Operation 167 'bitconcatenate' 'tmp_161_1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_25 = call i31 @_ssdm_op_BitConcatenate.i31.i17.i14(i17 %window_val_2_V_3_l_1, i14 0)"   --->   Operation 168 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_161_3 = sext i31 %tmp_25 to i32" [optical_flow.cpp:87]   --->   Operation 169 'sext' 'tmp_161_3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_26 = call i31 @_ssdm_op_BitConcatenate.i31.i17.i14(i17 %window_val_3_V_2_l, i14 0)"   --->   Operation 170 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_165_3 = sext i31 %tmp_26 to i32" [optical_flow.cpp:88]   --->   Operation 171 'sext' 'tmp_165_3' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_54_cast = sext i17 %window_val_V_2_4_2 to i18" [optical_flow.cpp:87]   --->   Operation 172 'sext' 'tmp_54_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.59ns)   --->   "%p_Val2_2918_4 = sub i18 0, %tmp_54_cast" [optical_flow.cpp:87]   --->   Operation 173 'sub' 'p_Val2_2918_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_27 = call i29 @_ssdm_op_BitConcatenate.i29.i18.i11(i18 %p_Val2_2918_4, i11 0)" [optical_flow.cpp:87]   --->   Operation 174 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_161_4 = sext i29 %tmp_27 to i32" [optical_flow.cpp:87]   --->   Operation 175 'sext' 'tmp_161_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (1.63ns)   --->   "%tmp1 = add i32 %tmp_3, %tmp_161_1" [optical_flow.cpp:87]   --->   Operation 176 'add' 'tmp1' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_161_4, %tmp_161_3" [optical_flow.cpp:87]   --->   Operation 177 'add' 'tmp2' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_30_4 = add i32 %tmp1, %tmp2" [optical_flow.cpp:87]   --->   Operation 178 'add' 'p_Val2_30_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i17 %window_val_4_V_2_l to i18" [optical_flow.cpp:88]   --->   Operation 179 'sext' 'tmp_55_cast' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.59ns)   --->   "%p_Val2_3216_4 = sub i18 0, %tmp_55_cast" [optical_flow.cpp:88]   --->   Operation 180 'sub' 'p_Val2_3216_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_28 = call i29 @_ssdm_op_BitConcatenate.i29.i18.i11(i18 %p_Val2_3216_4, i11 0)" [optical_flow.cpp:88]   --->   Operation 181 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_165_4 = sext i29 %tmp_28 to i32" [optical_flow.cpp:88]   --->   Operation 182 'sext' 'tmp_165_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_165_4, %tmp_165_3" [optical_flow.cpp:88]   --->   Operation 183 'add' 'tmp4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_33_4 = add i32 %tmp3, %tmp4" [optical_flow.cpp:88]   --->   Operation 184 'add' 'p_Val2_33_4' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30_4, i32 31)" [optical_flow.cpp:90]   --->   Operation 185 'bitselect' 'tmp_60' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_33_4, i32 31)" [optical_flow.cpp:91]   --->   Operation 186 'bitselect' 'tmp_63' <Predicate = (!exitcond_flatten & or_cond1_mid2 & !tmp_58)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.63>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext2_cast = sext i32 %p_Val2_30_4 to i65" [optical_flow.cpp:90]   --->   Operation 187 'sext' 'sext2_cast' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (6.63ns)   --->   "%mul3 = mul i65 %sext2_cast, 5726623062" [optical_flow.cpp:90]   --->   Operation 188 'mul' 'mul3' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul3, i32 36, i32 64)" [optical_flow.cpp:90]   --->   Operation 189 'partselect' 'tmp_62' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %p_Val2_33_4 to i65" [optical_flow.cpp:91]   --->   Operation 190 'sext' 'sext_cast' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (6.63ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [optical_flow.cpp:91]   --->   Operation 191 'mul' 'mul' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_65 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul, i32 36, i32 64)" [optical_flow.cpp:91]   --->   Operation 192 'partselect' 'tmp_65' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 193 [1/1] (2.00ns)   --->   "%neg_mul4 = sub i65 0, %mul3" [optical_flow.cpp:90]   --->   Operation 193 'sub' 'neg_mul4' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_61 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul4, i32 36, i32 64)" [optical_flow.cpp:90]   --->   Operation 194 'partselect' 'tmp_61' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_29 = sext i29 %tmp_61 to i32" [optical_flow.cpp:90]   --->   Operation 195 'sext' 'tmp_29' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_30 = sext i29 %tmp_62 to i32" [optical_flow.cpp:90]   --->   Operation 196 'sext' 'tmp_30' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_31 = select i1 %tmp_60, i32 %tmp_29, i32 %tmp_30" [optical_flow.cpp:90]   --->   Operation 197 'select' 'tmp_31' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.62ns) (out node of the LUT)   --->   "%neg_ti9 = sub i32 0, %tmp_31" [optical_flow.cpp:90]   --->   Operation 198 'sub' 'neg_ti9' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_60)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.62ns)   --->   "%tmp_12 = select i1 %tmp_60, i32 %neg_ti9, i32 %tmp_30" [optical_flow.cpp:90]   --->   Operation 199 'select' 'tmp_12' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_x_V, i32 %tmp_12)" [optical_flow.cpp:90]   --->   Operation 200 'write' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 201 [1/1] (2.00ns)   --->   "%neg_mul = sub i65 0, %mul" [optical_flow.cpp:91]   --->   Operation 201 'sub' 'neg_mul' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_64 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul, i32 36, i32 64)" [optical_flow.cpp:91]   --->   Operation 202 'partselect' 'tmp_64' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_32 = sext i29 %tmp_64 to i32" [optical_flow.cpp:91]   --->   Operation 203 'sext' 'tmp_32' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_33 = sext i29 %tmp_65 to i32" [optical_flow.cpp:91]   --->   Operation 204 'sext' 'tmp_33' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_34 = select i1 %tmp_63, i32 %tmp_32, i32 %tmp_33" [optical_flow.cpp:91]   --->   Operation 205 'select' 'tmp_34' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (1.62ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_34" [optical_flow.cpp:91]   --->   Operation 206 'sub' 'neg_ti' <Predicate = (or_cond1_mid2 & !tmp_58 & tmp_63)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.62ns)   --->   "%tmp_13 = select i1 %tmp_63, i32 %neg_ti, i32 %tmp_33" [optical_flow.cpp:91]   --->   Operation 207 'select' 'tmp_13' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_y_V, i32 %tmp_13)" [optical_flow.cpp:91]   --->   Operation 208 'write' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "br label %ifBlock" [optical_flow.cpp:92]   --->   Operation 209 'br' <Predicate = (or_cond1_mid2 & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_x_V, i32 0)" [optical_flow.cpp:95]   --->   Operation 210 'write' <Predicate = (!or_cond1_mid2 & or_cond4) | (tmp_58 & or_cond4)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 211 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_y_V, i32 0)" [optical_flow.cpp:96]   --->   Operation 211 'write' <Predicate = (!or_cond1_mid2 & or_cond4) | (tmp_58 & or_cond4)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "br label %._crit_edge263" [optical_flow.cpp:97]   --->   Operation 212 'br' <Predicate = (!or_cond1_mid2 & or_cond4) | (tmp_58 & or_cond4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "ret void" [optical_flow.cpp:100]   --->   Operation 213 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [26]  (1.18 ns)

 <State 2>: 4.12ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', optical_flow.cpp:37) [28]  (0 ns)
	'icmp' operation ('exitcond', optical_flow.cpp:37) [56]  (1.12 ns)
	'select' operation ('c_mid2', optical_flow.cpp:37) [57]  (0.653 ns)
	'icmp' operation ('tmp_42', optical_flow.cpp:37) [136]  (1.12 ns)
	'or' operation ('tmp_44', optical_flow.cpp:37) [138]  (0 ns)
	'or' operation ('tmp_46', optical_flow.cpp:37) [140]  (0 ns)
	'or' operation ('tmp_48', optical_flow.cpp:37) [142]  (0 ns)
	'or' operation ('tmp_50', optical_flow.cpp:37) [144]  (0 ns)
	'or' operation ('tmp_52', optical_flow.cpp:37) [146]  (0.616 ns)
	'or' operation ('tmp_54', optical_flow.cpp:37) [148]  (0 ns)
	'or' operation ('tmp_56', optical_flow.cpp:37) [150]  (0 ns)
	'or' operation ('tmp_58', optical_flow.cpp:37) [152]  (0.616 ns)

 <State 3>: 4.12ns
The critical path consists of the following:
	fifo read on port 'frame3_a_V' [91]  (2.93 ns)
	'store' operation (optical_flow.cpp:45) of variable 'smallbuf_4_V_cast', optical_flow.cpp:45 on local variable 'smallbuf_V_4_1' [94]  (1.18 ns)

 <State 4>: 6ns
The critical path consists of the following:
	'load' operation ('window_val_2_V_1_l', optical_flow.cpp:87) on local variable 'window.val[2].V[1]' [34]  (0 ns)
	'sub' operation ('p_Val2_2918_1', optical_flow.cpp:87) [161]  (1.6 ns)
	'add' operation ('tmp1', optical_flow.cpp:87) [175]  (1.63 ns)
	'add' operation ('p_Val2_30_4', optical_flow.cpp:87) [177]  (2.77 ns)

 <State 5>: 6.63ns
The critical path consists of the following:
	'mul' operation ('mul3', optical_flow.cpp:90) [186]  (6.63 ns)

 <State 6>: 7.18ns
The critical path consists of the following:
	'sub' operation ('neg_mul4', optical_flow.cpp:90) [187]  (2.01 ns)
	'select' operation ('tmp_31', optical_flow.cpp:90) [193]  (0 ns)
	'sub' operation ('neg_ti9', optical_flow.cpp:90) [194]  (1.62 ns)
	'select' operation ('tmp_12', optical_flow.cpp:90) [195]  (0.62 ns)
	fifo write on port 'gradient_x_V' (optical_flow.cpp:90) [196]  (2.93 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
