// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlation_accel_v4_midEnd_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        NUMBER_OF_DAYS_dout,
        NUMBER_OF_DAYS_empty_n,
        NUMBER_OF_DAYS_read,
        NUMBER_OF_INDICES_dout,
        NUMBER_OF_INDICES_empty_n,
        NUMBER_OF_INDICES_read,
        ln_returnA_in_V_dout,
        ln_returnA_in_V_empty_n,
        ln_returnA_in_V_read,
        weight_returnSquareA_in_V_dout,
        weight_returnSquareA_in_V_empty_n,
        weight_returnSquareA_in_V_read,
        weight_returnA_in_V_dout,
        weight_returnA_in_V_empty_n,
        weight_returnA_in_V_read,
        sum_weight_in_V_dout,
        sum_weight_in_V_empty_n,
        sum_weight_in_V_read,
        ln_returnB_in_V_dout,
        ln_returnB_in_V_empty_n,
        ln_returnB_in_V_read,
        weight_returnSquareB_in_V_dout,
        weight_returnSquareB_in_V_empty_n,
        weight_returnSquareB_in_V_read,
        weight_returnB_in_V_dout,
        weight_returnB_in_V_empty_n,
        weight_returnB_in_V_read,
        weight_returnA_returnB_in_V_dout,
        weight_returnA_returnB_in_V_empty_n,
        weight_returnA_returnB_in_V_read,
        sum_weight_out_V_din,
        sum_weight_out_V_full_n,
        sum_weight_out_V_write,
        sum_return_out_V_din,
        sum_return_out_V_full_n,
        sum_return_out_V_write,
        sum_weight_returnSquare_out_V_din,
        sum_weight_returnSquare_out_V_full_n,
        sum_weight_returnSquare_out_V_write,
        sum_weight_return_out_V_din,
        sum_weight_return_out_V_full_n,
        sum_weight_return_out_V_write,
        sum_weight_returnA_returnB_out_din,
        sum_weight_returnA_returnB_out_full_n,
        sum_weight_returnA_returnB_out_write,
        sum_returnA_out_V_din,
        sum_returnA_out_V_full_n,
        sum_returnA_out_V_write,
        sum_weight_returnSquareA_out_V_din,
        sum_weight_returnSquareA_out_V_full_n,
        sum_weight_returnSquareA_out_V_write,
        sum_weight_returnA_out_V_din,
        sum_weight_returnA_out_V_full_n,
        sum_weight_returnA_out_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 12'b1;
parameter    ap_ST_st2_fsm_1 = 12'b10;
parameter    ap_ST_st3_fsm_2 = 12'b100;
parameter    ap_ST_st4_fsm_3 = 12'b1000;
parameter    ap_ST_st5_fsm_4 = 12'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 12'b100000;
parameter    ap_ST_pp1_stg0_fsm_6 = 12'b1000000;
parameter    ap_ST_pp1_stg1_fsm_7 = 12'b10000000;
parameter    ap_ST_pp1_stg2_fsm_8 = 12'b100000000;
parameter    ap_ST_pp1_stg3_fsm_9 = 12'b1000000000;
parameter    ap_ST_pp1_stg4_fsm_10 = 12'b10000000000;
parameter    ap_ST_st57_fsm_11 = 12'b100000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] NUMBER_OF_DAYS_dout;
input   NUMBER_OF_DAYS_empty_n;
output   NUMBER_OF_DAYS_read;
input  [31:0] NUMBER_OF_INDICES_dout;
input   NUMBER_OF_INDICES_empty_n;
output   NUMBER_OF_INDICES_read;
input  [31:0] ln_returnA_in_V_dout;
input   ln_returnA_in_V_empty_n;
output   ln_returnA_in_V_read;
input  [31:0] weight_returnSquareA_in_V_dout;
input   weight_returnSquareA_in_V_empty_n;
output   weight_returnSquareA_in_V_read;
input  [31:0] weight_returnA_in_V_dout;
input   weight_returnA_in_V_empty_n;
output   weight_returnA_in_V_read;
input  [31:0] sum_weight_in_V_dout;
input   sum_weight_in_V_empty_n;
output   sum_weight_in_V_read;
input  [31:0] ln_returnB_in_V_dout;
input   ln_returnB_in_V_empty_n;
output   ln_returnB_in_V_read;
input  [31:0] weight_returnSquareB_in_V_dout;
input   weight_returnSquareB_in_V_empty_n;
output   weight_returnSquareB_in_V_read;
input  [31:0] weight_returnB_in_V_dout;
input   weight_returnB_in_V_empty_n;
output   weight_returnB_in_V_read;
input  [31:0] weight_returnA_returnB_in_V_dout;
input   weight_returnA_returnB_in_V_empty_n;
output   weight_returnA_returnB_in_V_read;
output  [31:0] sum_weight_out_V_din;
input   sum_weight_out_V_full_n;
output   sum_weight_out_V_write;
output  [31:0] sum_return_out_V_din;
input   sum_return_out_V_full_n;
output   sum_return_out_V_write;
output  [31:0] sum_weight_returnSquare_out_V_din;
input   sum_weight_returnSquare_out_V_full_n;
output   sum_weight_returnSquare_out_V_write;
output  [31:0] sum_weight_return_out_V_din;
input   sum_weight_return_out_V_full_n;
output   sum_weight_return_out_V_write;
output  [31:0] sum_weight_returnA_returnB_out_din;
input   sum_weight_returnA_returnB_out_full_n;
output   sum_weight_returnA_returnB_out_write;
output  [31:0] sum_returnA_out_V_din;
input   sum_returnA_out_V_full_n;
output   sum_returnA_out_V_write;
output  [31:0] sum_weight_returnSquareA_out_V_din;
input   sum_weight_returnSquareA_out_V_full_n;
output   sum_weight_returnSquareA_out_V_write;
output  [31:0] sum_weight_returnA_out_V_din;
input   sum_weight_returnA_out_V_full_n;
output   sum_weight_returnA_out_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg NUMBER_OF_DAYS_read;
reg NUMBER_OF_INDICES_read;
reg ln_returnA_in_V_read;
reg weight_returnSquareA_in_V_read;
reg weight_returnA_in_V_read;
reg sum_weight_in_V_read;
reg ln_returnB_in_V_read;
reg weight_returnSquareB_in_V_read;
reg weight_returnB_in_V_read;
reg weight_returnA_returnB_in_V_read;
reg sum_weight_out_V_write;
reg sum_return_out_V_write;
reg sum_weight_returnSquare_out_V_write;
reg sum_weight_return_out_V_write;
reg sum_weight_returnA_returnB_out_write;
reg sum_returnA_out_V_write;
reg sum_weight_returnSquareA_out_V_write;
reg sum_weight_returnA_out_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm = 12'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_31;
reg   [31:0] tmp_10_reg_777;
reg   [31:0] i1_i_reg_790;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_bdd_120;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg   [0:0] tmp_9_i_reg_1352;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34;
reg    ap_sig_bdd_219;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg   [31:0] tmp_11_reg_802;
reg   [31:0] tmp_12_reg_815;
reg   [31:0] tmp_13_reg_828;
reg   [31:0] tmp_14_reg_841;
reg   [31:0] tmp_15_reg_854;
reg   [31:0] tmp_16_reg_867;
reg   [31:0] tmp_17_reg_880;
reg   [2:0] i2_i_reg_893;
wire   [31:0] acc_returnA_q0;
reg   [31:0] reg_954;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_7;
reg    ap_sig_bdd_298;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg   [0:0] exitcond_i_reg_1443;
wire   [31:0] acc_weight_returnSquareA_q0;
reg   [31:0] reg_960;
wire   [31:0] acc_weight_returnA_q0;
reg   [31:0] reg_966;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_8;
reg    ap_sig_bdd_325;
wire   [31:0] acc_returnB_q0;
reg   [31:0] reg_972;
wire   [31:0] acc_weight_returnSquareB_q0;
reg   [31:0] reg_978;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_9;
reg    ap_sig_bdd_346;
wire   [31:0] acc_weight_returnB_q0;
reg   [31:0] reg_984;
wire   [31:0] acc_weight_returnA_returnB_q0;
reg   [31:0] reg_990;
reg   [31:0] NUMBER_OF_INDICES_read_reg_1118;
reg    ap_sig_bdd_372;
reg   [31:0] NUMBER_OF_DAYS_read_reg_1124;
wire   [31:0] upper_bound_fu_1048_p3;
reg   [31:0] upper_bound_reg_1129;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_384;
wire   [31:0] tmp_i_9_fu_1056_p2;
reg   [31:0] tmp_i_9_reg_1134;
wire   [2:0] acc_returnB_addr_gep_fu_310_p3;
reg   [2:0] acc_returnB_addr_reg_1139;
wire   [2:0] acc_weight_returnSquareB_addr_gep_fu_317_p3;
reg   [2:0] acc_weight_returnSquareB_addr_reg_1144;
wire   [2:0] acc_weight_returnB_addr_gep_fu_324_p3;
reg   [2:0] acc_weight_returnB_addr_reg_1149;
wire   [2:0] acc_weight_returnA_returnB_add_gep_fu_331_p3;
reg   [2:0] acc_weight_returnA_returnB_add_reg_1154;
wire   [2:0] acc_returnA_addr_gep_fu_338_p3;
reg   [2:0] acc_returnA_addr_reg_1159;
wire   [2:0] acc_weight_returnSquareA_addr_gep_fu_345_p3;
reg   [2:0] acc_weight_returnSquareA_addr_reg_1164;
wire   [2:0] acc_weight_returnA_addr_gep_fu_352_p3;
reg   [2:0] acc_weight_returnA_addr_reg_1169;
wire   [2:0] acc_returnB_addr_8_gep_fu_359_p3;
reg   [2:0] acc_returnB_addr_8_reg_1174;
wire   [2:0] acc_weight_returnSquareB_addr_8_gep_fu_366_p3;
reg   [2:0] acc_weight_returnSquareB_addr_8_reg_1179;
wire   [2:0] acc_weight_returnB_addr_8_gep_fu_373_p3;
reg   [2:0] acc_weight_returnB_addr_8_reg_1184;
wire   [2:0] acc_weight_returnA_returnB_add_8_gep_fu_380_p3;
reg   [2:0] acc_weight_returnA_returnB_add_8_reg_1189;
wire   [2:0] acc_returnA_addr_8_gep_fu_387_p3;
reg   [2:0] acc_returnA_addr_8_reg_1194;
wire   [2:0] acc_weight_returnSquareA_addr_8_gep_fu_394_p3;
reg   [2:0] acc_weight_returnSquareA_addr_8_reg_1199;
wire   [2:0] acc_weight_returnA_addr_8_gep_fu_401_p3;
reg   [2:0] acc_weight_returnA_addr_8_reg_1204;
wire   [2:0] acc_returnB_addr_9_gep_fu_408_p3;
reg   [2:0] acc_returnB_addr_9_reg_1209;
wire   [2:0] acc_weight_returnSquareB_addr_9_gep_fu_415_p3;
reg   [2:0] acc_weight_returnSquareB_addr_9_reg_1214;
wire   [2:0] acc_weight_returnB_addr_9_gep_fu_422_p3;
reg   [2:0] acc_weight_returnB_addr_9_reg_1219;
wire   [2:0] acc_weight_returnA_returnB_add_9_gep_fu_429_p3;
reg   [2:0] acc_weight_returnA_returnB_add_9_reg_1224;
wire   [2:0] acc_returnA_addr_9_gep_fu_436_p3;
reg   [2:0] acc_returnA_addr_9_reg_1229;
wire   [2:0] acc_weight_returnSquareA_addr_9_gep_fu_443_p3;
reg   [2:0] acc_weight_returnSquareA_addr_9_reg_1234;
wire   [2:0] acc_weight_returnA_addr_9_gep_fu_450_p3;
reg   [2:0] acc_weight_returnA_addr_9_reg_1239;
wire   [2:0] acc_returnB_addr_10_gep_fu_457_p3;
reg   [2:0] acc_returnB_addr_10_reg_1244;
wire   [2:0] acc_weight_returnSquareB_addr_10_gep_fu_464_p3;
reg   [2:0] acc_weight_returnSquareB_addr_10_reg_1249;
wire   [2:0] acc_weight_returnB_addr_10_gep_fu_471_p3;
reg   [2:0] acc_weight_returnB_addr_10_reg_1254;
wire   [2:0] acc_weight_returnA_returnB_add_10_gep_fu_478_p3;
reg   [2:0] acc_weight_returnA_returnB_add_10_reg_1259;
wire   [2:0] acc_returnA_addr_10_gep_fu_485_p3;
reg   [2:0] acc_returnA_addr_10_reg_1264;
wire   [2:0] acc_weight_returnSquareA_addr_10_gep_fu_492_p3;
reg   [2:0] acc_weight_returnSquareA_addr_10_reg_1269;
wire   [2:0] acc_weight_returnA_addr_10_gep_fu_499_p3;
reg   [2:0] acc_weight_returnA_addr_10_reg_1274;
wire   [2:0] acc_returnB_addr_11_gep_fu_506_p3;
reg   [2:0] acc_returnB_addr_11_reg_1279;
wire   [2:0] acc_weight_returnSquareB_addr_11_gep_fu_513_p3;
reg   [2:0] acc_weight_returnSquareB_addr_11_reg_1284;
wire   [2:0] acc_weight_returnB_addr_11_gep_fu_520_p3;
reg   [2:0] acc_weight_returnB_addr_11_reg_1289;
wire   [2:0] acc_weight_returnA_returnB_add_11_gep_fu_527_p3;
reg   [2:0] acc_weight_returnA_returnB_add_11_reg_1294;
wire   [2:0] acc_returnA_addr_11_gep_fu_534_p3;
reg   [2:0] acc_returnA_addr_11_reg_1299;
wire   [2:0] acc_weight_returnSquareA_addr_11_gep_fu_541_p3;
reg   [2:0] acc_weight_returnSquareA_addr_11_reg_1304;
wire   [2:0] acc_weight_returnA_addr_11_gep_fu_548_p3;
reg   [2:0] acc_weight_returnA_addr_11_reg_1309;
wire   [2:0] acc_returnB_addr_12_gep_fu_555_p3;
reg   [2:0] acc_returnB_addr_12_reg_1314;
wire   [2:0] acc_weight_returnSquareB_addr_12_gep_fu_562_p3;
reg   [2:0] acc_weight_returnSquareB_addr_12_reg_1319;
wire   [2:0] acc_weight_returnB_addr_12_gep_fu_569_p3;
reg   [2:0] acc_weight_returnB_addr_12_reg_1324;
wire   [2:0] acc_weight_returnA_returnB_add_12_gep_fu_576_p3;
reg   [2:0] acc_weight_returnA_returnB_add_12_reg_1329;
wire   [2:0] acc_returnA_addr_12_gep_fu_583_p3;
reg   [2:0] acc_returnA_addr_12_reg_1334;
wire   [2:0] acc_weight_returnSquareA_addr_12_gep_fu_590_p3;
reg   [2:0] acc_weight_returnSquareA_addr_12_reg_1339;
wire   [2:0] acc_weight_returnA_addr_12_gep_fu_597_p3;
reg   [2:0] acc_weight_returnA_addr_12_reg_1344;
wire   [0:0] tmp_9_i_fu_1066_p2;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39;
wire   [31:0] i_fu_1077_p2;
reg   [31:0] i_reg_1356;
reg   [31:0] tmp_34_reg_1361;
reg   [31:0] ap_reg_ppstg_tmp_34_reg_1361_pp0_it36;
reg   [31:0] ap_reg_ppstg_tmp_34_reg_1361_pp0_it37;
reg   [31:0] ap_reg_ppstg_tmp_34_reg_1361_pp0_it38;
reg   [31:0] ap_reg_ppstg_tmp_34_reg_1361_pp0_it39;
reg   [31:0] tmp_35_reg_1366;
reg   [31:0] tmp_36_reg_1371;
reg   [31:0] tmp_37_reg_1376;
reg   [31:0] tmp_38_reg_1381;
reg   [31:0] tmp_39_reg_1386;
reg   [31:0] tmp_40_reg_1391;
reg   [31:0] tmp_41_reg_1396;
reg   [2:0] acc_returnA_addr_13_reg_1401;
reg   [2:0] ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it39;
reg   [2:0] acc_weight_returnSquareA_addr_13_reg_1407;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it39;
reg   [2:0] acc_weight_returnA_addr_13_reg_1413;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it39;
reg   [2:0] acc_returnB_addr_13_reg_1419;
reg   [2:0] ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it39;
reg   [2:0] acc_weight_returnSquareB_addr_13_reg_1425;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it39;
reg   [2:0] acc_weight_returnB_addr_13_reg_1431;
reg   [2:0] ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it39;
reg   [2:0] acc_weight_returnA_returnB_add_13_reg_1437;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it39;
wire   [0:0] exitcond_i_fu_1094_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_6;
reg    ap_sig_bdd_631;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1;
wire   [2:0] i_2_fu_1100_p2;
reg   [2:0] i_2_reg_1447;
wire   [63:0] tmp_43_i_fu_1106_p1;
reg   [63:0] tmp_43_i_reg_1452;
wire   [31:0] grp_fu_905_p2;
reg   [31:0] sum_returnA_reg_1496;
wire   [31:0] grp_fu_911_p2;
reg   [31:0] sum_weight_returnSquareA_reg_1501;
reg   [31:0] sum_weight_returnA_reg_1506;
reg   [31:0] sum_returnB_reg_1511;
reg   [31:0] sum_weight_returnSquareB_reg_1516;
reg   [31:0] sum_weight_returnB_reg_1521;
reg    ap_sig_cseq_ST_pp1_stg4_fsm_10;
reg    ap_sig_bdd_677;
wire   [31:0] column_index_fu_1112_p2;
reg    ap_sig_cseq_ST_st57_fsm_11;
reg    ap_sig_bdd_688;
reg    ap_sig_bdd_705;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_713;
reg   [2:0] acc_returnA_address0;
reg    acc_returnA_ce0;
reg    acc_returnA_we0;
wire   [31:0] acc_returnA_d0;
reg   [2:0] acc_returnA_address1;
reg    acc_returnA_ce1;
reg    acc_returnA_we1;
reg   [31:0] acc_returnA_d1;
reg   [2:0] acc_weight_returnSquareA_address0;
reg    acc_weight_returnSquareA_ce0;
reg    acc_weight_returnSquareA_we0;
wire   [31:0] acc_weight_returnSquareA_d0;
reg   [2:0] acc_weight_returnSquareA_address1;
reg    acc_weight_returnSquareA_ce1;
reg    acc_weight_returnSquareA_we1;
reg   [31:0] acc_weight_returnSquareA_d1;
reg   [2:0] acc_weight_returnA_address0;
reg    acc_weight_returnA_ce0;
reg    acc_weight_returnA_we0;
wire   [31:0] acc_weight_returnA_d0;
reg   [2:0] acc_weight_returnA_address1;
reg    acc_weight_returnA_ce1;
reg    acc_weight_returnA_we1;
reg   [31:0] acc_weight_returnA_d1;
reg   [2:0] acc_returnB_address0;
reg    acc_returnB_ce0;
reg    acc_returnB_we0;
wire   [31:0] acc_returnB_d0;
reg   [2:0] acc_returnB_address1;
reg    acc_returnB_ce1;
reg    acc_returnB_we1;
reg   [31:0] acc_returnB_d1;
reg   [2:0] acc_weight_returnSquareB_address0;
reg    acc_weight_returnSquareB_ce0;
reg    acc_weight_returnSquareB_we0;
wire   [31:0] acc_weight_returnSquareB_d0;
reg   [2:0] acc_weight_returnSquareB_address1;
reg    acc_weight_returnSquareB_ce1;
reg    acc_weight_returnSquareB_we1;
reg   [31:0] acc_weight_returnSquareB_d1;
reg   [2:0] acc_weight_returnB_address0;
reg    acc_weight_returnB_ce0;
reg    acc_weight_returnB_we0;
wire   [31:0] acc_weight_returnB_d0;
reg   [2:0] acc_weight_returnB_address1;
reg    acc_weight_returnB_ce1;
reg    acc_weight_returnB_we1;
reg   [31:0] acc_weight_returnB_d1;
reg   [2:0] acc_weight_returnA_returnB_address0;
reg    acc_weight_returnA_returnB_ce0;
reg    acc_weight_returnA_returnB_we0;
wire   [31:0] acc_weight_returnA_returnB_d0;
reg   [2:0] acc_weight_returnA_returnB_address1;
reg    acc_weight_returnA_returnB_ce1;
reg    acc_weight_returnA_returnB_we1;
reg   [31:0] acc_weight_returnA_returnB_d1;
reg   [31:0] column_index_i_reg_765;
reg   [31:0] i1_i_phi_fu_794_p4;
reg   [31:0] tmp_12_phi_fu_820_p4;
reg   [31:0] tmp_13_phi_fu_833_p4;
reg   [31:0] tmp_14_phi_fu_846_p4;
reg   [31:0] tmp_15_phi_fu_859_p4;
reg   [31:0] tmp_16_phi_fu_872_p4;
reg   [31:0] tmp_17_phi_fu_885_p4;
reg   [2:0] i2_i_phi_fu_897_p4;
wire   [63:0] tmp_26_i_fu_1083_p1;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_870;
wire   [0:0] tmp_1_i_fu_1061_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_880;
wire   [31:0] grp_fu_923_p2;
wire   [31:0] grp_fu_929_p2;
wire   [31:0] grp_fu_935_p2;
wire   [31:0] grp_fu_941_p2;
wire   [31:0] grp_fu_917_p2;
reg   [31:0] grp_fu_905_p0;
reg   [31:0] grp_fu_905_p1;
reg   [31:0] grp_fu_911_p0;
reg   [31:0] grp_fu_911_p1;
wire   [31:0] grp_fu_917_p0;
wire   [31:0] grp_fu_917_p1;
wire   [31:0] grp_fu_923_p0;
wire   [31:0] grp_fu_923_p1;
wire   [31:0] grp_fu_929_p0;
wire   [31:0] grp_fu_929_p1;
wire   [31:0] grp_fu_935_p0;
wire   [31:0] grp_fu_935_p1;
wire   [31:0] grp_fu_941_p0;
wire   [31:0] grp_fu_941_p1;
wire   [31:0] tmp_i_fu_996_p2;
wire   [31:0] p_neg_i_fu_1009_p2;
wire   [30:0] p_lshr_i_fu_1014_p4;
wire   [31:0] tmp_s_fu_1024_p1;
wire   [30:0] p_lshr_f_i_fu_1034_p4;
wire   [0:0] tmp_fu_1001_p3;
wire   [31:0] p_neg_t_i_fu_1028_p2;
wire   [31:0] tmp_9_fu_1044_p1;
wire   [31:0] grp_fu_1071_p0;
wire   [3:0] grp_fu_1071_p1;
wire   [31:0] grp_fu_1071_p2;
reg    grp_fu_905_ce;
reg    grp_fu_911_ce;
reg    grp_fu_917_ce;
reg    grp_fu_923_ce;
reg    grp_fu_929_ce;
reg    grp_fu_935_ce;
reg    grp_fu_941_ce;
reg    grp_fu_1071_ce;
reg   [11:0] ap_NS_fsm;


correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_returnA_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_returnA_address0 ),
    .ce0( acc_returnA_ce0 ),
    .we0( acc_returnA_we0 ),
    .d0( acc_returnA_d0 ),
    .q0( acc_returnA_q0 ),
    .address1( acc_returnA_address1 ),
    .ce1( acc_returnA_ce1 ),
    .we1( acc_returnA_we1 ),
    .d1( acc_returnA_d1 )
);

correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnSquareA_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnSquareA_address0 ),
    .ce0( acc_weight_returnSquareA_ce0 ),
    .we0( acc_weight_returnSquareA_we0 ),
    .d0( acc_weight_returnSquareA_d0 ),
    .q0( acc_weight_returnSquareA_q0 ),
    .address1( acc_weight_returnSquareA_address1 ),
    .ce1( acc_weight_returnSquareA_ce1 ),
    .we1( acc_weight_returnSquareA_we1 ),
    .d1( acc_weight_returnSquareA_d1 )
);

correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnA_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnA_address0 ),
    .ce0( acc_weight_returnA_ce0 ),
    .we0( acc_weight_returnA_we0 ),
    .d0( acc_weight_returnA_d0 ),
    .q0( acc_weight_returnA_q0 ),
    .address1( acc_weight_returnA_address1 ),
    .ce1( acc_weight_returnA_ce1 ),
    .we1( acc_weight_returnA_we1 ),
    .d1( acc_weight_returnA_d1 )
);

correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_returnB_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_returnB_address0 ),
    .ce0( acc_returnB_ce0 ),
    .we0( acc_returnB_we0 ),
    .d0( acc_returnB_d0 ),
    .q0( acc_returnB_q0 ),
    .address1( acc_returnB_address1 ),
    .ce1( acc_returnB_ce1 ),
    .we1( acc_returnB_we1 ),
    .d1( acc_returnB_d1 )
);

correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnSquareB_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnSquareB_address0 ),
    .ce0( acc_weight_returnSquareB_ce0 ),
    .we0( acc_weight_returnSquareB_we0 ),
    .d0( acc_weight_returnSquareB_d0 ),
    .q0( acc_weight_returnSquareB_q0 ),
    .address1( acc_weight_returnSquareB_address1 ),
    .ce1( acc_weight_returnSquareB_ce1 ),
    .we1( acc_weight_returnSquareB_we1 ),
    .d1( acc_weight_returnSquareB_d1 )
);

correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnB_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnB_address0 ),
    .ce0( acc_weight_returnB_ce0 ),
    .we0( acc_weight_returnB_we0 ),
    .d0( acc_weight_returnB_d0 ),
    .q0( acc_weight_returnB_q0 ),
    .address1( acc_weight_returnB_address1 ),
    .ce1( acc_weight_returnB_ce1 ),
    .we1( acc_weight_returnB_we1 ),
    .d1( acc_weight_returnB_d1 )
);

correlation_accel_v4_midEnd_acc_returnA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnA_returnB_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnA_returnB_address0 ),
    .ce0( acc_weight_returnA_returnB_ce0 ),
    .we0( acc_weight_returnA_returnB_we0 ),
    .d0( acc_weight_returnA_returnB_d0 ),
    .q0( acc_weight_returnA_returnB_q0 ),
    .address1( acc_weight_returnA_returnB_address1 ),
    .ce1( acc_weight_returnA_returnB_ce1 ),
    .we1( acc_weight_returnA_returnB_we1 ),
    .d1( acc_weight_returnA_returnB_d1 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U72(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_905_p0 ),
    .din1( grp_fu_905_p1 ),
    .ce( grp_fu_905_ce ),
    .dout( grp_fu_905_p2 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U73(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_911_p0 ),
    .din1( grp_fu_911_p1 ),
    .ce( grp_fu_911_ce ),
    .dout( grp_fu_911_p2 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U74(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_917_p0 ),
    .din1( grp_fu_917_p1 ),
    .ce( grp_fu_917_ce ),
    .dout( grp_fu_917_p2 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U75(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_923_p0 ),
    .din1( grp_fu_923_p1 ),
    .ce( grp_fu_923_ce ),
    .dout( grp_fu_923_p2 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U76(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_929_p0 ),
    .din1( grp_fu_929_p1 ),
    .ce( grp_fu_929_ce ),
    .dout( grp_fu_929_p2 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U77(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_935_p0 ),
    .din1( grp_fu_935_p1 ),
    .ce( grp_fu_935_ce ),
    .dout( grp_fu_935_p2 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U78(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_941_p0 ),
    .din1( grp_fu_941_p1 ),
    .ce( grp_fu_941_ce ),
    .dout( grp_fu_941_p2 )
);

correlation_accel_v4_srem_32ns_4ns_32_36 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_srem_32ns_4ns_32_36_U79(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1071_p0 ),
    .din1( grp_fu_1071_p1 ),
    .ce( grp_fu_1071_ce ),
    .dout( grp_fu_1071_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_i_fu_1061_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & ~(ap_const_lv1_0 == exitcond_i_fu_1094_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond_i_reg_1443) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10) & ~(ap_const_lv1_0 == exitcond_i_reg_1443)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        column_index_i_reg_765 <= column_index_fu_1112_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        column_index_i_reg_765 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i1_i_reg_790 <= ap_const_lv32_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (tmp_9_i_reg_1352 == ap_const_lv1_0))) begin
        i1_i_reg_790 <= i_reg_1356;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        i2_i_reg_893 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_i_reg_1443) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        i2_i_reg_893 <= i_2_reg_1447;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_10_reg_777 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39))) begin
        tmp_10_reg_777 <= ap_reg_ppstg_tmp_34_reg_1361_pp0_it39;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_11_reg_802 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        tmp_11_reg_802 <= grp_fu_905_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_12_reg_815 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        tmp_12_reg_815 <= sum_weight_returnB_reg_1521;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_13_reg_828 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        tmp_13_reg_828 <= sum_weight_returnSquareB_reg_1516;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_14_reg_841 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_14_reg_841 <= sum_returnB_reg_1511;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_15_reg_854 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_15_reg_854 <= sum_weight_returnA_reg_1506;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_16_reg_867 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_16_reg_867 <= sum_weight_returnSquareA_reg_1501;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        tmp_17_reg_880 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_17_reg_880 <= sum_returnA_reg_1496;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_372)) begin
        NUMBER_OF_DAYS_read_reg_1124 <= NUMBER_OF_DAYS_dout;
        NUMBER_OF_INDICES_read_reg_1118 <= NUMBER_OF_INDICES_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        acc_returnA_addr_13_reg_1401 <= tmp_26_i_fu_1083_p1;
        acc_returnB_addr_13_reg_1419 <= tmp_26_i_fu_1083_p1;
        acc_weight_returnA_addr_13_reg_1413 <= tmp_26_i_fu_1083_p1;
        acc_weight_returnA_returnB_add_13_reg_1437 <= tmp_26_i_fu_1083_p1;
        acc_weight_returnB_addr_13_reg_1431 <= tmp_26_i_fu_1083_p1;
        acc_weight_returnSquareA_addr_13_reg_1407 <= tmp_26_i_fu_1083_p1;
        acc_weight_returnSquareB_addr_13_reg_1425 <= tmp_26_i_fu_1083_p1;
        tmp_35_reg_1366 <= ln_returnA_in_V_dout;
        tmp_36_reg_1371 <= weight_returnA_in_V_dout;
        tmp_37_reg_1376 <= weight_returnSquareA_in_V_dout;
        tmp_38_reg_1381 <= ln_returnB_in_V_dout;
        tmp_39_reg_1386 <= weight_returnB_in_V_dout;
        tmp_40_reg_1391 <= weight_returnSquareB_in_V_dout;
        tmp_41_reg_1396 <= weight_returnA_returnB_in_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
        ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it36 <= acc_returnA_addr_13_reg_1401;
        ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it37 <= ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it36;
        ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it38 <= ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it37;
        ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it39 <= ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it38;
        ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it36 <= acc_returnB_addr_13_reg_1419;
        ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it37 <= ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it36;
        ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it38 <= ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it37;
        ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it39 <= ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it38;
        ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it36 <= acc_weight_returnA_addr_13_reg_1413;
        ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it37 <= ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it36;
        ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it38 <= ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it37;
        ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it39 <= ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it38;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it36 <= acc_weight_returnA_returnB_add_13_reg_1437;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it37 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it36;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it38 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it37;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it39 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it38;
        ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it36 <= acc_weight_returnB_addr_13_reg_1431;
        ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it37 <= ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it36;
        ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it38 <= ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it37;
        ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it39 <= ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it38;
        ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it36 <= acc_weight_returnSquareA_addr_13_reg_1407;
        ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it37 <= ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it36;
        ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it38 <= ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it37;
        ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it39 <= ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it38;
        ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it36 <= acc_weight_returnSquareB_addr_13_reg_1425;
        ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it37 <= ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it36;
        ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it38 <= ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it37;
        ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it39 <= ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it38;
        ap_reg_ppstg_tmp_34_reg_1361_pp0_it36 <= tmp_34_reg_1361;
        ap_reg_ppstg_tmp_34_reg_1361_pp0_it37 <= ap_reg_ppstg_tmp_34_reg_1361_pp0_it36;
        ap_reg_ppstg_tmp_34_reg_1361_pp0_it38 <= ap_reg_ppstg_tmp_34_reg_1361_pp0_it37;
        ap_reg_ppstg_tmp_34_reg_1361_pp0_it39 <= ap_reg_ppstg_tmp_34_reg_1361_pp0_it38;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it10 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it9;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it11 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it10;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it12 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it11;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it13 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it12;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it14 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it13;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it15 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it14;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it16 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it15;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it17 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it16;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it18 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it17;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it19 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it18;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it2 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it1;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it20 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it19;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it21 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it20;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it22 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it21;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it23 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it22;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it24 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it23;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it25 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it24;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it26 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it25;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it27 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it26;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it28 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it27;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it29 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it28;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it3 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it2;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it30 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it29;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it31 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it30;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it32 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it31;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it33 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it32;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it33;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it4 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it3;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it5 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it4;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it6 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it5;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it7 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it6;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it8 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it7;
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it9 <= ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6)) begin
        ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 <= exitcond_i_reg_1443;
        exitcond_i_reg_1443 <= exitcond_i_fu_1094_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it1 <= tmp_9_i_reg_1352;
        tmp_9_i_reg_1352 <= tmp_9_i_fu_1066_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        i_2_reg_1447 <= i_2_fu_1100_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == tmp_9_i_fu_1066_p2))) begin
        i_reg_1356 <= i_fu_1077_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_lv1_0 == exitcond_i_reg_1443)))) begin
        reg_954 <= acc_returnA_q0;
        reg_960 <= acc_weight_returnSquareA_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35)) | ((ap_const_lv1_0 == exitcond_i_reg_1443) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8)))) begin
        reg_966 <= acc_weight_returnA_q0;
        reg_972 <= acc_returnB_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35)) | ((ap_const_lv1_0 == exitcond_i_reg_1443) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9)))) begin
        reg_978 <= acc_weight_returnSquareB_q0;
        reg_984 <= acc_weight_returnB_q0;
        reg_990 <= acc_weight_returnA_returnB_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        sum_returnA_reg_1496 <= grp_fu_905_p2;
        sum_weight_returnSquareA_reg_1501 <= grp_fu_911_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        sum_returnB_reg_1511 <= grp_fu_911_p2;
        sum_weight_returnA_reg_1506 <= grp_fu_905_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        sum_weight_returnB_reg_1521 <= grp_fu_911_p2;
        sum_weight_returnSquareB_reg_1516 <= grp_fu_905_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        tmp_34_reg_1361 <= sum_weight_in_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_lv1_0 == exitcond_i_fu_1094_p2))) begin
        tmp_43_i_reg_1452[0] <= tmp_43_i_fu_1106_p1[0];
tmp_43_i_reg_1452[1] <= tmp_43_i_fu_1106_p1[1];
tmp_43_i_reg_1452[2] <= tmp_43_i_fu_1106_p1[2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tmp_i_9_reg_1134 <= tmp_i_9_fu_1056_p2;
        upper_bound_reg_1129 <= upper_bound_fu_1048_p3;
    end
end

/// NUMBER_OF_DAYS_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_372)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_372)) begin
        NUMBER_OF_DAYS_read = ap_const_logic_1;
    end else begin
        NUMBER_OF_DAYS_read = ap_const_logic_0;
    end
end

/// NUMBER_OF_INDICES_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_372)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_372)) begin
        NUMBER_OF_INDICES_read = ap_const_logic_1;
    end else begin
        NUMBER_OF_INDICES_read = ap_const_logic_0;
    end
end

/// acc_returnA_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or acc_returnA_addr_reg_1159 or acc_returnA_addr_9_reg_1229 or acc_returnA_addr_11_reg_1299 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or tmp_43_i_fu_1106_p1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_returnA_address0 = acc_returnA_addr_11_reg_1299;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_returnA_address0 = acc_returnA_addr_9_reg_1229;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_returnA_address0 = acc_returnA_addr_reg_1159;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        acc_returnA_address0 = tmp_43_i_fu_1106_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_returnA_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_returnA_address0 = 'bx;
    end
end

/// acc_returnA_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_returnA_addr_8_reg_1194 or acc_returnA_addr_10_reg_1264 or acc_returnA_addr_12_reg_1334 or ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_returnA_address1 = ap_reg_ppstg_acc_returnA_addr_13_reg_1401_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_returnA_address1 = acc_returnA_addr_12_reg_1334;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_returnA_address1 = acc_returnA_addr_10_reg_1264;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_returnA_address1 = acc_returnA_addr_8_reg_1194;
    end else begin
        acc_returnA_address1 = 'bx;
    end
end

/// acc_returnA_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6)) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnA_ce0 = ap_const_logic_1;
    end else begin
        acc_returnA_ce0 = ap_const_logic_0;
    end
end

/// acc_returnA_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnA_ce1 = ap_const_logic_1;
    end else begin
        acc_returnA_ce1 = ap_const_logic_0;
    end
end

/// acc_returnA_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or grp_fu_905_p2 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_returnA_d1 = grp_fu_905_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnA_d1 = ap_const_lv32_0;
    end else begin
        acc_returnA_d1 = 'bx;
    end
end

/// acc_returnA_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnA_we0 = ap_const_logic_1;
    end else begin
        acc_returnA_we0 = ap_const_logic_0;
    end
end

/// acc_returnA_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnA_we1 = ap_const_logic_1;
    end else begin
        acc_returnA_we1 = ap_const_logic_0;
    end
end

/// acc_returnB_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_sig_cseq_ST_pp1_stg1_fsm_7 or ap_reg_ppiten_pp1_it0 or acc_returnB_addr_reg_1139 or acc_returnB_addr_9_reg_1209 or acc_returnB_addr_11_reg_1279 or tmp_43_i_reg_1452 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_returnB_address0 = acc_returnB_addr_11_reg_1279;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_returnB_address0 = acc_returnB_addr_9_reg_1209;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_returnB_address0 = acc_returnB_addr_reg_1139;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        acc_returnB_address0 = tmp_43_i_reg_1452;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_returnB_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_returnB_address0 = 'bx;
    end
end

/// acc_returnB_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_returnB_addr_8_reg_1174 or acc_returnB_addr_10_reg_1244 or acc_returnB_addr_12_reg_1314 or ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_returnB_address1 = ap_reg_ppstg_acc_returnB_addr_13_reg_1419_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_returnB_address1 = acc_returnB_addr_12_reg_1314;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_returnB_address1 = acc_returnB_addr_10_reg_1244;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_returnB_address1 = acc_returnB_addr_8_reg_1174;
    end else begin
        acc_returnB_address1 = 'bx;
    end
end

/// acc_returnB_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_sig_cseq_ST_pp1_stg1_fsm_7 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnB_ce0 = ap_const_logic_1;
    end else begin
        acc_returnB_ce0 = ap_const_logic_0;
    end
end

/// acc_returnB_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnB_ce1 = ap_const_logic_1;
    end else begin
        acc_returnB_ce1 = ap_const_logic_0;
    end
end

/// acc_returnB_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or grp_fu_923_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_returnB_d1 = grp_fu_923_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnB_d1 = ap_const_lv32_0;
    end else begin
        acc_returnB_d1 = 'bx;
    end
end

/// acc_returnB_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnB_we0 = ap_const_logic_1;
    end else begin
        acc_returnB_we0 = ap_const_logic_0;
    end
end

/// acc_returnB_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_returnB_we1 = ap_const_logic_1;
    end else begin
        acc_returnB_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_sig_cseq_ST_pp1_stg1_fsm_7 or ap_reg_ppiten_pp1_it0 or acc_weight_returnA_addr_reg_1169 or acc_weight_returnA_addr_9_reg_1239 or acc_weight_returnA_addr_11_reg_1309 or tmp_43_i_reg_1452 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnA_address0 = acc_weight_returnA_addr_11_reg_1309;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnA_address0 = acc_weight_returnA_addr_9_reg_1239;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnA_address0 = acc_weight_returnA_addr_reg_1169;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        acc_weight_returnA_address0 = tmp_43_i_reg_1452;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_weight_returnA_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_weight_returnA_address0 = 'bx;
    end
end

/// acc_weight_returnA_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_weight_returnA_addr_8_reg_1204 or acc_weight_returnA_addr_10_reg_1274 or acc_weight_returnA_addr_12_reg_1344 or ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnA_address1 = ap_reg_ppstg_acc_weight_returnA_addr_13_reg_1413_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnA_address1 = acc_weight_returnA_addr_12_reg_1344;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnA_address1 = acc_weight_returnA_addr_10_reg_1274;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnA_address1 = acc_weight_returnA_addr_8_reg_1204;
    end else begin
        acc_weight_returnA_address1 = 'bx;
    end
end

/// acc_weight_returnA_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_sig_cseq_ST_pp1_stg1_fsm_7 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or grp_fu_917_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnA_d1 = grp_fu_917_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnA_d1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or acc_weight_returnA_returnB_add_reg_1154 or acc_weight_returnA_returnB_add_9_reg_1224 or acc_weight_returnA_returnB_add_11_reg_1294 or tmp_43_i_reg_1452 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_11_reg_1294;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_9_reg_1224;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_reg_1154;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        acc_weight_returnA_returnB_address0 = tmp_43_i_reg_1452;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_weight_returnA_returnB_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_weight_returnA_returnB_address0 = 'bx;
    end
end

/// acc_weight_returnA_returnB_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_weight_returnA_returnB_add_8_reg_1189 or acc_weight_returnA_returnB_add_10_reg_1259 or acc_weight_returnA_returnB_add_12_reg_1329 or ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnA_returnB_address1 = ap_reg_ppstg_acc_weight_returnA_returnB_add_13_reg_1437_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_12_reg_1329;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_10_reg_1259;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_8_reg_1189;
    end else begin
        acc_weight_returnA_returnB_address1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_returnB_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_returnB_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or grp_fu_941_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnA_returnB_d1 = grp_fu_941_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_returnB_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnA_returnB_d1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_returnB_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_returnB_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnA_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnB_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or acc_weight_returnB_addr_reg_1149 or acc_weight_returnB_addr_9_reg_1219 or acc_weight_returnB_addr_11_reg_1289 or tmp_43_i_reg_1452 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnB_address0 = acc_weight_returnB_addr_11_reg_1289;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnB_address0 = acc_weight_returnB_addr_9_reg_1219;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnB_address0 = acc_weight_returnB_addr_reg_1149;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        acc_weight_returnB_address0 = tmp_43_i_reg_1452;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_weight_returnB_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_weight_returnB_address0 = 'bx;
    end
end

/// acc_weight_returnB_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_weight_returnB_addr_8_reg_1184 or acc_weight_returnB_addr_10_reg_1254 or acc_weight_returnB_addr_12_reg_1324 or ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnB_address1 = ap_reg_ppstg_acc_weight_returnB_addr_13_reg_1431_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnB_address1 = acc_weight_returnB_addr_12_reg_1324;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnB_address1 = acc_weight_returnB_addr_10_reg_1254;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnB_address1 = acc_weight_returnB_addr_8_reg_1184;
    end else begin
        acc_weight_returnB_address1 = 'bx;
    end
end

/// acc_weight_returnB_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnB_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnB_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnB_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnB_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnB_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnB_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or grp_fu_935_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnB_d1 = grp_fu_935_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnB_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnB_d1 = 'bx;
    end
end

/// acc_weight_returnB_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnB_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnB_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnB_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnB_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnB_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareA_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or acc_weight_returnSquareA_addr_reg_1164 or acc_weight_returnSquareA_addr_9_reg_1234 or acc_weight_returnSquareA_addr_11_reg_1304 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or tmp_43_i_fu_1106_p1 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnSquareA_address0 = acc_weight_returnSquareA_addr_11_reg_1304;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnSquareA_address0 = acc_weight_returnSquareA_addr_9_reg_1234;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnSquareA_address0 = acc_weight_returnSquareA_addr_reg_1164;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        acc_weight_returnSquareA_address0 = tmp_43_i_fu_1106_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_weight_returnSquareA_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_weight_returnSquareA_address0 = 'bx;
    end
end

/// acc_weight_returnSquareA_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_weight_returnSquareA_addr_8_reg_1199 or acc_weight_returnSquareA_addr_10_reg_1269 or acc_weight_returnSquareA_addr_12_reg_1339 or ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnSquareA_address1 = ap_reg_ppstg_acc_weight_returnSquareA_addr_13_reg_1407_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnSquareA_address1 = acc_weight_returnSquareA_addr_12_reg_1339;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnSquareA_address1 = acc_weight_returnSquareA_addr_10_reg_1269;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnSquareA_address1 = acc_weight_returnSquareA_addr_8_reg_1199;
    end else begin
        acc_weight_returnSquareA_address1 = 'bx;
    end
end

/// acc_weight_returnSquareA_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6)) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareA_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareA_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareA_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareA_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareA_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareA_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or grp_fu_911_p2 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnSquareA_d1 = grp_fu_911_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareA_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnSquareA_d1 = 'bx;
    end
end

/// acc_weight_returnSquareA_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareA_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareA_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareA_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareA_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareA_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareB_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or acc_weight_returnSquareB_addr_reg_1144 or acc_weight_returnSquareB_addr_9_reg_1214 or acc_weight_returnSquareB_addr_11_reg_1284 or tmp_43_i_reg_1452 or ap_sig_cseq_ST_st5_fsm_4 or tmp_26_i_fu_1083_p1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnSquareB_address0 = acc_weight_returnSquareB_addr_11_reg_1284;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnSquareB_address0 = acc_weight_returnSquareB_addr_9_reg_1214;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnSquareB_address0 = acc_weight_returnSquareB_addr_reg_1144;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        acc_weight_returnSquareB_address0 = tmp_43_i_reg_1452;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_weight_returnSquareB_address0 = tmp_26_i_fu_1083_p1;
    end else begin
        acc_weight_returnSquareB_address0 = 'bx;
    end
end

/// acc_weight_returnSquareB_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or acc_weight_returnSquareB_addr_8_reg_1179 or acc_weight_returnSquareB_addr_10_reg_1249 or acc_weight_returnSquareB_addr_12_reg_1319 or ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnSquareB_address1 = ap_reg_ppstg_acc_weight_returnSquareB_addr_13_reg_1425_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        acc_weight_returnSquareB_address1 = acc_weight_returnSquareB_addr_12_reg_1319;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_weight_returnSquareB_address1 = acc_weight_returnSquareB_addr_10_reg_1249;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_weight_returnSquareB_address1 = acc_weight_returnSquareB_addr_8_reg_1179;
    end else begin
        acc_weight_returnSquareB_address1 = 'bx;
    end
end

/// acc_weight_returnSquareB_ce0 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareB_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareB_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareB_ce1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareB_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareB_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareB_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or grp_fu_929_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_returnSquareB_d1 = grp_fu_929_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareB_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnSquareB_d1 = 'bx;
    end
end

/// acc_weight_returnSquareB_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareB_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareB_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquareB_we1 assign process. ///
always @ (ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        acc_weight_returnSquareB_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquareB_we1 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_i_fu_1061_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or tmp_1_i_fu_1061_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_i_fu_1061_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_5 assign process. ///
always @ (ap_sig_bdd_120)
begin
    if (ap_sig_bdd_120) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_631)
begin
    if (ap_sig_bdd_631) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg1_fsm_7 assign process. ///
always @ (ap_sig_bdd_298)
begin
    if (ap_sig_bdd_298) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg2_fsm_8 assign process. ///
always @ (ap_sig_bdd_325)
begin
    if (ap_sig_bdd_325) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg3_fsm_9 assign process. ///
always @ (ap_sig_bdd_346)
begin
    if (ap_sig_bdd_346) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg4_fsm_10 assign process. ///
always @ (ap_sig_bdd_677)
begin
    if (ap_sig_bdd_677) begin
        ap_sig_cseq_ST_pp1_stg4_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg4_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_31)
begin
    if (ap_sig_bdd_31) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_384)
begin
    if (ap_sig_bdd_384) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_870)
begin
    if (ap_sig_bdd_870) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_880)
begin
    if (ap_sig_bdd_880) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st57_fsm_11 assign process. ///
always @ (ap_sig_bdd_688)
begin
    if (ap_sig_bdd_688) begin
        ap_sig_cseq_ST_st57_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st57_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_713)
begin
    if (ap_sig_bdd_713) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// grp_fu_1071_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or tmp_9_i_reg_1352 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or tmp_9_i_fu_1066_p2 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it1 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it2 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it3 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it4 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it5 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it6 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it7 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it8 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it9 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it10 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it11 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it12 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it13 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it14 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it15 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it16 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it17 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it18 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it19 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it20 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it21 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it22 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it23 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it24 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it25 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it26 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it27 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it28 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it29 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it30 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it31 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it32 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it33)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_9_i_fu_1066_p2) | (tmp_9_i_reg_1352 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it27) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it33)))) begin
        grp_fu_1071_ce = ap_const_logic_1;
    end else begin
        grp_fu_1071_ce = ap_const_logic_0;
    end
end

/// grp_fu_905_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_sig_cseq_ST_pp1_stg1_fsm_7 or exitcond_i_reg_1443 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or ap_sig_cseq_ST_pp1_stg4_fsm_10)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & ((ap_const_lv1_0 == exitcond_i_reg_1443) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & ((ap_const_lv1_0 == exitcond_i_reg_1443) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10) & ((ap_const_lv1_0 == exitcond_i_reg_1443) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_lv1_0 == exitcond_i_reg_1443)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1)))) begin
        grp_fu_905_ce = ap_const_logic_1;
    end else begin
        grp_fu_905_ce = ap_const_logic_0;
    end
end

/// grp_fu_905_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or tmp_11_reg_802 or acc_returnA_q0 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_sig_cseq_ST_pp1_stg4_fsm_10 or tmp_13_phi_fu_833_p4 or tmp_15_phi_fu_859_p4 or tmp_17_phi_fu_885_p4)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        grp_fu_905_p0 = tmp_11_reg_802;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        grp_fu_905_p0 = tmp_13_phi_fu_833_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9))) begin
        grp_fu_905_p0 = tmp_15_phi_fu_859_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        grp_fu_905_p0 = tmp_17_phi_fu_885_p4;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_905_p0 = acc_returnA_q0;
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

/// grp_fu_905_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or reg_954 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or reg_966 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or reg_978 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or reg_990 or tmp_35_reg_1366 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_sig_cseq_ST_pp1_stg4_fsm_10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        grp_fu_905_p1 = reg_990;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        grp_fu_905_p1 = reg_978;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9))) begin
        grp_fu_905_p1 = reg_966;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        grp_fu_905_p1 = reg_954;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_905_p1 = tmp_35_reg_1366;
    end else begin
        grp_fu_905_p1 = 'bx;
    end
end

/// grp_fu_911_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_sig_cseq_ST_pp1_stg1_fsm_7 or exitcond_i_reg_1443 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or ap_sig_cseq_ST_pp1_stg4_fsm_10)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & ((ap_const_lv1_0 == exitcond_i_reg_1443) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & ((ap_const_lv1_0 == exitcond_i_reg_1443) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_lv1_0 == exitcond_i_reg_1443)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10) & (ap_const_lv1_0 == exitcond_i_reg_1443)))) begin
        grp_fu_911_ce = ap_const_logic_1;
    end else begin
        grp_fu_911_ce = ap_const_logic_0;
    end
end

/// grp_fu_911_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp1_it0 or acc_weight_returnSquareA_q0 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or ap_sig_cseq_ST_pp1_stg4_fsm_10 or tmp_12_phi_fu_820_p4 or tmp_14_phi_fu_846_p4 or tmp_16_phi_fu_872_p4)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        grp_fu_911_p0 = tmp_12_phi_fu_820_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9))) begin
        grp_fu_911_p0 = tmp_14_phi_fu_846_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        grp_fu_911_p0 = tmp_16_phi_fu_872_p4;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_911_p0 = acc_weight_returnSquareA_q0;
    end else begin
        grp_fu_911_p0 = 'bx;
    end
end

/// grp_fu_911_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp1_it0 or reg_960 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or reg_972 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or reg_984 or tmp_37_reg_1376 or ap_sig_cseq_ST_pp1_stg4_fsm_10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        grp_fu_911_p1 = reg_984;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9))) begin
        grp_fu_911_p1 = reg_972;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8))) begin
        grp_fu_911_p1 = reg_960;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_911_p1 = tmp_37_reg_1376;
    end else begin
        grp_fu_911_p1 = 'bx;
    end
end

/// grp_fu_917_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38)))) begin
        grp_fu_917_ce = ap_const_logic_1;
    end else begin
        grp_fu_917_ce = ap_const_logic_0;
    end
end

/// grp_fu_923_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38)))) begin
        grp_fu_923_ce = ap_const_logic_1;
    end else begin
        grp_fu_923_ce = ap_const_logic_0;
    end
end

/// grp_fu_929_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38)))) begin
        grp_fu_929_ce = ap_const_logic_1;
    end else begin
        grp_fu_929_ce = ap_const_logic_0;
    end
end

/// grp_fu_935_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38)))) begin
        grp_fu_935_ce = ap_const_logic_1;
    end else begin
        grp_fu_935_ce = ap_const_logic_0;
    end
end

/// grp_fu_941_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38 or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it38)))) begin
        grp_fu_941_ce = ap_const_logic_1;
    end else begin
        grp_fu_941_ce = ap_const_logic_0;
    end
end

/// i1_i_phi_fu_794_p4 assign process. ///
always @ (i1_i_reg_790 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it1 or tmp_9_i_reg_1352 or i_reg_1356)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_9_i_reg_1352 == ap_const_lv1_0))) begin
        i1_i_phi_fu_794_p4 = i_reg_1356;
    end else begin
        i1_i_phi_fu_794_p4 = i1_i_reg_790;
    end
end

/// i2_i_phi_fu_897_p4 assign process. ///
always @ (i2_i_reg_893 or ap_reg_ppiten_pp1_it1 or exitcond_i_reg_1443 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or i_2_reg_1447)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_i_reg_1443) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6))) begin
        i2_i_phi_fu_897_p4 = i_2_reg_1447;
    end else begin
        i2_i_phi_fu_897_p4 = i2_i_reg_893;
    end
end

/// ln_returnA_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        ln_returnA_in_V_read = ap_const_logic_1;
    end else begin
        ln_returnA_in_V_read = ap_const_logic_0;
    end
end

/// ln_returnB_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        ln_returnB_in_V_read = ap_const_logic_1;
    end else begin
        ln_returnB_in_V_read = ap_const_logic_0;
    end
end

/// sum_returnA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_returnA_out_V_write = ap_const_logic_1;
    end else begin
        sum_returnA_out_V_write = ap_const_logic_0;
    end
end

/// sum_return_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_return_out_V_write = ap_const_logic_1;
    end else begin
        sum_return_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        sum_weight_in_V_read = ap_const_logic_1;
    end else begin
        sum_weight_in_V_read = ap_const_logic_0;
    end
end

/// sum_weight_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_weight_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_weight_returnA_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnA_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnA_returnB_out_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_weight_returnA_returnB_out_write = ap_const_logic_1;
    end else begin
        sum_weight_returnA_returnB_out_write = ap_const_logic_0;
    end
end

/// sum_weight_returnSquareA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_weight_returnSquareA_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnSquareA_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnSquare_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_weight_returnSquare_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnSquare_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_return_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st57_fsm_11 or ap_sig_bdd_705)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_11) & ~ap_sig_bdd_705)) begin
        sum_weight_return_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_return_out_V_write = ap_const_logic_0;
    end
end

/// tmp_12_phi_fu_820_p4 assign process. ///
always @ (tmp_12_reg_815 or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or sum_weight_returnB_reg_1521 or ap_sig_cseq_ST_pp1_stg4_fsm_10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        tmp_12_phi_fu_820_p4 = sum_weight_returnB_reg_1521;
    end else begin
        tmp_12_phi_fu_820_p4 = tmp_12_reg_815;
    end
end

/// tmp_13_phi_fu_833_p4 assign process. ///
always @ (tmp_13_reg_828 or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or sum_weight_returnSquareB_reg_1516 or ap_sig_cseq_ST_pp1_stg4_fsm_10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10))) begin
        tmp_13_phi_fu_833_p4 = sum_weight_returnSquareB_reg_1516;
    end else begin
        tmp_13_phi_fu_833_p4 = tmp_13_reg_828;
    end
end

/// tmp_14_phi_fu_846_p4 assign process. ///
always @ (tmp_14_reg_841 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or sum_returnB_reg_1511)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_14_phi_fu_846_p4 = sum_returnB_reg_1511;
    end else begin
        tmp_14_phi_fu_846_p4 = tmp_14_reg_841;
    end
end

/// tmp_15_phi_fu_859_p4 assign process. ///
always @ (tmp_15_reg_854 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg3_fsm_9 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or sum_weight_returnA_reg_1506)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_15_phi_fu_859_p4 = sum_weight_returnA_reg_1506;
    end else begin
        tmp_15_phi_fu_859_p4 = tmp_15_reg_854;
    end
end

/// tmp_16_phi_fu_872_p4 assign process. ///
always @ (tmp_16_reg_867 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or sum_weight_returnSquareA_reg_1501)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_16_phi_fu_872_p4 = sum_weight_returnSquareA_reg_1501;
    end else begin
        tmp_16_phi_fu_872_p4 = tmp_16_reg_867;
    end
end

/// tmp_17_phi_fu_885_p4 assign process. ///
always @ (tmp_17_reg_880 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_8 or ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1 or sum_returnA_reg_1496)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1))) begin
        tmp_17_phi_fu_885_p4 = sum_returnA_reg_1496;
    end else begin
        tmp_17_phi_fu_885_p4 = tmp_17_reg_880;
    end
end

/// weight_returnA_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        weight_returnA_in_V_read = ap_const_logic_1;
    end else begin
        weight_returnA_in_V_read = ap_const_logic_0;
    end
end

/// weight_returnA_returnB_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        weight_returnA_returnB_in_V_read = ap_const_logic_1;
    end else begin
        weight_returnA_returnB_in_V_read = ap_const_logic_0;
    end
end

/// weight_returnB_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        weight_returnB_in_V_read = ap_const_logic_1;
    end else begin
        weight_returnB_in_V_read = ap_const_logic_0;
    end
end

/// weight_returnSquareA_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        weight_returnSquareA_in_V_read = ap_const_logic_1;
    end else begin
        weight_returnSquareA_in_V_read = ap_const_logic_0;
    end
end

/// weight_returnSquareB_in_V_read assign process. ///
always @ (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        weight_returnSquareB_in_V_read = ap_const_logic_1;
    end else begin
        weight_returnSquareB_in_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_219 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_372 or tmp_9_i_fu_1066_p2 or exitcond_i_fu_1094_p2 or ap_sig_cseq_ST_pp1_stg4_fsm_10 or ap_sig_bdd_705 or tmp_1_i_fu_1061_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_372) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_1_i_fu_1061_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_pp0_stg0_fsm_5 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it39)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_219 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) & ~(ap_const_lv1_0 == tmp_9_i_fu_1066_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end
        end
        ap_ST_pp1_stg0_fsm_6 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond_i_fu_1094_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st57_fsm_11;
            end
        end
        ap_ST_pp1_stg1_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg2_fsm_8;
        end
        ap_ST_pp1_stg2_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_9;
        end
        ap_ST_pp1_stg3_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg4_fsm_10;
        end
        ap_ST_pp1_stg4_fsm_10 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_10) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st57_fsm_11;
            end
        end
        ap_ST_st57_fsm_11 : 
        begin
            if (~ap_sig_bdd_705) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st57_fsm_11;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_returnA_addr_10_gep_fu_485_p3 = ap_const_lv64_3;
assign acc_returnA_addr_11_gep_fu_534_p3 = ap_const_lv64_4;
assign acc_returnA_addr_12_gep_fu_583_p3 = ap_const_lv64_5;
assign acc_returnA_addr_8_gep_fu_387_p3 = ap_const_lv64_1;
assign acc_returnA_addr_9_gep_fu_436_p3 = ap_const_lv64_2;
assign acc_returnA_addr_gep_fu_338_p3 = ap_const_lv64_0;
assign acc_returnA_d0 = ap_const_lv32_0;
assign acc_returnB_addr_10_gep_fu_457_p3 = ap_const_lv64_3;
assign acc_returnB_addr_11_gep_fu_506_p3 = ap_const_lv64_4;
assign acc_returnB_addr_12_gep_fu_555_p3 = ap_const_lv64_5;
assign acc_returnB_addr_8_gep_fu_359_p3 = ap_const_lv64_1;
assign acc_returnB_addr_9_gep_fu_408_p3 = ap_const_lv64_2;
assign acc_returnB_addr_gep_fu_310_p3 = ap_const_lv64_0;
assign acc_returnB_d0 = ap_const_lv32_0;
assign acc_weight_returnA_addr_10_gep_fu_499_p3 = ap_const_lv64_3;
assign acc_weight_returnA_addr_11_gep_fu_548_p3 = ap_const_lv64_4;
assign acc_weight_returnA_addr_12_gep_fu_597_p3 = ap_const_lv64_5;
assign acc_weight_returnA_addr_8_gep_fu_401_p3 = ap_const_lv64_1;
assign acc_weight_returnA_addr_9_gep_fu_450_p3 = ap_const_lv64_2;
assign acc_weight_returnA_addr_gep_fu_352_p3 = ap_const_lv64_0;
assign acc_weight_returnA_d0 = ap_const_lv32_0;
assign acc_weight_returnA_returnB_add_10_gep_fu_478_p3 = ap_const_lv64_3;
assign acc_weight_returnA_returnB_add_11_gep_fu_527_p3 = ap_const_lv64_4;
assign acc_weight_returnA_returnB_add_12_gep_fu_576_p3 = ap_const_lv64_5;
assign acc_weight_returnA_returnB_add_8_gep_fu_380_p3 = ap_const_lv64_1;
assign acc_weight_returnA_returnB_add_9_gep_fu_429_p3 = ap_const_lv64_2;
assign acc_weight_returnA_returnB_add_gep_fu_331_p3 = ap_const_lv64_0;
assign acc_weight_returnA_returnB_d0 = ap_const_lv32_0;
assign acc_weight_returnB_addr_10_gep_fu_471_p3 = ap_const_lv64_3;
assign acc_weight_returnB_addr_11_gep_fu_520_p3 = ap_const_lv64_4;
assign acc_weight_returnB_addr_12_gep_fu_569_p3 = ap_const_lv64_5;
assign acc_weight_returnB_addr_8_gep_fu_373_p3 = ap_const_lv64_1;
assign acc_weight_returnB_addr_9_gep_fu_422_p3 = ap_const_lv64_2;
assign acc_weight_returnB_addr_gep_fu_324_p3 = ap_const_lv64_0;
assign acc_weight_returnB_d0 = ap_const_lv32_0;
assign acc_weight_returnSquareA_addr_10_gep_fu_492_p3 = ap_const_lv64_3;
assign acc_weight_returnSquareA_addr_11_gep_fu_541_p3 = ap_const_lv64_4;
assign acc_weight_returnSquareA_addr_12_gep_fu_590_p3 = ap_const_lv64_5;
assign acc_weight_returnSquareA_addr_8_gep_fu_394_p3 = ap_const_lv64_1;
assign acc_weight_returnSquareA_addr_9_gep_fu_443_p3 = ap_const_lv64_2;
assign acc_weight_returnSquareA_addr_gep_fu_345_p3 = ap_const_lv64_0;
assign acc_weight_returnSquareA_d0 = ap_const_lv32_0;
assign acc_weight_returnSquareB_addr_10_gep_fu_464_p3 = ap_const_lv64_3;
assign acc_weight_returnSquareB_addr_11_gep_fu_513_p3 = ap_const_lv64_4;
assign acc_weight_returnSquareB_addr_12_gep_fu_562_p3 = ap_const_lv64_5;
assign acc_weight_returnSquareB_addr_8_gep_fu_366_p3 = ap_const_lv64_1;
assign acc_weight_returnSquareB_addr_9_gep_fu_415_p3 = ap_const_lv64_2;
assign acc_weight_returnSquareB_addr_gep_fu_317_p3 = ap_const_lv64_0;
assign acc_weight_returnSquareB_d0 = ap_const_lv32_0;

/// ap_sig_bdd_120 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_120 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_219 assign process. ///
always @ (ln_returnA_in_V_empty_n or weight_returnSquareA_in_V_empty_n or weight_returnA_in_V_empty_n or sum_weight_in_V_empty_n or ln_returnB_in_V_empty_n or weight_returnSquareB_in_V_empty_n or weight_returnB_in_V_empty_n or weight_returnA_returnB_in_V_empty_n or ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34)
begin
    ap_sig_bdd_219 = (((sum_weight_in_V_empty_n == ap_const_logic_0) & (ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ln_returnA_in_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (weight_returnA_in_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (weight_returnSquareA_in_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (ln_returnB_in_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (weight_returnB_in_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (weight_returnSquareB_in_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_tmp_9_i_reg_1352_pp0_it34 == ap_const_lv1_0) & (weight_returnA_returnB_in_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_298 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_298 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_31 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_31 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_325 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_325 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_346 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_346 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_372 assign process. ///
always @ (ap_start or ap_done_reg or NUMBER_OF_DAYS_empty_n or NUMBER_OF_INDICES_empty_n)
begin
    ap_sig_bdd_372 = ((NUMBER_OF_INDICES_empty_n == ap_const_logic_0) | (NUMBER_OF_DAYS_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_384 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_631 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_631 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_677 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_677 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_688 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_688 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_705 assign process. ///
always @ (sum_weight_out_V_full_n or sum_return_out_V_full_n or sum_weight_returnSquare_out_V_full_n or sum_weight_return_out_V_full_n or sum_weight_returnA_returnB_out_full_n or sum_returnA_out_V_full_n or sum_weight_returnSquareA_out_V_full_n or sum_weight_returnA_out_V_full_n)
begin
    ap_sig_bdd_705 = ((sum_weight_out_V_full_n == ap_const_logic_0) | (sum_return_out_V_full_n == ap_const_logic_0) | (sum_weight_returnSquare_out_V_full_n == ap_const_logic_0) | (sum_weight_return_out_V_full_n == ap_const_logic_0) | (sum_weight_returnA_returnB_out_full_n == ap_const_logic_0) | (sum_returnA_out_V_full_n == ap_const_logic_0) | (sum_weight_returnSquareA_out_V_full_n == ap_const_logic_0) | (sum_weight_returnA_out_V_full_n == ap_const_logic_0));
end

/// ap_sig_bdd_713 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_713 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_870 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_870 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_880 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_880 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign column_index_fu_1112_p2 = (column_index_i_reg_765 + ap_const_lv32_1);
assign exitcond_i_fu_1094_p2 = (i2_i_phi_fu_897_p4 == ap_const_lv3_6? 1'b1: 1'b0);
assign grp_fu_1071_p0 = i1_i_phi_fu_794_p4;
assign grp_fu_1071_p1 = ap_const_lv32_6;
assign grp_fu_917_p0 = acc_weight_returnA_q0;
assign grp_fu_917_p1 = tmp_36_reg_1371;
assign grp_fu_923_p0 = acc_returnB_q0;
assign grp_fu_923_p1 = tmp_38_reg_1381;
assign grp_fu_929_p0 = acc_weight_returnSquareB_q0;
assign grp_fu_929_p1 = tmp_40_reg_1391;
assign grp_fu_935_p0 = acc_weight_returnB_q0;
assign grp_fu_935_p1 = tmp_39_reg_1386;
assign grp_fu_941_p0 = acc_weight_returnA_returnB_q0;
assign grp_fu_941_p1 = tmp_41_reg_1396;
assign i_2_fu_1100_p2 = (i2_i_phi_fu_897_p4 + ap_const_lv3_1);
assign i_fu_1077_p2 = (i1_i_phi_fu_794_p4 + ap_const_lv32_1);
assign p_lshr_f_i_fu_1034_p4 = {{tmp_i_fu_996_p2[ap_const_lv32_1F : ap_const_lv32_1]}};
assign p_lshr_i_fu_1014_p4 = {{p_neg_i_fu_1009_p2[ap_const_lv32_1F : ap_const_lv32_1]}};
assign p_neg_i_fu_1009_p2 = (ap_const_lv32_1 - NUMBER_OF_INDICES_read_reg_1118);
assign p_neg_t_i_fu_1028_p2 = (ap_const_lv32_0 - tmp_s_fu_1024_p1);
assign sum_returnA_out_V_din = tmp_17_reg_880;
assign sum_return_out_V_din = tmp_14_reg_841;
assign sum_weight_out_V_din = tmp_10_reg_777;
assign sum_weight_returnA_out_V_din = tmp_15_reg_854;
assign sum_weight_returnA_returnB_out_din = tmp_11_reg_802;
assign sum_weight_returnSquareA_out_V_din = tmp_16_reg_867;
assign sum_weight_returnSquare_out_V_din = tmp_13_reg_828;
assign sum_weight_return_out_V_din = tmp_12_reg_815;
assign tmp_1_i_fu_1061_p2 = ($signed(column_index_i_reg_765) > $signed(upper_bound_reg_1129)? 1'b1: 1'b0);
assign tmp_26_i_fu_1083_p1 = grp_fu_1071_p2;
assign tmp_43_i_fu_1106_p1 = i2_i_phi_fu_897_p4;
assign tmp_9_fu_1044_p1 = p_lshr_f_i_fu_1034_p4;
assign tmp_9_i_fu_1066_p2 = ($signed(i1_i_phi_fu_794_p4) > $signed(tmp_i_9_reg_1134)? 1'b1: 1'b0);
assign tmp_fu_1001_p3 = tmp_i_fu_996_p2[ap_const_lv32_1F];
assign tmp_i_9_fu_1056_p2 = ($signed(NUMBER_OF_DAYS_read_reg_1124) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_i_fu_996_p2 = ($signed(NUMBER_OF_INDICES_read_reg_1118) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_s_fu_1024_p1 = p_lshr_i_fu_1014_p4;
assign upper_bound_fu_1048_p3 = ((tmp_fu_1001_p3)? p_neg_t_i_fu_1028_p2: tmp_9_fu_1044_p1);
always @ (posedge ap_clk)
begin
    acc_returnB_addr_reg_1139[2:0] <= 3'b000;
    acc_weight_returnSquareB_addr_reg_1144[2:0] <= 3'b000;
    acc_weight_returnB_addr_reg_1149[2:0] <= 3'b000;
    acc_weight_returnA_returnB_add_reg_1154[2:0] <= 3'b000;
    acc_returnA_addr_reg_1159[2:0] <= 3'b000;
    acc_weight_returnSquareA_addr_reg_1164[2:0] <= 3'b000;
    acc_weight_returnA_addr_reg_1169[2:0] <= 3'b000;
    acc_returnB_addr_8_reg_1174[2:0] <= 3'b001;
    acc_weight_returnSquareB_addr_8_reg_1179[2:0] <= 3'b001;
    acc_weight_returnB_addr_8_reg_1184[2:0] <= 3'b001;
    acc_weight_returnA_returnB_add_8_reg_1189[2:0] <= 3'b001;
    acc_returnA_addr_8_reg_1194[2:0] <= 3'b001;
    acc_weight_returnSquareA_addr_8_reg_1199[2:0] <= 3'b001;
    acc_weight_returnA_addr_8_reg_1204[2:0] <= 3'b001;
    acc_returnB_addr_9_reg_1209[2:0] <= 3'b010;
    acc_weight_returnSquareB_addr_9_reg_1214[2:0] <= 3'b010;
    acc_weight_returnB_addr_9_reg_1219[2:0] <= 3'b010;
    acc_weight_returnA_returnB_add_9_reg_1224[2:0] <= 3'b010;
    acc_returnA_addr_9_reg_1229[2:0] <= 3'b010;
    acc_weight_returnSquareA_addr_9_reg_1234[2:0] <= 3'b010;
    acc_weight_returnA_addr_9_reg_1239[2:0] <= 3'b010;
    acc_returnB_addr_10_reg_1244[2:0] <= 3'b011;
    acc_weight_returnSquareB_addr_10_reg_1249[2:0] <= 3'b011;
    acc_weight_returnB_addr_10_reg_1254[2:0] <= 3'b011;
    acc_weight_returnA_returnB_add_10_reg_1259[2:0] <= 3'b011;
    acc_returnA_addr_10_reg_1264[2:0] <= 3'b011;
    acc_weight_returnSquareA_addr_10_reg_1269[2:0] <= 3'b011;
    acc_weight_returnA_addr_10_reg_1274[2:0] <= 3'b011;
    acc_returnB_addr_11_reg_1279[2:0] <= 3'b100;
    acc_weight_returnSquareB_addr_11_reg_1284[2:0] <= 3'b100;
    acc_weight_returnB_addr_11_reg_1289[2:0] <= 3'b100;
    acc_weight_returnA_returnB_add_11_reg_1294[2:0] <= 3'b100;
    acc_returnA_addr_11_reg_1299[2:0] <= 3'b100;
    acc_weight_returnSquareA_addr_11_reg_1304[2:0] <= 3'b100;
    acc_weight_returnA_addr_11_reg_1309[2:0] <= 3'b100;
    acc_returnB_addr_12_reg_1314[2:0] <= 3'b101;
    acc_weight_returnSquareB_addr_12_reg_1319[2:0] <= 3'b101;
    acc_weight_returnB_addr_12_reg_1324[2:0] <= 3'b101;
    acc_weight_returnA_returnB_add_12_reg_1329[2:0] <= 3'b101;
    acc_returnA_addr_12_reg_1334[2:0] <= 3'b101;
    acc_weight_returnSquareA_addr_12_reg_1339[2:0] <= 3'b101;
    acc_weight_returnA_addr_12_reg_1344[2:0] <= 3'b101;
    tmp_43_i_reg_1452[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end



endmodule //correlation_accel_v4_midEnd_1

