[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IllegalZeroValue/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 30
LIB: work
FILE: ${SURELOG_DIR}/tests/IllegalZeroValue/dut.sv
n<> u<29> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<29> s<28> l<1:1>
  n<> u<28> t<Source_text> p<29> c<27> l<1:1> el<5:10>
    n<> u<27> t<Description> p<28> c<26> l<1:1> el<5:10>
      n<> u<26> t<Module_declaration> p<27> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_nonansi_header> p<26> c<2> s<24> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<test> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<24> t<Module_item> p<26> c<23> s<25> l<3:1> el<3:16>
          n<> u<23> t<Non_port_module_item> p<24> c<22> l<3:1> el<3:16>
            n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:1> el<3:16>
              n<> u<21> t<Module_common_item> p<22> c<20> l<3:1> el<3:16>
                n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<3:1> el<3:16>
                  n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3:1> el<3:16>
                    n<> u<18> t<Data_declaration> p<19> c<17> l<3:1> el<3:16>
                      n<> u<17> t<Variable_declaration> p<18> c<7> l<3:1> el<3:16>
                        n<> u<7> t<Data_type> p<17> c<6> s<16> l<3:1> el<3:4>
                          n<> u<6> t<IntVec_TypeReg> p<7> l<3:1> el<3:4>
                        n<> u<16> t<List_of_variable_decl_assignments> p<17> c<15> l<3:5> el<3:15>
                          n<> u<15> t<Variable_decl_assignment> p<16> c<8> l<3:5> el<3:15>
                            n<illegal> u<8> t<StringConst> p<15> s<14> l<3:5> el<3:12>
                            n<> u<14> t<Variable_dimension> p<15> c<13> l<3:12> el<3:15>
                              n<> u<13> t<Unpacked_dimension> p<14> c<12> l<3:12> el<3:15>
                                n<> u<12> t<Constant_expression> p<13> c<11> l<3:13> el<3:14>
                                  n<> u<11> t<Constant_primary> p<12> c<10> l<3:13> el<3:14>
                                    n<> u<10> t<Primary_literal> p<11> c<9> l<3:13> el<3:14>
                                      n<0> u<9> t<IntConst> p<10> l<3:13> el<3:14>
        n<> u<25> t<ENDMODULE> p<26> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IllegalZeroValue/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IllegalZeroValue/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
Constant                                               1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
Operation                                              1
Range                                                  1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IllegalZeroValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IllegalZeroValue/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IllegalZeroValue/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:4
  |vpiImportTypespec:
  \_LogicNet: (work@test.illegal), line:3:5, endln:3:12
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IllegalZeroValue/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@test.illegal), line:3:1, endln:3:4
      |vpiParent:
      \_LogicNet: (work@test.illegal), line:3:5, endln:3:12
      |vpiFullName:work@test.illegal
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:4
    |vpiName:illegal
    |vpiFullName:work@test.illegal
    |vpiNetType:48
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.illegal), line:3:5, endln:3:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
