	.file	"sha1_avr.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	sha1_init_avr
	.type	sha1_init_avr, @function
sha1_init_avr:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ldi r24,lo8(1)
	ldi r25,lo8(35)
	ldi r26,lo8(69)
	ldi r27,lo8(103)
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldi r24,lo8(-119)
	ldi r25,lo8(-85)
	ldi r26,lo8(-51)
	ldi r27,lo8(-17)
	std Z+4,r24
	std Z+5,r25
	std Z+6,r26
	std Z+7,r27
	ldi r24,lo8(-2)
	ldi r25,lo8(-36)
	ldi r26,lo8(-70)
	ldi r27,lo8(-104)
	std Z+8,r24
	std Z+9,r25
	std Z+10,r26
	std Z+11,r27
	ldi r24,lo8(118)
	ldi r25,lo8(84)
	ldi r26,lo8(50)
	ldi r27,lo8(16)
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
	ldi r24,lo8(-16)
	ldi r25,lo8(-31)
	ldi r26,lo8(-46)
	ldi r27,lo8(-61)
	std Z+16,r24
	std Z+17,r25
	std Z+18,r26
	std Z+19,r27
	subi r30,-84
	sbci r31,-1
	std Z+1,__zero_reg__
	st Z,__zero_reg__
/* epilogue start */
	ret
	.size	sha1_init_avr, .-sha1_init_avr
.global	sha1_transform_avr
	.type	sha1_transform_avr, @function
sha1_transform_avr:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,92
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 92 */
/* stack size = 110 */
.L__stack_usage = 110
	adiw r28,69-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,69-62
	movw r30,r22
	movw r26,r24
	ld r20,X+
	ld r21,X+
	ld r22,X+
	ld r23,X
	sbiw r26,3
	adiw r28,71-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,71-60
	adiw r26,4
	ld r20,X+
	ld r21,X+
	ld r22,X+
	ld r23,X
	sbiw r26,4+3
	adiw r28,75-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,75-60
	adiw r26,8
	ld r20,X+
	ld r21,X+
	ld r22,X+
	ld r23,X
	sbiw r26,8+3
	adiw r28,79-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,79-60
	adiw r26,12
	ld r20,X+
	ld r21,X+
	ld r22,X+
	ld r23,X
	sbiw r26,12+3
	adiw r28,83-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,83-60
	adiw r26,16
	ld r20,X+
	ld r21,X+
	ld r22,X+
	ld r23,X
	sbiw r26,16+3
	adiw r28,87-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,87-60
	ldd r25,Z+2
	ldd r24,Z+3
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+1,r24
	std Y+2,r25
	std Y+3,r26
	std Y+4,r27
	ldd r25,Z+6
	ldd r24,Z+7
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+5,r24
	std Y+6,r25
	std Y+7,r26
	std Y+8,r27
	ldd r25,Z+10
	ldd r24,Z+11
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+9,r24
	std Y+10,r25
	std Y+11,r26
	std Y+12,r27
	ldd r25,Z+14
	ldd r24,Z+15
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+13,r24
	std Y+14,r25
	std Y+15,r26
	std Y+16,r27
	ldd r25,Z+18
	ldd r24,Z+19
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+17,r24
	std Y+18,r25
	std Y+19,r26
	std Y+20,r27
	ldd r25,Z+22
	ldd r24,Z+23
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+21,r24
	std Y+22,r25
	std Y+23,r26
	std Y+24,r27
	ldd r25,Z+26
	ldd r24,Z+27
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+25,r24
	std Y+26,r25
	std Y+27,r26
	std Y+28,r27
	ldd r25,Z+30
	ldd r24,Z+31
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+29,r24
	std Y+30,r25
	std Y+31,r26
	std Y+32,r27
	ldd r25,Z+34
	ldd r24,Z+35
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+33,r24
	std Y+34,r25
	std Y+35,r26
	std Y+36,r27
	ldd r25,Z+38
	ldd r24,Z+39
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+37,r24
	std Y+38,r25
	std Y+39,r26
	std Y+40,r27
	ldd r25,Z+42
	ldd r24,Z+43
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+41,r24
	std Y+42,r25
	std Y+43,r26
	std Y+44,r27
	ldd r25,Z+46
	ldd r24,Z+47
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+45,r24
	std Y+46,r25
	std Y+47,r26
	std Y+48,r27
	ldd r25,Z+50
	ldd r24,Z+51
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+49,r24
	std Y+50,r25
	std Y+51,r26
	std Y+52,r27
	ldd r25,Z+54
	ldd r24,Z+55
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+53,r24
	std Y+54,r25
	std Y+55,r26
	std Y+56,r27
	ldd r25,Z+58
	ldd r24,Z+59
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	std Y+57,r24
	std Y+58,r25
	std Y+59,r26
	std Y+60,r27
	ldd r25,Z+62
	ldd r24,Z+63
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	adiw r28,61-60
	std Y+60,r24
	std Y+61,r25
	std Y+62,r26
	std Y+63,r27
	sbiw r28,61-60
	movw r4,r20
	movw r6,r22
	adiw r28,83-60
	ldd r16,Y+60
	ldd r17,Y+61
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,83-60
	adiw r28,79-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,79-60
	adiw r28,65-60
	std Y+60,r20
	std Y+61,r21
	std Y+62,r22
	std Y+63,r23
	sbiw r28,65-60
	adiw r28,75-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,75-60
	adiw r28,71-60
	ldd r12,Y+60
	ldd r13,Y+61
	ldd r14,Y+62
	ldd r15,Y+63
	sbiw r28,71-60
	mov r3,__zero_reg__
	mov r2,__zero_reg__
	rjmp .L4
.L5:
	adiw r28,65-60
	ldd r16,Y+60
	ldd r17,Y+61
	ldd r18,Y+62
	ldd r19,Y+63
	sbiw r28,65-60
	adiw r28,65-60
	std Y+60,r8
	std Y+61,r9
	std Y+62,r10
	std Y+63,r11
	sbiw r28,65-60
	movw r12,r24
	movw r14,r26
.L4:
	movw r30,r2
	andi r30,15
	clr r31
	lsl r30
	rol r31
	lsl r30
	rol r31
	ldi r24,lo8(1)
	ldi r25,0
	add r24,r28
	adc r25,r29
	add r24,r30
	adc r25,r31
	adiw r28,91-62
	std Y+63,r25
	std Y+62,r24
	sbiw r28,91-62
	movw r8,r12
	movw r10,r14
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	lsl r8
	rol r9
	rol r10
	rol r11
	movw r26,r14
	movw r24,r12
	ldi r30,27
	1:
	lsr r27
	ror r26
	ror r25
	ror r24
	dec r30
	brne 1b
	or r24,r8
	or r25,r9
	or r26,r10
	or r27,r11
	movw r8,r24
	movw r10,r26
	ldi r30,103
	sub r8,r30
	ldi r30,-122
	sbc r9,r30
	ldi r30,125
	sbc r10,r30
	ldi r30,-91
	sbc r11,r30
	adiw r28,91-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,91-62
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Z+2
	ldd r27,Z+3
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	adiw r28,65-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,65-60
	eor r24,r16
	eor r25,r17
	eor r26,r18
	eor r27,r19
	and r24,r20
	and r25,r21
	and r26,r22
	and r27,r23
	eor r24,r16
	eor r25,r17
	eor r26,r18
	eor r27,r19
	add r24,r8
	adc r25,r9
	adc r26,r10
	adc r27,r11
	add r24,r4
	adc r25,r5
	adc r26,r6
	adc r27,r7
	movw r4,r20
	movw r6,r22
	lsr r7
	ror r6
	ror r5
	ror r4
	lsr r7
	ror r6
	ror r5
	ror r4
	movw r8,r20
	movw r10,r22
	ldi r20,30
	1:
	lsl r8
	rol r9
	rol r10
	rol r11
	dec r20
	brne 1b
	or r8,r4
	or r9,r5
	or r10,r6
	or r11,r7
	ldi r31,-1
	sub r2,r31
	sbc r3,r31
	movw r22,r14
	movw r20,r12
	movw r4,r16
	movw r6,r18
	ldi r30,20
	cp r2,r30
	cpc r3,__zero_reg__
	breq .+2
	rjmp .L5
	adiw r28,71-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,71-60
	add r24,r20
	adc r25,r21
	adc r26,r22
	adc r27,r23
	adiw r28,69-62
	ldd r30,Y+62
	ldd r31,Y+63
	sbiw r28,69-62
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	adiw r28,75-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,75-60
	add r12,r20
	adc r13,r21
	adc r14,r22
	adc r15,r23
	std Z+4,r12
	std Z+5,r13
	std Z+6,r14
	std Z+7,r15
	adiw r28,79-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,79-60
	add r8,r20
	adc r9,r21
	adc r10,r22
	adc r11,r23
	std Z+8,r8
	std Z+9,r9
	std Z+10,r10
	std Z+11,r11
	adiw r28,83-60
	ldd r24,Y+60
	ldd r25,Y+61
	ldd r26,Y+62
	ldd r27,Y+63
	sbiw r28,83-60
	adiw r28,65-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,65-60
	add r24,r20
	adc r25,r21
	adc r26,r22
	adc r27,r23
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
	adiw r28,87-60
	ldd r20,Y+60
	ldd r21,Y+61
	ldd r22,Y+62
	ldd r23,Y+63
	sbiw r28,87-60
	add r16,r20
	adc r17,r21
	adc r18,r22
	adc r19,r23
	std Z+16,r16
	std Z+17,r17
	std Z+18,r18
	std Z+19,r19
/* epilogue start */
	subi r28,-92
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size	sha1_transform_avr, .-sha1_transform_avr
	.ident	"GCC: (GNU) 7.3.0"
