0 al3_10 5
al3_15
al3_10
al3_s10
al3_6
al3_100
al3_15 NONE NONE NA NA NA
8 8 37 50 1536 40 20 0 0 2
1 1 0 0 0
dummy 6
dummy 8
12 16
1 4 7 10 13 16 19 22 25 28 31 34 3 6 9 12 15 18 21 24 27 30 33 36 39 42 45 48
0 0 0 0
0

0 0
0 0
0 1
0 0 49 0 50 0 37 46 0
3
0 0
1 0 0 0 0 0 0 0 0
1 1 0 0 0
dummy 8
dummy 8
4
0 0
1 1 0 5 0 0 0 0 0 18 0 19 20 21 49
1 1 1 0 0
dummy 8
dummy 18
dummy 4
5
0 0
1 2 0 0 5 0 0 0 0 9 27 0 19 20 21 49
1 1 1 0 0
dummy 8
dummy 18
dummy 4
6
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
7
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
8
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
9
0 0
1 0 0 0 0 4 0 0 0 0 20 0 20 36 20 36 20 18 1 18 1 18 48 18 48
0 0 0 0 0
10
0 0
1 0 0 0 0 1 0 0 0 18 20 18 20
0 0 0 0 0
11
0 0
1 0 0 0 0 4 0 0 0 9 20 9 20 9 21 9 21 27 20 27 20 27 21 27 21
0 0 0 0 0
12
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
13
0 0
1 0 0 0 0 8 0 0 8 0 20 0 20 0 21 0 21 18 0 18 0 21 0 21 0 36 20 36 20 36 21 36 21 18 49 18 49 21 49 21 49 1 2 3 4 5 6 7 8
0 0 0 0 0
14
0 0
1 0 0 0 0 2 0 0 0 0 0 0 0 36 49 36 49
0 0 0 0 0
15
0 0
1 0 0 0 0 1 0 0 0 0 49 0 49
0 0 0 0 0
16
0 0
1 0 0 0 0 1 0 0 0 9 49 9 49
0 0 0 0 0
17
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
18
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
19
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
20
0 0
1 0 0 0 0 8 0 0 0 0 48 0 48 0 3 0 3 12 0 12 0 30 0 30 0 36 3 36 3 36 48 36 48 30 49 30 49 12 49 12 49
0 0 0 0 0
21
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
22
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
23
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
24
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
25
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
26
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
27
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
28
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
29
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
30
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
31
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
32
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
33
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
34
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
35
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
36
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
37
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
38
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
39
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
40
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
41
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
42
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
43
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
44
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
45
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
46
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
47
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
48
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
al3_10 NONE NONE NA NA NA
8 8 35 38 1080 48 3 2 0 2
1 1 0 0 0
dummy 6
dummy 8
12 12
1 4 6 9 11 14 17 20 22 25 28 31 2 5 8 11 14 17 22 25 28 31 34 37
0 0 0 0
0

0 0
0 0
0 1
0 0 37 0 38 0 35 46 0
3
0 0
1 0 0 0 0 0 0 0 0
1 1 0 0 0
dummy 8
dummy 8
4
0 0
1 0 0 0 0 3 0 0 0 8 18 8 18 16 18 16 18 24 18 24 18
1 1 1 0 0
dummy 8
dummy 18
dummy 4
5
0 0
1 3 0 0 2 0 0 0 0 8 16 24 18 19
1 1 1 0 0
dummy 8
dummy 18
dummy 4
6
0 0
1 0 0 0 0 2 0 0 0 16 0 16 0 34 0 34 0
1 1 1 0 0
dummy 8
dummy 8
dummy 2
7
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
8
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
9
0 0
1 0 0 0 0 4 0 0 0 0 18 0 18 34 18 34 18 13 0 13 0 13 37 13 37
0 0 0 0 0
10
0 0
1 0 0 0 0 1 0 0 0 16 18 16 18
0 0 0 0 0
11
0 0
1 0 0 0 0 4 0 0 0 8 18 8 18 8 19 8 19 24 18 24 18 24 19 24 19
0 0 0 0 0
12
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
13
0 0
1 0 0 0 0 8 0 0 8 0 19 0 19 0 18 0 18 13 0 13 0 19 0 19 0 34 18 34 18 34 19 34 19 19 37 19 37 13 37 13 37 1 2 3 4 5 6 7 8
0 0 0 0 0
14
0 0
1 0 0 0 0 2 0 0 0 0 0 0 0 34 37 34 37
0 0 0 0 0
15
0 0
1 0 0 0 0 1 0 0 0 0 37 0 37
0 0 0 0 0
16
0 0
1 0 0 0 0 1 0 0 0 0 37 0 37
0 0 0 0 0
17
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
18
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
19
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
20
0 0
1 0 0 0 0 8 0 0 0 0 25 0 25 0 17 0 17 9 0 9 0 25 0 25 0 34 2 34 2 34 17 34 17 25 37 25 37 9 37 9 37
0 0 0 0 0
21
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
22
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
23
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
24
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
25
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
26
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
27
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
28
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
29
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
30
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
31
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
32
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
33
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
34
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
35
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
36
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
37
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
38
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
39
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
40
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
41
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
42
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
43
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
44
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
45
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
46
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
47
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
48
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
al3_s10 NONE NONE NA NA NA
8 8 35 38 1080 48 3 2 0 2
1 1 0 0 0
dummy 6
dummy 8
12 12
1 4 6 9 11 14 17 20 22 25 28 31 2 5 8 11 14 17 22 25 28 31 34 37
0 0 0 0
0

0 0
0 0
0 1
0 0 37 0 38 0 35 46 0
3
0 0
1 0 0 0 0 0 0 0 0
1 1 0 0 0
dummy 8
dummy 8
4
0 0
1 0 0 0 0 3 0 0 0 8 18 8 18 16 18 16 18 24 18 24 18
1 1 1 0 0
dummy 8
dummy 18
dummy 4
5
0 0
1 3 0 0 2 0 0 0 0 8 16 24 18 19
1 1 1 0 0
dummy 8
dummy 18
dummy 4
6
0 0
1 0 0 0 0 2 0 0 0 16 0 16 0 34 0 34 0
1 1 1 0 0
dummy 8
dummy 8
dummy 2
7
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
8
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
9
0 0
1 0 0 0 0 4 0 0 0 0 18 0 18 34 18 34 18 13 0 13 0 13 37 13 37
0 0 0 0 0
10
0 0
1 0 0 0 0 1 0 0 0 16 18 16 18
0 0 0 0 0
11
0 0
1 0 0 0 0 4 0 0 0 8 18 8 18 8 19 8 19 24 18 24 18 24 19 24 19
0 0 0 0 0
12
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
13
0 0
1 0 0 0 0 8 0 0 8 0 18 0 18 0 19 0 19 13 0 13 0 19 0 19 0 34 18 34 18 34 19 34 19 19 37 19 37 13 37 13 37 1 2 3 4 5 6 7 8
0 0 0 0 0
14
0 0
1 0 0 0 0 2 0 0 0 0 0 0 0 34 37 34 37
0 0 0 0 0
15
0 0
1 0 0 0 0 1 0 0 0 0 37 0 37
0 0 0 0 0
16
0 0
1 0 0 0 0 1 0 0 0 0 37 0 37
0 0 0 0 0
17
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
18
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
19
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
20
0 0
1 0 0 0 0 8 0 0 0 0 25 0 25 0 17 0 17 9 0 9 0 25 0 25 0 34 2 34 2 34 17 34 17 25 37 25 37 9 37 9 37
0 0 0 0 0
21
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
22
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
23
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
24
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
25
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
26
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
27
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
28
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
29
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
30
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
31
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
32
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
33
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
34
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
35
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
36
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
37
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
38
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
39
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
40
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
41
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
42
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
43
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
44
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
45
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
46
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
47
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
48
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
al3_6 NONE NONE NA NA NA
8 8 35 38 1080 48 3 2 0 2
1 1 0 0 0
dummy 6
dummy 8
12 12
1 4 6 9 11 14 17 20 22 25 28 31 2 5 8 11 14 17 22 25 28 31 34 37
0 0 0 0
0

0 0
0 0
0 1
0 0 37 0 38 0 35 46 0
3
0 0
1 0 0 0 0 0 0 0 0
1 1 0 0 0
dummy 8
dummy 8
4
0 0
1 0 0 0 0 3 0 0 0 8 18 8 18 16 18 16 18 24 18 24 18
1 1 1 0 0
dummy 8
dummy 18
dummy 4
5
0 0
1 3 0 0 2 0 0 0 0 8 16 24 18 19
1 1 1 0 0
dummy 8
dummy 18
dummy 4
6
0 0
1 0 0 0 0 2 0 0 0 16 0 16 0 34 0 34 0
1 1 1 0 0
dummy 8
dummy 8
dummy 2
7
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
8
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
9
0 0
1 0 0 0 0 4 0 0 0 0 18 0 18 34 18 34 18 13 0 13 0 13 37 13 37
0 0 0 0 0
10
0 0
1 0 0 0 0 1 0 0 0 16 18 16 18
0 0 0 0 0
11
0 0
1 0 0 0 0 4 0 0 0 8 18 8 18 8 19 8 19 24 18 24 18 24 19 24 19
0 0 0 0 0
12
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
13
0 0
1 0 0 0 0 8 0 0 8 0 18 0 18 0 19 0 19 13 0 13 0 19 0 19 0 34 18 34 18 34 19 34 19 19 37 19 37 13 37 13 37 1 2 3 4 5 6 7 8
0 0 0 0 0
14
0 0
1 0 0 0 0 2 0 0 0 0 0 0 0 34 37 34 37
0 0 0 0 0
15
0 0
1 0 0 0 0 1 0 0 0 0 37 0 37
0 0 0 0 0
16
0 0
1 0 0 0 0 1 0 0 0 0 37 0 37
0 0 0 0 0
17
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
18
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
19
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
20
0 0
1 0 0 0 0 8 0 0 0 0 25 0 25 0 17 0 17 9 0 9 0 25 0 25 0 34 2 34 2 34 17 34 17 25 37 25 37 9 37 9 37
0 0 0 0 0
21
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
22
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
23
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
24
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
25
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
26
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
27
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
28
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
29
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
30
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
31
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
32
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
33
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
34
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
35
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
36
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
37
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
38
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
39
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
40
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
41
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
42
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
43
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
44
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
45
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
46
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
47
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
48
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
al3_100 NONE NONE NA NA NA
8 8 109 146 13824 448 256 0 0 2
1 1 0 0 0
dummy 6
dummy 8
35 46
1 4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49 52 55 58 61 64 67 70 73 76 79 82 85 88 91 94 97 100 103 5 8 11 14 17 20 23 26 29 32 35 38 41 44 47 50 53 56 59 62 65 68 71 76 79 82 85 88 91 94 97 100 103 106 109 112 115 118 121 124 127 130 133 136 139 142
0 0 0 0
13
0 9 18 27 36 45 54 63 72 81 90 99 108
0 0
0 0
0 1
0 0 145 0 146 0 109 46 0
3
0 0
1 0 0 0 0 0 0 0 0
1 1 0 0 0
dummy 8
dummy 8
4
0 0
1 4 0 2 0 0 0 0 0 18 36 72 90 72 73
1 1 1 0 0
dummy 8
dummy 18
dummy 4
5
0 0
1 7 0 0 2 0 0 0 0 9 27 45 54 63 81 99 72 73
1 1 1 0 0
dummy 8
dummy 18
dummy 4
6
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
7
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
8
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
9
0 0
1 0 0 0 0 4 0 0 0 0 72 0 72 108 72 108 72 57 0 57 0 57 145 57 145
0 0 0 0 0
10
0 0
1 0 0 0 0 1 0 0 0 54 72 54 72
0 0 0 0 0
11
0 0
1 0 0 0 0 4 0 0 0 45 72 45 72 63 72 63 72 45 73 45 73 63 73 63 73
0 0 0 0 0
12
0 0
1 0 0 0 0 12 0 0 0 9 35 9 35 9 109 9 109 27 35 27 35 27 109 27 109 45 35 45 35 45 109 45 109 63 35 63 35 63 109 63 109 81 35 81 35 81 109 81 109 99 35 99 35 99 109 99 109
0 0 0 0 0
13
0 0
1 0 0 0 0 8 0 0 8 0 107 0 107 0 36 0 36 24 0 24 0 78 0 78 0 108 36 108 36 108 107 108 107 78 145 78 145 24 145 24 145 1 2 3 4 5 6 7 8
0 0 0 0 0
14
0 0
1 0 0 0 0 4 0 0 0 0 0 0 0 108 0 108 0 108 145 108 145 0 145 0 145
0 0 0 0 0
15
0 0
1 0 0 0 0 1 0 0 0 0 142 0 142
0 0 0 0 0
16
0 0
1 0 0 0 0 1 0 0 0 0 142 0 142
0 0 0 0 0
17
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
18
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
19
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
20
0 0
1 0 0 0 0 8 0 0 0 0 109 0 109 0 38 0 38 28 0 28 0 82 0 82 0 108 38 108 38 108 109 108 109 82 145 82 145 28 145 28 145
0 0 0 0 0
21
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
22
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
23
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
24
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
25
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
26
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
27
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
28
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
29
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
30
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
31
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
32
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
33
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
34
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
35
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
36
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
37
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
38
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
39
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
40
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
41
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
42
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
43
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
44
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
45
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
46
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
47
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
48
0 0
1 0 0 0 0 0 0 0 0
0 0 0 0 0
1 8
0 34 0 37 150
a0 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 f7 fx2 fx4 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 q0 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 s6mid6 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7 w6mid6
a1 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 f0 f7 fx4 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 q1 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 s6mid6 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7 w6mid6
a2 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 f4 fx1 fx4 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 q2 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 s6mid4 w1end2 w2end4 w2end5 w2mid4 w2mid5 w6mid4
a3 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 f2 f4 fx4 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 q3 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 s6mid4 w1end2 w2end4 w2end5 w2mid4 w2mid5 w6mid4
a4 31 e1end1 e2end2 e2end3 e2mid2 e2mid3 f3 f5 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 q3 q4 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 s6mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3 w6mid3
a5 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 f3 fx2 fx4 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 q3 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 s6mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3 w6mid3
a6 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 f1 fx1 fx4 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 q1 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 s6mid1 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1 w6mid1
a7 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 f1 f6 fx4 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 q1 q7 s1end0 s2end0 s2end1 s2mid0 s2mid1 s6mid1 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1 w6mid1
b0 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 e6mid4 f2 f4 fx5 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 n6mid4 q2 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5
b1 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 e6mid4 f2 f4 fx5 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 n6mid4 q2 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5
b2 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 e6mid6 f0 f7 fx5 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 n6mid6 q0 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7
b3 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 e6mid6 f0 f7 fx5 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 n6mid6 q0 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7
b4 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 e6mid1 f1 f6 fx5 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 n6mid1 q1 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1
b5 31 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 e6mid1 f1 f6 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 n6mid1 q1 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1
b6 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 e6mid3 f3 f5 fx5 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 n6mid3 q3 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3
b7 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 e6mid3 f3 f5 fx5 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 n6mid3 q3 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3
c0 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 e6mid2 f3 f5 fx6 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 n6mid2 q3 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3
c1 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 e6mid2 f3 f5 fx6 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 n6mid2 q3 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3
c2 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 e6mid0 f1 f6 fx6 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 n6mid0 q1 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1
c3 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 e6mid0 f1 f6 fx6 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 n6mid0 q1 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1
c4 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 e6mid7 f0 f7 fx6 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 n6mid7 q0 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7
c5 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 e6mid7 f0 f7 fx6 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 n6mid7 q0 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7
c6 31 e1end2 e2end4 e2end5 e2mid4 e2mid5 e6mid5 f2 f4 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 n6mid5 q2 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5
c7 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 e6mid5 f2 f4 fx6 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 n6mid5 q2 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5
ce0 20 e2end3 e2mid3 gclk10 gclk4 gclk5 gclk6 gclk7 gclk8 gclk9 gnd local2 local3 local4 local5 n2end3 n2mid3 s2end3 s2mid3 w2end3 w2mid3
ce1 20 e2end3 e2mid3 gclk10 gclk4 gclk5 gclk6 gclk7 gclk8 gclk9 gnd local2 local3 local4 local5 n2end3 n2mid3 s2end3 s2mid3 w2end3 w2mid3
ce2 20 e2end4 e2mid4 gclk10 gclk4 gclk5 gclk6 gclk7 gclk8 gclk9 gnd local2 local3 local4 local5 n2end4 n2mid4 s2end4 s2mid4 w2end4 w2mid4
ce3 20 e2end4 e2mid4 gclk10 gclk4 gclk5 gclk6 gclk7 gclk8 gclk9 gnd local2 local3 local4 local5 n2end4 n2mid4 s2end4 s2mid4 w2end4 w2mid4
ce_s0 1 ce0
ce_s1 1 ce1
ce_s2 1 ce2
ce_s3 1 ce3
clk0 20 gclk0 gclk1 gclk10 gclk11 gclk12 gclk13 gclk14 gclk15 gclk2 gclk3 gclk4 gclk5 gclk6 gclk7 gclk8 gclk9 local2 local3 local4 local5
clk1 20 gclk0 gclk1 gclk10 gclk11 gclk12 gclk13 gclk14 gclk15 gclk2 gclk3 gclk4 gclk5 gclk6 gclk7 gclk8 gclk9 local2 local3 local4 local5
clk_s0 2 clk0 clk1
clk_s1 2 clk0 clk1
clk_s2 2 clk0 clk1
clk_s3 2 clk0 clk1
d0 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 f1 f6 fx7 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 q1 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 s6mid0 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1 w6mid0
d1 32 e1end0 e1end2 e2end0 e2end1 e2mid0 e2mid1 f6 fx3 fx7 gnd local4 local5 n1end0 n2end0 n2end1 n2mid0 n2mid1 q0 q6 s1end0 s2end0 s2end1 s2mid0 s2mid1 s6mid0 w1end0 w1end2 w2end0 w2end1 w2mid0 w2mid1 w6mid0
d2 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 f3 f5 fx7 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 q3 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 s6mid2 w1end1 w2end2 w2end3 w2mid2 w2mid3 w6mid2
d3 32 e1end1 e2end2 e2end3 e2mid2 e2mid3 f5 fx0 fx7 gnd local2 local3 n1end1 n1end3 n2end2 n2end3 n2mid2 n2mid3 q2 q5 s1end1 s1end3 s2end2 s2end3 s2mid2 s2mid3 s6mid2 w1end1 w2end2 w2end3 w2mid2 w2mid3 w6mid2
d4 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 f2 fx0 fx7 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 q2 q5 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 s6mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5 w6mid5
d5 32 e1end2 e2end4 e2end5 e2mid4 e2mid5 f2 f4 fx7 gnd local6 local7 n1end0 n1end2 n2end4 n2end5 n2mid4 n2mid5 q2 q4 s1end0 s1end2 s2end4 s2end5 s2mid4 s2mid5 s6mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5 w6mid5
d6 32 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 f0 f7 fx7 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 q0 q7 s1end3 s2end6 s2end7 s2mid6 s2mid7 s6mid7 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7 w6mid7
d7 31 e1end1 e1end3 e2end6 e2end7 e2mid6 e2mid7 f0 fx3 gnd local0 local1 n1end3 n2end6 n2end7 n2mid6 n2mid7 q0 q6 s1end3 s2end6 s2end7 s2mid6 s2mid7 s6mid7 w1end1 w1end3 w2end6 w2end7 w2mid6 w2mid7 w6mid7
e1beg0 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
e1beg1 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
e1beg2 24 clk0 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
e1beg3 24 clk1 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
e2beg0 20 e2end0 e2end2 e6end0 f0 f4 fx0 n1end0 n2end0 n2mid0 n6end0 n6mid0 q0 q4 s1end0 s2end0 s2mid0 s6end0 s6mid0 w1end0 w6end0
e2beg1 20 e1end2 e2end1 e2end3 e6end1 f1 f5 fx1 n1end2 n2end1 n2mid1 n6end1 n6mid1 q1 q5 s1end2 s2end1 s2mid1 s6end1 s6mid1 w6end1
e2beg2 20 e1end0 e2end0 e2end2 e6end2 f2 f6 fx2 n1end0 n2end2 n2mid2 n6end2 n6mid2 q2 q6 s1end0 s2end2 s2mid2 s6end2 s6mid2 w6end2
e2beg3 20 e1end2 e2end1 e2end3 e6end3 f3 f7 fx3 n1end2 n2end3 n2mid3 n6end3 n6mid3 q3 q7 s1end2 s2end3 s2mid3 s6end3 s6mid3 w6end3
e2beg4 20 e2end4 e2end6 e6end4 f0 f4 fx4 n1end1 n2end4 n2mid4 n6end4 n6mid4 q0 q4 s1end1 s2end4 s2mid4 s6end4 s6mid4 w1end1 w6end4
e2beg5 20 e1end3 e2end5 e2end7 e6end5 f1 f5 fx5 n1end3 n2end5 n2mid5 n6end5 n6mid5 q1 q5 s1end3 s2end5 s2mid5 s6end5 s6mid5 w6end5
e2beg6 20 e1end1 e2end4 e2end6 e6end6 f2 f6 fx6 n1end1 n2end6 n2mid6 n6end6 n6mid6 q2 q6 s1end1 s2end6 s2mid6 s6end6 s6mid6 w6end6
e2beg7 20 e1end3 e2end5 e2end7 e6end7 f3 f7 fx7 n1end3 n2end7 n2mid7 n6end7 n6mid7 q3 q7 s1end3 s2end7 s2mid7 s6end7 s6mid7 w6end7
e4 24 e1end1 e2end3 e2end4 e2mid3 e2mid4 fx3 gnd local4 local6 n1end1 n2end3 n2end4 n2mid3 n2mid4 s1end1 s2end3 s2end4 s2mid3 s2mid4 w1end1 w2end3 w2end4 w2mid3 w2mid4
e5 24 e1end2 e2end3 e2end4 e2mid3 e2mid4 fx3 gnd local1 local3 n1end2 n2end3 n2end4 n2mid3 n2mid4 s1end2 s2end3 s2end4 s2mid3 s2mid4 w1end2 w2end3 w2end4 w2mid3 w2mid4
e6 24 e1end1 e2end3 e2end4 e2mid3 e2mid4 fx3 gnd local4 local6 n1end1 n2end3 n2end4 n2mid3 n2mid4 s1end1 s2end3 s2end4 s2mid3 s2mid4 w1end1 w2end3 w2end4 w2mid3 w2mid4
e6beg0 16 e2end0 e6end0 e6end2 f0 f4 fx0 fx4 n1end0 n6end0 n6mid0 q0 q4 s1end0 s6end0 s6mid0 w1end0
e6beg1 16 e1end2 e2end1 e6end1 e6end3 f1 f5 fx1 fx5 n1end2 n6end1 n6mid1 q1 q5 s1end2 s6end1 s6mid1
e6beg2 16 e1end0 e2end2 e6end0 e6end2 f2 f6 fx2 fx6 n1end0 n6end2 n6mid2 q2 q6 s1end0 s6end2 s6mid2
e6beg3 16 e1end2 e2end3 e6end1 e6end3 f3 f7 fx3 fx7 n1end2 n6end3 n6mid3 q3 q7 s1end2 s6end3 s6mid3
e6beg4 16 e2end4 e6end4 e6end6 f0 f4 fx0 fx4 n1end1 n6end4 n6mid4 q0 q4 s1end1 s6end4 s6mid4 w1end1
e6beg5 16 e1end3 e2end5 e6end5 e6end7 f1 f5 fx1 fx5 n1end3 n6end5 n6mid5 q1 q5 s1end3 s6end5 s6mid5
e6beg6 16 e1end1 e2end6 e6end4 e6end6 f2 f6 fx2 fx6 n1end1 n6end6 n6mid6 q2 q6 s1end1 s6end6 s6mid6
e6beg7 16 e1end3 e2end7 e6end5 e6end7 f3 f7 fx3 fx7 n1end3 n6end7 n6mid7 q3 q7 s1end3 s6end7 s6mid7
e7 24 e1end2 e2end3 e2end4 e2mid3 e2mid4 fx3 gnd local1 local3 n1end2 n2end3 n2end4 n2mid3 n2mid4 s1end2 s2end3 s2end4 s2mid3 s2mid4 w1end2 w2end3 w2end4 w2mid3 w2mid4
local0 16 e2end0 e2end1 e2mid0 e2mid1 n2end0 n2end1 n2mid0 n2mid1 s2end0 s2end1 s2mid0 s2mid1 w2end0 w2end1 w2mid0 w2mid1
local1 16 e2end4 e2end5 e2mid4 e2mid5 n2end4 n2end5 n2mid4 n2mid5 s2end4 s2end5 s2mid4 s2mid5 w2end4 w2end5 w2mid4 w2mid5
local2 16 e2end0 e2end1 e2mid0 e2mid1 n2end0 n2end1 n2mid0 n2mid1 s2end0 s2end1 s2mid0 s2mid1 w2end0 w2end1 w2mid0 w2mid1
local3 16 e2end4 e2end5 e2mid4 e2mid5 n2end4 n2end5 n2mid4 n2mid5 s2end4 s2end5 s2mid4 s2mid5 w2end4 w2end5 w2mid4 w2mid5
local4 16 e2end2 e2end3 e2mid2 e2mid3 n2end2 n2end3 n2mid2 n2mid3 s2end2 s2end3 s2mid2 s2mid3 w2end2 w2end3 w2mid2 w2mid3
local5 16 e2end6 e2end7 e2mid6 e2mid7 n2end6 n2end7 n2mid6 n2mid7 s2end6 s2end7 s2mid6 s2mid7 w2end6 w2end7 w2mid6 w2mid7
local6 16 e2end2 e2end3 e2mid2 e2mid3 n2end2 n2end3 n2mid2 n2mid3 s2end2 s2end3 s2mid2 s2mid3 w2end2 w2end3 w2mid2 w2mid3
local7 16 e2end6 e2end7 e2mid6 e2mid7 n2end6 n2end7 n2mid6 n2mid7 s2end6 s2end7 s2mid6 s2mid7 w2end6 w2end7 w2mid6 w2mid7
mi0 23 e1end0 e2end0 e2end1 e2mid0 e2mid1 gnd local1 local4 n1end0 n2end0 n2end1 n2mid0 n2mid1 s1end0 s2end0 s2end1 s2mid0 s2mid1 w1end0 w2end0 w2end1 w2mid0 w2mid1
mi1 23 e1end1 e2end2 e2end3 e2mid2 e2mid3 gnd local1 local2 n1end1 n2end2 n2end3 n2mid2 n2mid3 s1end1 s2end2 s2end3 s2mid2 s2mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3
mi2 23 e1end0 e2end0 e2end1 e2mid0 e2mid1 gnd local1 local4 n1end0 n2end0 n2end1 n2mid0 n2mid1 s1end0 s2end0 s2end1 s2mid0 s2mid1 w1end0 w2end0 w2end1 w2mid0 w2mid1
mi3 23 e1end1 e2end2 e2end3 e2mid2 e2mid3 gnd local1 local2 n1end1 n2end2 n2end3 n2mid2 n2mid3 s1end1 s2end2 s2end3 s2mid2 s2mid3 w1end1 w2end2 w2end3 w2mid2 w2mid3
mi4 23 e1end2 e2end4 e2end5 e2mid4 e2mid5 gnd local5 local6 n1end2 n2end4 n2end5 n2mid4 n2mid5 s1end2 s2end4 s2end5 s2mid4 s2mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5
mi5 23 e1end3 e2end6 e2end7 e2mid6 e2mid7 gnd local3 local6 n1end3 n2end6 n2end7 n2mid6 n2mid7 s1end3 s2end6 s2end7 s2mid6 s2mid7 w1end3 w2end6 w2end7 w2mid6 w2mid7
mi6 23 e1end2 e2end4 e2end5 e2mid4 e2mid5 gnd local5 local6 n1end2 n2end4 n2end5 n2mid4 n2mid5 s1end2 s2end4 s2end5 s2mid4 s2mid5 w1end2 w2end4 w2end5 w2mid4 w2mid5
mi7 23 e1end3 e2end6 e2end7 e2mid6 e2mid7 gnd local3 local6 n1end3 n2end6 n2end7 n2mid6 n2mid7 s1end3 s2end6 s2end7 s2mid6 s2mid7 w1end3 w2end6 w2end7 w2mid6 w2mid7
n1beg0 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
n1beg1 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
n1beg2 24 clk0 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
n1beg3 24 clk1 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
n2beg0 20 e1end0 e2end0 e2mid0 e6end0 e6mid0 f0 f4 fx0 n2end0 n2end2 n6end0 q0 q4 s1end0 s6end0 w1end0 w2end0 w2mid0 w6end0 w6mid0
n2beg1 20 e1end2 e2end1 e2mid1 e6end1 e6mid1 f1 f5 fx1 n1end2 n2end1 n2end3 n6end1 q1 q5 s6end1 w1end2 w2end1 w2mid1 w6end1 w6mid1
n2beg2 20 e1end0 e2end2 e2mid2 e6end2 e6mid2 f2 f6 fx2 n1end0 n2end0 n2end2 n6end2 q2 q6 s6end2 w1end0 w2end2 w2mid2 w6end2 w6mid2
n2beg3 20 e1end2 e2end3 e2mid3 e6end3 e6mid3 f3 f7 fx3 n1end2 n2end1 n2end3 n6end3 q3 q7 s6end3 w1end2 w2end3 w2mid3 w6end3 w6mid3
n2beg4 20 e1end1 e2end4 e2mid4 e6end4 e6mid4 f0 f4 fx4 n2end4 n2end6 n6end4 q0 q4 s1end1 s6end4 w1end1 w2end4 w2mid4 w6end4 w6mid4
n2beg5 20 e1end3 e2end5 e2mid5 e6end5 e6mid5 f1 f5 fx5 n1end3 n2end5 n2end7 n6end5 q1 q5 s6end5 w1end3 w2end5 w2mid5 w6end5 w6mid5
n2beg6 20 e1end1 e2end6 e2mid6 e6end6 e6mid6 f2 f6 fx6 n1end1 n2end4 n2end6 n6end6 q2 q6 s6end6 w1end1 w2end6 w2mid6 w6end6 w6mid6
n2beg7 20 e1end3 e2end7 e2mid7 e6end7 e6mid7 f3 f7 fx7 n1end3 n2end5 n2end7 n6end7 q3 q7 s6end7 w1end3 w2end7 w2mid7 w6end7 w6mid7
n6beg0 16 e1end0 e6end0 e6mid0 f0 f4 fx0 fx4 n2end0 n6end0 n6end2 q0 q4 s1end0 w1end0 w6end0 w6mid0
n6beg1 16 e1end2 e6end1 e6mid1 f1 f5 fx1 fx5 n1end2 n2end1 n6end1 n6end3 q1 q5 w1end2 w6end1 w6mid1
n6beg2 16 e1end0 e6end2 e6mid2 f2 f6 fx2 fx6 n1end0 n2end2 n6end0 n6end2 q2 q6 w1end0 w6end2 w6mid2
n6beg3 16 e1end2 e6end3 e6mid3 f3 f7 fx3 fx7 n1end2 n2end3 n6end1 n6end3 q3 q7 w1end2 w6end3 w6mid3
n6beg4 16 e1end1 e6end4 e6mid4 f0 f4 fx0 fx4 n2end4 n6end4 n6end6 q0 q4 s1end1 w1end1 w6end4 w6mid4
n6beg5 16 e1end3 e6end5 e6mid5 f1 f5 fx1 fx5 n1end3 n2end5 n6end5 n6end7 q1 q5 w1end3 w6end5 w6mid5
n6beg6 16 e1end1 e6end6 e6mid6 f2 f6 fx2 fx6 n1end1 n2end6 n6end4 n6end6 q2 q6 w1end1 w6end6 w6mid6
n6beg7 16 e1end3 e6end7 e6mid7 f3 f7 fx3 fx7 n1end3 n2end7 n6end5 n6end7 q3 q7 w1end3 w6end7 w6mid7
s1beg0 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
s1beg1 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
s1beg2 24 clk0 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
s1beg3 24 clk1 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
s2beg0 20 e1end0 e2end0 e2mid0 e6end0 e6mid0 f0 f4 fx0 n6end0 q0 q4 s1end0 s2end0 s2end2 s6end0 w1end0 w2end0 w2mid0 w6end0 w6mid0
s2beg1 20 e1end2 e2end1 e2mid1 e6end1 e6mid1 f1 f5 fx1 n6end1 q1 q5 s1end2 s2end1 s2end3 s6end1 w1end2 w2end1 w2mid1 w6end1 w6mid1
s2beg2 20 e1end0 e2end2 e2mid2 e6end2 e6mid2 f2 f6 fx2 n1end0 n6end2 q2 q6 s2end0 s2end2 s6end2 w1end0 w2end2 w2mid2 w6end2 w6mid2
s2beg3 20 e1end2 e2end3 e2mid3 e6end3 e6mid3 f3 f7 fx3 n6end3 q3 q7 s1end2 s2end1 s2end3 s6end3 w1end2 w2end3 w2mid3 w6end3 w6mid3
s2beg4 20 e1end1 e2end4 e2mid4 e6end4 e6mid4 f0 f4 fx4 n6end4 q0 q4 s1end1 s2end4 s2end6 s6end4 w1end1 w2end4 w2mid4 w6end4 w6mid4
s2beg5 20 e1end3 e2end5 e2mid5 e6end5 e6mid5 f1 f5 fx5 n6end5 q1 q5 s1end3 s2end5 s2end7 s6end5 w1end3 w2end5 w2mid5 w6end5 w6mid5
s2beg6 20 e1end1 e2end6 e2mid6 e6end6 e6mid6 f2 f6 fx6 n1end1 n6end6 q2 q6 s2end4 s2end6 s6end6 w1end1 w2end6 w2mid6 w6end6 w6mid6
s2beg7 20 e1end3 e2end7 e2mid7 e6end7 e6mid7 f3 f7 fx7 n6end7 q3 q7 s1end3 s2end5 s2end7 s6end7 w1end3 w2end7 w2mid7 w6end7 w6mid7
s6beg0 16 e1end0 e6end0 e6mid0 f0 f4 fx0 fx4 q0 q4 s1end0 s2end0 s6end0 s6end2 w1end0 w6end0 w6mid0
s6beg1 16 e1end2 e6end1 e6mid1 f1 f5 fx1 fx5 q1 q5 s1end2 s2end1 s6end1 s6end3 w1end2 w6end1 w6mid1
s6beg2 16 e1end0 e6end2 e6mid2 f2 f6 fx2 fx6 n1end0 q2 q6 s2end2 s6end0 s6end2 w1end0 w6end2 w6mid2
s6beg3 16 e1end2 e6end3 e6mid3 f3 f7 fx3 fx7 q3 q7 s1end2 s2end3 s6end1 s6end3 w1end2 w6end3 w6mid3
s6beg4 16 e1end1 e6end4 e6mid4 f0 f4 fx0 fx4 q0 q4 s1end1 s2end4 s6end4 s6end6 w1end1 w6end4 w6mid4
s6beg5 16 e1end3 e6end5 e6mid5 f1 f5 fx1 fx5 q1 q5 s1end3 s2end5 s6end5 s6end7 w1end3 w6end5 w6mid5
s6beg6 16 e1end1 e6end6 e6mid6 f2 f6 fx2 fx6 n1end1 q2 q6 s2end6 s6end4 s6end6 w1end1 w6end6 w6mid6
s6beg7 16 e1end3 e6end7 e6mid7 f3 f7 fx3 fx7 q3 q7 s1end3 s2end7 s6end5 s6end7 w1end3 w6end7 w6mid7
sr0 20 e2end3 e2mid3 gclk10 gclk11 gclk12 gclk13 gclk14 gclk15 gclk9 gnd local0 local1 local6 local7 n2end3 n2mid3 s2end3 s2mid3 w2end3 w2mid3
sr1 20 e2end3 e2mid3 gclk10 gclk11 gclk12 gclk13 gclk14 gclk15 gclk9 gnd local0 local1 local6 local7 n2end3 n2mid3 s2end3 s2mid3 w2end3 w2mid3
sr2 20 e2end4 e2mid4 gclk10 gclk11 gclk12 gclk13 gclk14 gclk15 gclk9 gnd local0 local1 local6 local7 n2end4 n2mid4 s2end4 s2mid4 w2end4 w2mid4
sr3 20 e2end4 e2mid4 gclk10 gclk11 gclk12 gclk13 gclk14 gclk15 gclk9 gnd local0 local1 local6 local7 n2end4 n2mid4 s2end4 s2mid4 w2end4 w2mid4
w1beg0 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
w1beg1 24 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx3 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
w1beg2 24 clk0 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
w1beg3 24 clk1 f0 f1 f2 f3 f4 f5 f6 f7 fx0 fx1 fx2 fx4 fx5 fx6 fx7 q0 q1 q2 q3 q4 q5 q6 q7
w2beg0 20 e6end0 f0 f4 fx0 n1end0 n2end0 n2mid0 n6end0 n6mid0 q0 q4 s1end0 s2end0 s2mid0 s6end0 s6mid0 w1end0 w2end0 w2end2 w6end0
w2beg1 20 e6end1 f1 f5 fx1 n1end2 n2end1 n2mid1 n6end1 n6mid1 q1 q5 s1end2 s2end1 s2mid1 s6end1 s6mid1 w1end2 w2end1 w2end3 w6end1
w2beg2 20 e1end0 e6end2 f2 f6 fx2 n1end0 n2end2 n2mid2 n6end2 n6mid2 q2 q6 s1end0 s2end2 s2mid2 s6end2 s6mid2 w2end0 w2end2 w6end2
w2beg3 20 e6end3 f3 f7 fx3 n1end2 n2end3 n2mid3 n6end3 n6mid3 q3 q7 s1end2 s2end3 s2mid3 s6end3 s6mid3 w1end2 w2end1 w2end3 w6end3
w2beg4 20 e6end4 f0 f4 fx4 n1end1 n2end4 n2mid4 n6end4 n6mid4 q0 q4 s1end1 s2end4 s2mid4 s6end4 s6mid4 w1end1 w2end4 w2end6 w6end4
w2beg5 20 e6end5 f1 f5 fx5 n1end3 n2end5 n2mid5 n6end5 n6mid5 q1 q5 s1end3 s2end5 s2mid5 s6end5 s6mid5 w1end3 w2end5 w2end7 w6end5
w2beg6 20 e1end1 e6end6 f2 f6 fx6 n1end1 n2end6 n2mid6 n6end6 n6mid6 q2 q6 s1end1 s2end6 s2mid6 s6end6 s6mid6 w2end4 w2end6 w6end6
w2beg7 20 e6end7 f3 f7 fx7 n1end3 n2end7 n2mid7 n6end7 n6mid7 q3 q7 s1end3 s2end7 s2mid7 s6end7 s6mid7 w1end3 w2end5 w2end7 w6end7
w6beg0 16 f0 f4 fx0 fx4 n1end0 n6end0 n6mid0 q0 q4 s1end0 s6end0 s6mid0 w1end0 w2end0 w6end0 w6end2
w6beg1 16 f1 f5 fx1 fx5 n1end2 n6end1 n6mid1 q1 q5 s1end2 s6end1 s6mid1 w1end2 w2end1 w6end1 w6end3
w6beg2 16 e1end0 f2 f6 fx2 fx6 n1end0 n6end2 n6mid2 q2 q6 s1end0 s6end2 s6mid2 w2end2 w6end0 w6end2
w6beg3 16 f3 f7 fx3 fx7 n1end2 n6end3 n6mid3 q3 q7 s1end2 s6end3 s6mid3 w1end2 w2end3 w6end1 w6end3
w6beg4 16 f0 f4 fx0 fx4 n1end1 n6end4 n6mid4 q0 q4 s1end1 s6end4 s6mid4 w1end1 w2end4 w6end4 w6end6
w6beg5 16 f1 f5 fx1 fx5 n1end3 n6end5 n6mid5 q1 q5 s1end3 s6end5 s6mid5 w1end3 w2end5 w6end5 w6end7
w6beg6 16 e1end1 f2 f6 fx2 fx6 n1end1 n6end6 n6mid6 q2 q6 s1end1 s6end6 s6mid6 w2end6 w6end4 w6end6
w6beg7 16 f3 f7 fx3 fx7 n1end3 n6end7 n6mid7 q3 q7 s1end3 s6end7 s6mid7 w1end3 w2end7 w6end5 w6end7
0 0 0 0 0
0 0 0 0 25
dpclkio0 1 dpclkio_1
dpclkio1 1 dpclkio_2
hpmx0l 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
hpmx1l 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
hpmx2l 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
hpmx3l 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
hpmx4l 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
hpmx5l 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
hpmx6l 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
hpmx7l 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
ioclk0div0 1 clkdiv1_div1
ioclk0div1 1 clkdiv1_divx
ioclk1div0 1 clkdiv2_div1
ioclk1div1 1 clkdiv2_divx
pclkio0n 1 gclkion_1
pclkio0p 1 gclkiop_1
pclkio1n 1 gclkion_2
pclkio1p 1 gclkiop_2
pll0clk0 1 pll0_clkc0
pll0clk1 1 pll0_clkc1
pll0clk2 1 pll0_clkc2
pll0clk3 1 pll0_clkc3
pll0clk4 1 pll0_clkc4
pll1clk0 1 pll3_clkc0
pll1clk1 1 pll3_clkc1
0 0 0 0 25
dpclkio0 1 dpclkio_3
dpclkio1 1 dpclkio_4
ioclk0div0 1 clkdiv3_div1
ioclk0div1 1 clkdiv3_divx
ioclk1div0 1 clkdiv4_div1
ioclk1div1 1 clkdiv4_divx
pclkio0n 1 gclkion_3
pclkio0p 1 gclkiop_3
pclkio1n 1 gclkion_4
pclkio1p 1 gclkiop_4
pll0clk0 1 pll1_clkc0
pll0clk1 1 pll1_clkc1
pll0clk2 1 pll1_clkc2
pll0clk3 1 pll1_clkc3
pll0clk4 1 pll1_clkc4
pll1clk0 1 pll0_out0
pll1clk1 1 pll0_out1
vpmx0b 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
vpmx1b 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
vpmx2b 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
vpmx3b 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
vpmx4b 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
vpmx5b 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
vpmx6b 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
vpmx7b 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
0 0 0 0 25
dpclkio0 1 dpclkio_6
dpclkio1 1 dpclkio_5
hpmx0r 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
hpmx1r 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
hpmx2r 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
hpmx3r 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
hpmx4r 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
hpmx5r 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
hpmx6r 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
hpmx7r 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
ioclk0div0 1 clkdiv6_div1
ioclk0div1 1 clkdiv6_divx
ioclk1div0 1 clkdiv5_div1
ioclk1div1 1 clkdiv5_divx
pclkio0n 1 gclkion_6
pclkio0p 1 gclkiop_6
pclkio1n 1 gclkion_5
pclkio1p 1 gclkiop_5
pll0clk0 1 pll2_clkc0
pll0clk1 1 pll2_clkc1
pll0clk2 1 pll2_clkc2
pll0clk3 1 pll2_clkc3
pll0clk4 1 pll2_clkc4
pll1clk0 1 pll3_clkc0
pll1clk1 1 pll3_clkc1
0 0 0 0 25
dpclkio0 1 dpclkio_8
dpclkio1 1 dpclkio_7
ioclk0div0 1 clkdiv8_div1
ioclk0div1 1 clkdiv8_divx
ioclk1div0 1 clkdiv7_div1
ioclk1div1 1 clkdiv7_divx
pclkio0n 1 gclkion_8
pclkio0p 1 gclkiop_8
pclkio1n 1 gclkion_7
pclkio1p 1 gclkiop_7
pll0clk0 1 pll3_clkc0
pll0clk1 1 pll3_clkc1
pll0clk2 1 pll3_clkc2
pll0clk3 1 pll3_clkc3
pll0clk4 1 pll3_clkc4
pll1clk0 1 pll2_clkc0
pll1clk1 1 pll2_clkc1
vpmx0t 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
vpmx1t 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
vpmx2t 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
vpmx3t 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
vpmx4t 8 dpclkio0 gnd ioclk1div1 pclkio1p pibclk0 pll0clk0 pll0clk3 pll1clk0
vpmx5t 8 dpclkio1 gnd ioclk1div0 pclkio1n pibclk1 pll0clk0 pll0clk2 pll1clk1
vpmx6t 8 dpclkio1 gnd ioclk0div1 pclkio0p pibclk2 pll0clk0 pll0clk1 pll1clk1
vpmx7t 8 dpclkio0 gnd ioclk0div0 pclkio0n pibclk3 pll0clk0 pll0clk4 pll1clk0
0 0 0 0 38
csb0in0 35 gnd hpmx0l hpmx0r hpmx1l hpmx1r hpmx2l hpmx2r hpmx3l hpmx3r hpmx4l hpmx4r hpmx5l hpmx5r hpmx6l hpmx6r hpmx7l hpmx7r pibclk0 pibclk1 vpmx0b vpmx0t vpmx1b vpmx1t vpmx2b vpmx2t vpmx3b vpmx3t vpmx4b vpmx4t vpmx5b vpmx5t vpmx6b vpmx6t vpmx7b vpmx7t
csb0in1 35 gnd hpmx0l hpmx0r hpmx1l hpmx1r hpmx2l hpmx2r hpmx3l hpmx3r hpmx4l hpmx4r hpmx5l hpmx5r hpmx6l hpmx6r hpmx7l hpmx7r pibclk0 pibclk1 vpmx0b vpmx0t vpmx1b vpmx1t vpmx2b vpmx2t vpmx3b vpmx3t vpmx4b vpmx4t vpmx5b vpmx5t vpmx6b vpmx6t vpmx7b vpmx7t
csb1in0 35 gnd hpmx0l hpmx0r hpmx1l hpmx1r hpmx2l hpmx2r hpmx3l hpmx3r hpmx4l hpmx4r hpmx5l hpmx5r hpmx6l hpmx6r hpmx7l hpmx7r pibclk2 pibclk3 vpmx0b vpmx0t vpmx1b vpmx1t vpmx2b vpmx2t vpmx3b vpmx3t vpmx4b vpmx4t vpmx5b vpmx5t vpmx6b vpmx6t vpmx7b vpmx7t
csb1in1 35 gnd hpmx0l hpmx0r hpmx1l hpmx1r hpmx2l hpmx2r hpmx3l hpmx3r hpmx4l hpmx4r hpmx5l hpmx5r hpmx6l hpmx6r hpmx7l hpmx7r pibclk2 pibclk3 vpmx0b vpmx0t vpmx1b vpmx1t vpmx2b vpmx2t vpmx3b vpmx3t vpmx4b vpmx4t vpmx5b vpmx5t vpmx6b vpmx6t vpmx7b vpmx7t
htk0 1 hpmx0l
htk1 1 hpmx1l
htk10 1 vpmx2t
htk11 1 vpmx3t
htk12 1 vpmx4t
htk13 1 vpmx5t
htk14 1 vpmx6t
htk15 1 vpmx7t
htk16 1 hpmx0r
htk17 1 hpmx1r
htk18 1 hpmx2r
htk19 1 hpmx3r
htk2 1 hpmx2l
htk20 1 hpmx4r
htk21 1 hpmx5r
htk22 1 hpmx6r
htk23 1 hpmx7r
htk24 1 vpmx0b
htk25 1 vpmx1b
htk26 1 vpmx2b
htk27 1 vpmx3b
htk28 1 vpmx4b
htk29 1 vpmx5b
htk3 1 hpmx3l
htk30 1 vpmx6b
htk31 1 vpmx7b
htk32 1 csb0out
htk33 1 csb1out
htk4 1 hpmx4l
htk5 1 hpmx5l
htk6 1 hpmx6l
htk7 1 hpmx7l
htk8 1 vpmx0t
htk9 1 vpmx1t
0 0 0 0 48
vpspx0 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx1 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx10 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx11 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx12 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx13 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx14 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx15 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx2 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx3 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx4 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx5 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx6 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx7 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkb0 pibclkb1
vpspx8 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vpspx9 36 htk0 htk1 htk10 htk11 htk12 htk13 htk14 htk15 htk16 htk17 htk18 htk19 htk2 htk20 htk21 htk22 htk23 htk24 htk25 htk26 htk27 htk28 htk29 htk3 htk30 htk31 htk32 htk33 htk4 htk5 htk6 htk7 htk8 htk9 pibclkt0 pibclkt1
vspx0b 1 vpspx0
vspx0t 1 vpspx0
vspx10b 1 vpspx10
vspx10t 1 vpspx10
vspx11b 1 vpspx11
vspx11t 1 vpspx11
vspx12b 1 vpspx12
vspx12t 1 vpspx12
vspx13b 1 vpspx13
vspx13t 1 vpspx13
vspx14b 1 vpspx14
vspx14t 1 vpspx14
vspx15b 1 vpspx15
vspx15t 1 vpspx15
vspx1b 1 vpspx1
vspx1t 1 vpspx1
vspx2b 1 vpspx2
vspx2t 1 vpspx2
vspx3b 1 vpspx3
vspx3t 1 vpspx3
vspx4b 1 vpspx4
vspx4t 1 vpspx4
vspx5b 1 vpspx5
vspx5t 1 vpspx5
vspx6b 1 vpspx6
vspx6t 1 vpspx6
vspx7b 1 vpspx7
vspx7t 1 vpspx7
vspx8b 1 vpspx8
vspx8t 1 vpspx8
vspx9b 1 vpspx9
vspx9t 1 vpspx9
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 32
hpbx0l 2 vspx0b vspx0t
hpbx0r 2 vspx0b vspx0t
hpbx10l 2 vspx10b vspx10t
hpbx10r 2 vspx10b vspx10t
hpbx11l 2 vspx11b vspx11t
hpbx11r 2 vspx11b vspx11t
hpbx12l 2 vspx12b vspx12t
hpbx12r 2 vspx12b vspx12t
hpbx13l 2 vspx13b vspx13t
hpbx13r 2 vspx13b vspx13t
hpbx14l 2 vspx14b vspx14t
hpbx14r 2 vspx14b vspx14t
hpbx15l 2 vspx15b vspx15t
hpbx15r 2 vspx15b vspx15t
hpbx1l 2 vspx1b vspx1t
hpbx1r 2 vspx1b vspx1t
hpbx2l 2 vspx2b vspx2t
hpbx2r 2 vspx2b vspx2t
hpbx3l 2 vspx3b vspx3t
hpbx3r 2 vspx3b vspx3t
hpbx4l 2 vspx4b vspx4t
hpbx4r 2 vspx4b vspx4t
hpbx5l 2 vspx5b vspx5t
hpbx5r 2 vspx5b vspx5t
hpbx6l 2 vspx6b vspx6t
hpbx6r 2 vspx6b vspx6t
hpbx7l 2 vspx7b vspx7t
hpbx7r 2 vspx7b vspx7t
hpbx8l 2 vspx8b vspx8t
hpbx8r 2 vspx8b vspx8t
hpbx9l 2 vspx9b vspx9t
hpbx9r 2 vspx9b vspx9t
0 0 0 0 0
1
0 0 0 0 13
bridge0 1 ioclk2_clko0
bridge1 1 ioclk2_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_1
pclkio0 1 gclkion_1
pclkio1 1 gclkiop_1
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll0_clkc0
pll0clk1 1 pll0_clkc1
pll1clk0 1 pll3_clkc0
pll1clk1 1 pll3_clkc1
2
0 0 0 0 13
bridge0 1 ioclk1_clko0
bridge1 1 ioclk1_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_2
pclkio0 1 gclkion_2
pclkio1 1 gclkiop_2
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll0_clkc0
pll0clk1 1 pll0_clkc1
pll1clk0 1 pll3_clkc0
pll1clk1 1 pll3_clkc1
3
0 0 0 0 13
bridge0 1 ioclk4_clko0
bridge1 1 ioclk4_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_3
pclkio0 1 gclkion_3
pclkio1 1 gclkiop_3
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll1_clkc0
pll0clk1 1 pll1_clkc1
pll1clk0 1 pll0_clkc0
pll1clk1 1 pll0_clkc1
4
0 0 0 0 13
bridge0 1 ioclk3_clko0
bridge1 1 ioclk3_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_4
pclkio0 1 gclkion_4
pclkio1 1 gclkiop_4
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll1_clkc0
pll0clk1 1 pll1_clkc1
pll1clk0 1 pll0_clkc0
pll1clk1 1 pll0_clkc1
5
0 0 0 0 13
bridge0 1 ioclk6_clko0
bridge1 1 ioclk6_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_5
pclkio0 1 gclkion_5
pclkio1 1 gclkiop_5
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll2_clkc0
pll0clk1 1 pll2_clkc1
pll1clk0 1 pll1_clkc0
pll1clk1 1 pll1_clkc1
6
0 0 0 0 13
bridge0 1 ioclk5_clko0
bridge1 1 ioclk5_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_6
pclkio0 1 gclkion_6
pclkio1 1 gclkiop_6
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll2_clkc0
pll0clk1 1 pll2_clkc1
pll1clk0 1 pll1_clkc0
pll1clk1 1 pll1_clkc1
7
0 0 0 0 13
bridge0 1 ioclk8_clko0
bridge1 1 ioclk8_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_7
pclkio0 1 gclkion_7
pclkio1 1 gclkiop_7
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll3_clkc0
pll0clk1 1 pll3_clkc1
pll1clk0 1 pll2_clkc0
pll1clk1 1 pll2_clkc1
8
0 0 0 0 13
bridge0 1 ioclk7_clko0
bridge1 1 ioclk7_clko1
clki0 9 bridge0 dpclkio pclkio0 pclkio1 pibclk0_0 pibclkswi0 pll0clk0 pll0clk1 pll1clk0
clki1 9 bridge1 dpclkio pclkio0 pclkio1 pibclk1_0 pibclkswi1 pll0clk1 pll1clk0 pll1clk1
dpclkio 1 dpclkio_8
pclkio0 1 gclkion_8
pclkio1 1 gclkiop_8
pibclkswi0 1 pibclk0_0
pibclkswi1 1 pibclk1_0
pll0clk0 1 pll3_clkc0
pll0clk1 1 pll3_clkc1
pll1clk0 1 pll2_clkc0
pll1clk1 1 pll2_clkc1
0 0 0 0 1
out 2 in0 in1
0 0 0 0 16
fbclk 10 fbclk_8 ioclk_0 ioclk_1 ioclk_2 ioclk_3 pio2pll_0 pio2pll_2 pio2pll_4 pio2pll_6 pio2pll_8
ioclk_0 1 ioclk3_clko0
ioclk_1 1 ioclk3_clko1
ioclk_2 1 ioclk2_clko0
ioclk_3 1 ioclk2_clko1
pio2pll_0 1 gclkion_3
pio2pll_1 1 gclkiop_3
pio2pll_2 1 gclkion_4
pio2pll_3 1 gclkiop_4
pio2pll_4 1 gclkion_1
pio2pll_5 1 gclkiop_1
pio2pll_6 1 gclkion_2
pio2pll_7 1 gclkiop_2
pio2pll_8 1 gpll0_clkin0
pio2pll_9 1 gpll0_clkin1
refclk 13 gnd pio2pll_0 pio2pll_1 pio2pll_2 pio2pll_3 pio2pll_4 pio2pll_5 pio2pll_6 pio2pll_7 pio2pll_8 pio2pll_9 refclk_10 refclk_11
0 0 0 0 0
0 0 0 0 17
fbclk 10 fbclk_8 ioclk_0 ioclk_1 ioclk_2 ioclk_3 pio2pll_0 pio2pll_2 pio2pll_4 pio2pll_6 pio2pll_8
ioclk_0 1 ioclk7_clko0
ioclk_1 1 ioclk7_clko1
ioclk_2 1 ioclk6_clko0
ioclk_3 1 ioclk6_clko1
osc 1 osc_clk
pio2pll_0 1 gclkion_7
pio2pll_1 1 gclkiop_7
pio2pll_2 1 gclkion_8
pio2pll_3 1 gclkiop_8
pio2pll_4 1 gclkion_5
pio2pll_5 1 gclkiop_5
pio2pll_6 1 gclkion_6
pio2pll_7 1 gclkiop_6
pio2pll_8 1 gpll2_clkin0
pio2pll_9 1 gpll2_clkin1
refclk 14 gnd osc pio2pll_0 pio2pll_1 pio2pll_2 pio2pll_3 pio2pll_4 pio2pll_5 pio2pll_6 pio2pll_7 pio2pll_8 pio2pll_9 refclk_10 refclk_11
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
20
config 32
dsp 4
emb 0
emb32k_b0 2
emb32k_b1 3
fifo 42
gclk_csb 22
gclk_ctmux 23
gclk_premux 26
ioclk 31
iol_lr 6
iol_pair_l 11
iol_pair_r 12
iol_tb 5
ios_bankref_lr 36
ios_bankref_tb 33
lslice 91
mslice 90
osc 37
pll 19
0 4
0 78
addra_0 0 1
0 a6 0 0
addra_1 0 1
0 b6 0 0
addra_10 0 1
0 a1 0 0
addra_11 0 1
0 b1 0 0
addra_12 0 1
0 c1 0 0
addra_2 0 1
0 c6 0 0
addra_3 0 1
0 d6 0 0
addra_4 0 1
0 a6 0 1
addra_5 0 1
0 b6 0 1
addra_6 0 1
0 a0 0 0
addra_7 0 1
0 b0 0 0
addra_8 0 1
0 c0 0 0
addra_9 0 1
0 d0 0 0
addrb_0 0 1
0 a7 0 0
addrb_1 0 1
0 b7 0 0
addrb_10 0 1
0 a3 0 0
addrb_11 0 1
0 b3 0 0
addrb_12 0 1
0 c3 0 0
addrb_2 0 1
0 c7 0 0
addrb_3 0 1
0 d7 0 0
addrb_4 0 1
0 a7 0 1
addrb_5 0 1
0 b7 0 1
addrb_6 0 1
0 a2 0 0
addrb_7 0 1
0 b2 0 0
addrb_8 0 1
0 c2 0 0
addrb_9 0 1
0 d2 0 0
cea 0 1
0 ce_s1 0 0
ceb 0 1
0 ce_s1 0 1
clka 0 1
0 clk_s0 0 0
clkb 0 1
0 clk_s0 0 1
csa_0 0 1
0 c0 0 2
csa_1 0 1
0 d0 0 2
csa_2 0 1
0 sr1 0 0
csb_0 0 1
0 c1 0 2
csb_1 0 1
0 d1 0 2
csb_2 0 1
0 sr1 0 1
dia_0 0 1
0 a0 0 1
dia_1 0 1
0 b0 0 1
dia_2 0 1
0 c0 0 1
dia_3 0 1
0 d0 0 1
dia_4 0 1
0 a2 0 1
dia_5 0 1
0 b2 0 1
dia_6 0 1
0 c2 0 1
dia_7 0 1
0 d2 0 1
dia_8 0 1
0 c4 0 1
dib_0 0 1
0 a1 0 1
dib_1 0 1
0 b1 0 1
dib_2 0 1
0 c1 0 1
dib_3 0 1
0 d1 0 1
dib_4 0 1
0 a3 0 1
dib_5 0 1
0 b3 0 1
dib_6 0 1
0 c3 0 1
dib_7 0 1
0 d3 0 1
dib_8 0 1
0 d4 0 1
doa_0 0 1
0 f0 0 0
doa_1 0 1
0 f1 0 0
doa_2 0 1
0 f2 0 0
doa_3 0 1
0 f3 0 0
doa_4 0 1
0 f0 0 1
doa_5 0 1
0 f1 0 1
doa_6 0 1
0 f2 0 1
doa_7 0 1
0 f3 0 1
doa_8 0 1
0 q1 0 0
dob_0 0 1
0 f4 0 0
dob_1 0 1
0 f5 0 0
dob_2 0 1
0 f6 0 0
dob_3 0 1
0 f7 0 0
dob_4 0 1
0 f4 0 1
dob_5 0 1
0 f5 0 1
dob_6 0 1
0 f6 0 1
dob_7 0 1
0 f7 0 1
dob_8 0 1
0 q0 0 0
ocea 0 1
0 ce_s0 0 0
oceb 0 1
0 ce_s0 0 1
rsta 0 1
0 sr0 0 0
rstb 0 1
0 sr0 0 1
wea 0 1
0 ce2 0 0
web 0 1
0 ce2 0 1
1 78
addra_0 0 1
0 a0 0 3
addra_1 0 1
0 b0 0 3
addra_10 0 1
0 a3 0 2
addra_11 0 1
0 b3 0 2
addra_12 0 1
0 c3 0 2
addra_2 0 1
0 c0 0 3
addra_3 0 1
0 d0 0 3
addra_4 0 1
0 a2 0 3
addra_5 0 1
0 b2 0 3
addra_6 0 1
0 a2 0 2
addra_7 0 1
0 b2 0 2
addra_8 0 1
0 c2 0 2
addra_9 0 1
0 d2 0 2
addrb_0 0 1
0 a1 0 3
addrb_1 0 1
0 b1 0 3
addrb_10 0 1
0 a5 0 2
addrb_11 0 1
0 b5 0 2
addrb_12 0 1
0 c5 0 2
addrb_2 0 1
0 c1 0 3
addrb_3 0 1
0 d1 0 3
addrb_4 0 1
0 a3 0 3
addrb_5 0 1
0 b3 0 3
addrb_6 0 1
0 a4 0 2
addrb_7 0 1
0 b4 0 2
addrb_8 0 1
0 c4 0 2
addrb_9 0 1
0 d4 0 2
cea 0 1
0 ce_s1 0 2
ceb 0 1
0 ce_s1 0 3
clka 0 1
0 clk_s0 0 2
clkb 0 1
0 clk_s0 0 3
csa_0 0 1
0 c6 0 2
csa_1 0 1
0 d6 0 2
csa_2 0 1
0 sr1 0 2
csb_0 0 1
0 c7 0 2
csb_1 0 1
0 d7 0 2
csb_2 0 1
0 sr1 0 3
dia_0 0 1
0 a4 0 3
dia_1 0 1
0 b4 0 3
dia_2 0 1
0 c4 0 3
dia_3 0 1
0 d4 0 3
dia_4 0 1
0 a0 0 4
dia_5 0 1
0 b0 0 4
dia_6 0 1
0 c0 0 4
dia_7 0 1
0 d0 0 4
dia_8 0 1
0 a2 0 4
dib_0 0 1
0 a5 0 3
dib_1 0 1
0 b5 0 3
dib_2 0 1
0 c5 0 3
dib_3 0 1
0 d5 0 3
dib_4 0 1
0 a1 0 4
dib_5 0 1
0 b1 0 4
dib_6 0 1
0 c1 0 4
dib_7 0 1
0 d1 0 4
dib_8 0 1
0 b2 0 4
doa_0 0 1
0 f0 0 2
doa_1 0 1
0 f1 0 2
doa_2 0 1
0 f2 0 2
doa_3 0 1
0 f3 0 2
doa_4 0 1
0 f0 0 3
doa_5 0 1
0 f1 0 3
doa_6 0 1
0 f2 0 3
doa_7 0 1
0 f3 0 3
doa_8 0 1
0 q0 0 3
dob_0 0 1
0 f4 0 2
dob_1 0 1
0 f5 0 2
dob_2 0 1
0 f6 0 2
dob_3 0 1
0 f7 0 2
dob_4 0 1
0 f4 0 3
dob_5 0 1
0 f5 0 3
dob_6 0 1
0 f6 0 3
dob_7 0 1
0 f7 0 3
dob_8 0 1
0 q1 0 3
ocea 0 1
0 ce_s0 0 2
oceb 0 1
0 ce_s0 0 3
rsta 0 1
0 sr0 0 2
rstb 0 1
0 sr0 0 3
wea 0 1
0 ce2 0 2
web 0 1
0 ce2 0 3
2 78
addra_0 0 1
0 a6 0 5
addra_1 0 1
0 b6 0 5
addra_10 0 1
0 a1 0 5
addra_11 0 1
0 b1 0 5
addra_12 0 1
0 c1 0 5
addra_2 0 1
0 c6 0 5
addra_3 0 1
0 d6 0 5
addra_4 0 1
0 a6 0 6
addra_5 0 1
0 b6 0 6
addra_6 0 1
0 a0 0 5
addra_7 0 1
0 b0 0 5
addra_8 0 1
0 c0 0 5
addra_9 0 1
0 d0 0 5
addrb_0 0 1
0 a7 0 5
addrb_1 0 1
0 b7 0 5
addrb_10 0 1
0 a3 0 5
addrb_11 0 1
0 b3 0 5
addrb_12 0 1
0 c3 0 5
addrb_2 0 1
0 c7 0 5
addrb_3 0 1
0 d7 0 5
addrb_4 0 1
0 a7 0 6
addrb_5 0 1
0 b7 0 6
addrb_6 0 1
0 a2 0 5
addrb_7 0 1
0 b2 0 5
addrb_8 0 1
0 c2 0 5
addrb_9 0 1
0 d2 0 5
cea 0 1
0 ce_s1 0 5
ceb 0 1
0 ce_s1 0 6
clka 0 1
0 clk_s0 0 5
clkb 0 1
0 clk_s0 0 6
csa_0 0 1
0 c6 0 4
csa_1 0 1
0 d6 0 4
csa_2 0 1
0 sr1 0 5
csb_0 0 1
0 c7 0 4
csb_1 0 1
0 d7 0 4
csb_2 0 1
0 sr1 0 6
dia_0 0 1
0 a0 0 6
dia_1 0 1
0 b0 0 6
dia_2 0 1
0 c0 0 6
dia_3 0 1
0 d0 0 6
dia_4 0 1
0 a2 0 6
dia_5 0 1
0 b2 0 6
dia_6 0 1
0 c2 0 6
dia_7 0 1
0 d2 0 6
dia_8 0 1
0 c4 0 6
dib_0 0 1
0 a1 0 6
dib_1 0 1
0 b1 0 6
dib_2 0 1
0 c1 0 6
dib_3 0 1
0 d1 0 6
dib_4 0 1
0 a3 0 6
dib_5 0 1
0 b3 0 6
dib_6 0 1
0 c3 0 6
dib_7 0 1
0 d3 0 6
dib_8 0 1
0 d4 0 6
doa_0 0 1
0 f4 0 4
doa_1 0 1
0 f5 0 4
doa_2 0 1
0 f6 0 4
doa_3 0 1
0 f7 0 4
doa_4 0 1
0 f4 0 5
doa_5 0 1
0 f5 0 5
doa_6 0 1
0 f6 0 5
doa_7 0 1
0 f7 0 5
doa_8 0 1
0 f4 0 6
dob_0 0 1
0 f0 0 5
dob_1 0 1
0 f1 0 5
dob_2 0 1
0 f2 0 5
dob_3 0 1
0 f3 0 5
dob_4 0 1
0 f0 0 6
dob_5 0 1
0 f1 0 6
dob_6 0 1
0 f2 0 6
dob_7 0 1
0 f3 0 6
dob_8 0 1
0 f5 0 6
ocea 0 1
0 ce_s0 0 5
oceb 0 1
0 ce_s0 0 6
rsta 0 1
0 sr0 0 5
rstb 0 1
0 sr0 0 6
wea 0 1
0 ce2 0 5
web 0 1
0 ce2 0 6
3 78
addra_0 0 1
0 a6 0 7
addra_1 0 1
0 b6 0 7
addra_10 0 1
0 a1 0 7
addra_11 0 1
0 b1 0 7
addra_12 0 1
0 c1 0 7
addra_2 0 1
0 c6 0 7
addra_3 0 1
0 d6 0 7
addra_4 0 1
0 a6 0 8
addra_5 0 1
0 b6 0 8
addra_6 0 1
0 a0 0 7
addra_7 0 1
0 b0 0 7
addra_8 0 1
0 c0 0 7
addra_9 0 1
0 d0 0 7
addrb_0 0 1
0 a7 0 7
addrb_1 0 1
0 b7 0 7
addrb_10 0 1
0 a3 0 7
addrb_11 0 1
0 b3 0 7
addrb_12 0 1
0 c3 0 7
addrb_2 0 1
0 c7 0 7
addrb_3 0 1
0 d7 0 7
addrb_4 0 1
0 a7 0 8
addrb_5 0 1
0 b7 0 8
addrb_6 0 1
0 a2 0 7
addrb_7 0 1
0 b2 0 7
addrb_8 0 1
0 c2 0 7
addrb_9 0 1
0 d2 0 7
cea 0 1
0 ce_s1 0 7
ceb 0 1
0 ce_s1 0 8
clka 0 1
0 clk_s0 0 7
clkb 0 1
0 clk_s0 0 8
csa_0 0 1
0 a4 0 7
csa_1 0 1
0 b4 0 7
csa_2 0 1
0 sr1 0 7
csb_0 0 1
0 c4 0 7
csb_1 0 1
0 d4 0 7
csb_2 0 1
0 sr1 0 8
dia_0 0 1
0 a0 0 8
dia_1 0 1
0 b0 0 8
dia_2 0 1
0 c0 0 8
dia_3 0 1
0 d0 0 8
dia_4 0 1
0 a2 0 8
dia_5 0 1
0 b2 0 8
dia_6 0 1
0 c2 0 8
dia_7 0 1
0 d2 0 8
dia_8 0 1
0 c4 0 8
dib_0 0 1
0 a1 0 8
dib_1 0 1
0 b1 0 8
dib_2 0 1
0 c1 0 8
dib_3 0 1
0 d1 0 8
dib_4 0 1
0 a3 0 8
dib_5 0 1
0 b3 0 8
dib_6 0 1
0 c3 0 8
dib_7 0 1
0 d3 0 8
dib_8 0 1
0 d4 0 8
doa_0 0 1
0 f0 0 7
doa_1 0 1
0 f1 0 7
doa_2 0 1
0 f2 0 7
doa_3 0 1
0 f3 0 7
doa_4 0 1
0 f0 0 8
doa_5 0 1
0 f1 0 8
doa_6 0 1
0 f2 0 8
doa_7 0 1
0 f3 0 8
doa_8 0 1
0 q0 0 7
dob_0 0 1
0 f4 0 7
dob_1 0 1
0 f5 0 7
dob_2 0 1
0 f6 0 7
dob_3 0 1
0 f7 0 7
dob_4 0 1
0 f4 0 8
dob_5 0 1
0 f5 0 8
dob_6 0 1
0 f6 0 8
dob_7 0 1
0 f7 0 8
dob_8 0 1
0 q1 0 7
ocea 0 1
0 ce_s0 0 7
oceb 0 1
0 ce_s0 0 8
rsta 0 1
0 sr0 0 7
rstb 0 1
0 sr0 0 8
wea 0 1
0 ce2 0 7
web 0 1
0 ce2 0 8
2 1
0 98
addra_0 0 1
0 d0 -4 0
addra_1 0 1
0 a1 -2 0
addra_10 0 1
0 a1 -1 0
addra_2 0 1
0 b1 -2 0
addra_3 0 1
0 c1 -2 0
addra_4 0 1
0 d1 -2 0
addra_5 0 1
0 a2 -2 0
addra_6 0 1
0 b2 -2 0
addra_7 0 1
0 c2 -2 0
addra_8 0 1
0 d2 -2 0
addra_9 0 1
0 d0 -2 0
addrb_0 0 1
0 d0 3 0
addrb_1 0 1
0 a1 2 0
addrb_10 0 1
0 a1 1 0
addrb_2 0 1
0 b1 2 0
addrb_3 0 1
0 c1 2 0
addrb_4 0 1
0 d1 2 0
addrb_5 0 1
0 a2 2 0
addrb_6 0 1
0 b2 2 0
addrb_7 0 1
0 c2 2 0
addrb_8 0 1
0 d2 2 0
addrb_9 0 1
0 d0 2 0
bytea 0 1
0 b1 -1 0
byteb 0 1
0 b1 1 0
cena 0 1
0 ce2 -2 0
cenb 0 1
0 ce2 2 0
clka 0 1
0 clk_s1 0 1
clkb 0 1
0 clk_s1 0 0
dia_0 0 1
0 a1 -4 0
dia_1 0 1
0 b1 -4 0
dia_10 0 1
0 c2 -4 0
dia_11 0 1
0 d2 -4 0
dia_12 0 1
0 c2 -1 0
dia_13 0 1
0 d2 -1 0
dia_14 0 1
0 d0 -1 0
dia_15 0 1
0 c0 -1 0
dia_2 0 1
0 c1 -4 0
dia_3 0 1
0 d1 -4 0
dia_4 0 1
0 c1 -1 0
dia_5 0 1
0 d1 -1 0
dia_6 0 1
0 a2 -1 0
dia_7 0 1
0 b2 -1 0
dia_8 0 1
0 a2 -4 0
dia_9 0 1
0 b2 -4 0
dib_0 0 1
0 a1 3 0
dib_1 0 1
0 b1 3 0
dib_10 0 1
0 c2 3 0
dib_11 0 1
0 d2 3 0
dib_12 0 1
0 c2 1 0
dib_13 0 1
0 d2 1 0
dib_14 0 1
0 d0 1 0
dib_15 0 1
0 c0 1 0
dib_2 0 1
0 c1 3 0
dib_3 0 1
0 d1 3 0
dib_4 0 1
0 c1 1 0
dib_5 0 1
0 d1 1 0
dib_6 0 1
0 a2 1 0
dib_7 0 1
0 b2 1 0
dib_8 0 1
0 a2 3 0
dib_9 0 1
0 b2 3 0
doa_0 0 1
0 f6 -2 0
doa_1 0 1
0 f4 -2 0
doa_10 0 1
0 f7 -4 0
doa_11 0 1
0 f6 -4 0
doa_12 0 1
0 q3 -2 0
doa_13 0 1
0 f6 -1 0
doa_14 0 1
0 f7 -1 0
doa_15 0 1
0 q2 -1 0
doa_2 0 1
0 f4 -4 0
doa_3 0 1
0 f5 -4 0
doa_4 0 1
0 f7 -2 0
doa_5 0 1
0 q2 -2 0
doa_6 0 1
0 f4 -1 0
doa_7 0 1
0 f5 -1 0
doa_8 0 1
0 f5 -2 0
doa_9 0 1
0 q2 -4 0
dob_0 0 1
0 f6 2 0
dob_1 0 1
0 f4 2 0
dob_10 0 1
0 f7 3 0
dob_11 0 1
0 f6 3 0
dob_12 0 1
0 q3 2 0
dob_13 0 1
0 f6 1 0
dob_14 0 1
0 f7 1 0
dob_15 0 1
0 q2 1 0
dob_2 0 1
0 f4 3 0
dob_3 0 1
0 f5 3 0
dob_4 0 1
0 f7 2 0
dob_5 0 1
0 q2 2 0
dob_6 0 1
0 f4 1 0
dob_7 0 1
0 f5 1 0
dob_8 0 1
0 f5 2 0
dob_9 0 1
0 q2 3 0
ocea 0 1
0 ce2 -1 0
oceb 0 1
0 ce2 1 0
rsta 0 1
0 sr2 -1 0
rstb 0 1
0 sr2 1 0
wena 0 1
0 sr2 -2 0
wenb 0 1
0 sr2 2 0
3 1
0 98
addra_0 0 1
0 d0 -3 0
addra_1 0 1
0 a1 -2 0
addra_10 0 1
0 a1 -1 0
addra_2 0 1
0 b1 -2 0
addra_3 0 1
0 c1 -2 0
addra_4 0 1
0 d1 -2 0
addra_5 0 1
0 a2 -2 0
addra_6 0 1
0 b2 -2 0
addra_7 0 1
0 c2 -2 0
addra_8 0 1
0 d2 -2 0
addra_9 0 1
0 d0 -2 0
addrb_0 0 1
0 d0 0 3
addrb_1 0 1
0 a0 0 2
addrb_10 0 1
0 a1 0 1
addrb_2 0 1
0 b0 0 2
addrb_3 0 1
0 c0 0 2
addrb_4 0 1
0 d1 0 2
addrb_5 0 1
0 a2 0 2
addrb_6 0 1
0 b2 0 2
addrb_7 0 1
0 c2 0 2
addrb_8 0 1
0 d2 0 2
addrb_9 0 1
0 d0 0 2
bytea 0 1
0 b1 -1 0
byteb 0 1
0 b1 0 1
cena 0 1
0 ce2 -2 0
cenb 0 1
0 ce2 0 2
clka 0 1
0 clk_s0 -1 0
clkb 0 1
0 clk_s1 -1 0
dia_0 0 1
0 a1 -3 0
dia_1 0 1
0 b1 -3 0
dia_10 0 1
0 c2 -3 0
dia_11 0 1
0 d2 -3 0
dia_12 0 1
0 c2 -1 0
dia_13 0 1
0 d2 -1 0
dia_14 0 1
0 d0 -1 0
dia_15 0 1
0 c0 -1 0
dia_2 0 1
0 c1 -3 0
dia_3 0 1
0 d1 -3 0
dia_4 0 1
0 c1 -1 0
dia_5 0 1
0 d1 -1 0
dia_6 0 1
0 a2 -1 0
dia_7 0 1
0 b2 -1 0
dia_8 0 1
0 a2 -3 0
dia_9 0 1
0 b2 -3 0
dib_0 0 1
0 a1 0 3
dib_1 0 1
0 b1 0 3
dib_10 0 1
0 c2 0 3
dib_11 0 1
0 d2 0 3
dib_12 0 1
0 c2 0 1
dib_13 0 1
0 d2 0 1
dib_14 0 1
0 d0 0 1
dib_15 0 1
0 c0 0 1
dib_2 0 1
0 c1 0 3
dib_3 0 1
0 d1 0 3
dib_4 0 1
0 c1 0 1
dib_5 0 1
0 d1 0 1
dib_6 0 1
0 a2 0 1
dib_7 0 1
0 b2 0 1
dib_8 0 1
0 a2 0 3
dib_9 0 1
0 b2 0 3
doa_0 0 1
0 f6 -2 0
doa_1 0 1
0 f4 -2 0
doa_10 0 1
0 f7 -3 0
doa_11 0 1
0 f6 -3 0
doa_12 0 1
0 q3 -2 0
doa_13 0 1
0 f6 -1 0
doa_14 0 1
0 f7 -1 0
doa_15 0 1
0 q2 -1 0
doa_2 0 1
0 f4 -3 0
doa_3 0 1
0 f5 -3 0
doa_4 0 1
0 f7 -2 0
doa_5 0 1
0 q2 -2 0
doa_6 0 1
0 f4 -1 0
doa_7 0 1
0 f5 -1 0
doa_8 0 1
0 f5 -2 0
doa_9 0 1
0 q2 -3 0
dob_0 0 1
0 f6 0 2
dob_1 0 1
0 f4 0 2
dob_10 0 1
0 f7 0 3
dob_11 0 1
0 f6 0 3
dob_12 0 1
0 q3 0 2
dob_13 0 1
0 f6 0 1
dob_14 0 1
0 f7 0 1
dob_15 0 1
0 q2 0 1
dob_2 0 1
0 f4 0 3
dob_3 0 1
0 f5 0 3
dob_4 0 1
0 f7 0 2
dob_5 0 1
0 q2 0 2
dob_6 0 1
0 f4 0 1
dob_7 0 1
0 f5 0 1
dob_8 0 1
0 f5 0 2
dob_9 0 1
0 q2 0 3
ocea 0 1
0 ce2 -1 0
oceb 0 1
0 ce2 0 1
rsta 0 1
0 sr2 -1 0
rstb 0 1
0 sr2 0 1
wena 0 1
0 sr2 -2 0
wenb 0 1
0 sr2 0 2
4 1
0 83
a_0 0 1
0 a3 0 0
a_1 0 1
0 b3 0 0
a_10 0 1
0 c5 0 0
a_11 0 1
0 a6 0 0
a_12 0 1
0 b6 0 0
a_13 0 1
0 c6 0 0
a_14 0 1
0 d6 0 0
a_15 0 1
0 a7 0 0
a_16 0 1
0 b7 0 0
a_17 0 1
0 c7 0 0
a_2 0 1
0 c3 0 0
a_3 0 1
0 d3 0 0
a_4 0 1
0 a4 0 0
a_5 0 1
0 b4 0 0
a_6 0 1
0 c4 0 0
a_7 0 1
0 d4 0 0
a_8 0 1
0 a5 0 0
a_9 0 1
0 b5 0 0
b_0 0 1
0 a3 0 1
b_1 0 1
0 b3 0 1
b_10 0 1
0 c5 0 1
b_11 0 1
0 a6 0 1
b_12 0 1
0 b6 0 1
b_13 0 1
0 c6 0 1
b_14 0 1
0 d6 0 1
b_15 0 1
0 a7 0 1
b_16 0 1
0 b7 0 1
b_17 0 1
0 c7 0 1
b_2 0 1
0 c3 0 1
b_3 0 1
0 d3 0 1
b_4 0 1
0 a4 0 1
b_5 0 1
0 b4 0 1
b_6 0 1
0 c4 0 1
b_7 0 1
0 d4 0 1
b_8 0 1
0 a5 0 1
b_9 0 1
0 b5 0 1
cea 0 1
0 ce0 0 1
ceb 0 1
0 ce1 0 1
cepd 0 1
0 ce2 0 1
clk 0 1
0 clk_s1 0 1
p_0 0 1
0 f0 0 1
p_1 0 1
0 q0 0 1
p_10 0 1
0 f5 0 1
p_11 0 1
0 q5 0 1
p_12 0 1
0 f6 0 1
p_13 0 1
0 q6 0 1
p_14 0 1
0 f7 0 1
p_15 0 1
0 q7 0 1
p_16 0 1
0 f0 0 0
p_17 0 1
0 q0 0 0
p_18 0 1
0 f1 0 0
p_19 0 1
0 q1 0 0
p_2 0 1
0 f1 0 1
p_20 0 1
0 f2 0 0
p_21 0 1
0 q2 0 0
p_22 0 1
0 f3 0 0
p_23 0 1
0 q3 0 0
p_24 0 1
0 f4 0 0
p_25 0 1
0 q4 0 0
p_26 0 1
0 f5 0 0
p_27 0 1
0 q5 0 0
p_28 0 1
0 f6 0 0
p_29 0 1
0 q6 0 0
p_3 0 1
0 q1 0 1
p_30 0 1
0 f7 0 0
p_31 0 1
0 q7 0 0
p_32 0 1
0 q4 0 -1
p_33 0 1
0 q5 0 -1
p_34 0 1
0 q6 0 -1
p_35 0 1
0 q7 0 -1
p_4 0 1
0 f2 0 1
p_5 0 1
0 q2 0 1
p_6 0 1
0 f3 0 1
p_7 0 1
0 q3 0 1
p_8 0 1
0 f4 0 1
p_9 0 1
0 q4 0 1
rstan 0 1
0 sr2 0 1
rstbn 0 1
0 sr1 0 1
rstpdn 0 1
0 sr0 0 1
signeda 0 1
0 ce0 0 0
signedb 0 1
0 ce1 0 0
sourcea 0 1
0 ce2 0 0
sourceb 0 1
0 ce3 0 0
5 4
0 10
ce 0 1
0 ce0 0 0
clk 0 1
0 clk_s0 0 0
di 0 1
0 q0 0 0
eninr_dyn 0 1
0 d3 0 0
icomp 0 1
0 f1 0 0
itrue 0 1
0 f0 0 0
ocomp 0 1
0 b3 0 0
otrue 0 1
0 a3 0 0
rst 0 1
0 sr0 0 0
ts 0 1
0 c3 0 0
1 10
ce 0 1
0 ce1 0 0
clk 0 1
0 clk_s1 0 0
di 0 1
0 q1 0 0
eninr_dyn 0 1
0 d4 0 0
icomp 0 1
0 f2 0 0
itrue 0 1
0 f3 0 0
ocomp 0 1
0 b4 0 0
otrue 0 1
0 a4 0 0
rst 0 1
0 sr1 0 0
ts 0 1
0 c4 0 0
2 10
ce 0 1
0 ce1 1 0
clk 0 1
0 clk_s1 1 0
di 0 1
0 q1 1 0
eninr_dyn 0 1
0 d4 1 0
icomp 0 1
0 f2 1 0
itrue 0 1
0 f3 1 0
ocomp 0 1
0 b4 1 0
otrue 0 1
0 a4 1 0
rst 0 1
0 sr1 1 0
ts 0 1
0 c4 1 0
3 10
ce 0 1
0 ce0 1 0
clk 0 1
0 clk_s0 1 0
di 0 1
0 q0 1 0
eninr_dyn 0 1
0 d3 1 0
icomp 0 1
0 f1 1 0
itrue 0 1
0 f0 1 0
ocomp 0 1
0 b3 1 0
otrue 0 1
0 a3 1 0
rst 0 1
0 sr0 1 0
ts 0 1
0 c3 1 0
6 4
0 10
ce 0 1
0 ce0 0 -1
clk 0 1
0 clk_s0 0 -1
di 0 1
0 q0 0 -1
eninr_dyn 0 1
0 d3 0 -1
icomp 0 1
0 f1 0 -1
itrue 0 1
0 f0 0 -1
ocomp 0 1
0 b3 0 -1
otrue 0 1
0 a3 0 -1
rst 0 1
0 sr0 0 -1
ts 0 1
0 c3 0 -1
1 10
ce 0 1
0 ce1 0 -1
clk 0 1
0 clk_s1 0 -1
di 0 1
0 q1 0 -1
eninr_dyn 0 1
0 d4 0 -1
icomp 0 1
0 f2 0 -1
itrue 0 1
0 f3 0 -1
ocomp 0 1
0 b4 0 -1
otrue 0 1
0 a4 0 -1
rst 0 1
0 sr1 0 -1
ts 0 1
0 c4 0 -1
2 10
ce 0 1
0 ce1 0 -2
clk 0 1
0 clk_s1 0 -2
di 0 1
0 q1 0 -2
eninr_dyn 0 1
0 d4 0 -2
icomp 0 1
0 f2 0 -2
itrue 0 1
0 f3 0 -2
ocomp 0 1
0 b4 0 -2
otrue 0 1
0 a4 0 -2
rst 0 1
0 sr1 0 -2
ts 0 1
0 c4 0 -2
3 10
ce 0 1
0 ce0 0 -2
clk 0 1
0 clk_s0 0 -2
di 0 1
0 q0 0 -2
eninr_dyn 0 1
0 d3 0 -2
icomp 0 1
0 f1 0 -2
itrue 0 1
0 f0 0 -2
ocomp 0 1
0 b3 0 -2
otrue 0 1
0 a3 0 -2
rst 0 1
0 sr0 0 -2
ts 0 1
0 c3 0 -2
11 2
0 10
ce 0 1
0 ce0 0 -1
clk 0 1
0 clk_s0 0 -1
di 0 1
0 q0 0 -1
eninr_dyn 0 1
0 d3 0 -1
icomp 0 1
0 f1 0 -1
itrue 0 1
0 f0 0 -1
ocomp 0 1
0 b3 0 -1
otrue 0 1
0 a3 0 -1
rst 0 1
0 sr0 0 -1
ts 0 1
0 c3 0 -1
1 10
ce 0 1
0 ce1 0 -1
clk 0 1
0 clk_s1 0 -1
di 0 1
0 q1 0 -1
eninr_dyn 0 1
0 d4 0 -1
icomp 0 1
0 f2 0 -1
itrue 0 1
0 f3 0 -1
ocomp 0 1
0 b4 0 -1
otrue 0 1
0 a4 0 -1
rst 0 1
0 sr1 0 -1
ts 0 1
0 c4 0 -1
12 2
2 10
ce 0 1
0 ce1 0 -2
clk 0 1
0 clk_s1 0 -2
di 0 1
0 q1 0 -2
eninr_dyn 0 1
0 d4 0 -2
icomp 0 1
0 f2 0 -2
itrue 0 1
0 f3 0 -2
ocomp 0 1
0 b4 0 -2
otrue 0 1
0 a4 0 -2
rst 0 1
0 sr1 0 -2
ts 0 1
0 c4 0 -2
3 10
ce 0 1
0 ce0 0 -2
clk 0 1
0 clk_s0 0 -2
di 0 1
0 q0 0 -2
eninr_dyn 0 1
0 d3 0 -2
icomp 0 1
0 f1 0 -2
itrue 0 1
0 f0 0 -2
ocomp 0 1
0 b3 0 -2
otrue 0 1
0 a3 0 -2
rst 0 1
0 sr0 0 -2
ts 0 1
0 c3 0 -2
19 1
0 36
clkc_0 0 1
0 q1 0 0
clkc_1 0 1
0 q2 0 0
clkc_2 0 1
0 q3 0 0
clkc_3 0 1
0 q4 0 0
clkc_4 0 1
0 q5 0 0
dyn_status 0 1
0 f6 0 0
en_pll2io 0 1
0 b6 0 0
enclkc_0 0 1
0 d2 0 0
enclkc_1 0 1
0 a3 0 0
enclkc_2 0 1
0 b3 0 0
enclkc_3 0 1
0 c3 0 0
enclkc_4 0 1
0 d3 0 0
ext_lock 0 1
0 f3 0 0
fbclk_8 0 1
0 clk_s1 0 0
int_lock 0 1
0 f2 0 0
load_reg 0 1
0 a6 0 0
mfgouta 0 1
0 f0 0 0
mfgoutb 0 1
0 f1 0 0
phasedone 0 1
0 f5 0 0
phasestep 0 1
0 d4 0 0
phaseupdown 0 1
0 a5 0 0
phcntsel_0 0 1
0 a4 0 0
phcntsel_1 0 1
0 b4 0 0
phcntsel_2 0 1
0 c4 0 0
pib_input_0 0 1
0 b1 0 0
pib_input_1 0 1
0 c1 0 0
pib_input_2 0 1
0 d1 0 0
pib_input_3 0 1
0 a2 0 0
pib_input_4 0 1
0 b5 0 0
pllreset 0 1
0 a1 0 0
refclk_10 0 1
0 a0 0 0
refclk_11 0 1
0 clk_s0 0 0
refmuxclk 0 1
0 f7 0 0
scanclk 0 1
0 c5 0 0
stdby 0 1
0 sr0 0 0
wakeup_sync 0 1
0 c2 0 0
22 2
0 20
ce_0 0 1
0 c0 0 0
ce_1 0 1
0 d0 0 0
ignr_0 0 1
0 a1 0 0
ignr_1 0 1
0 b1 0 0
pib_clk_s_0 0 2
0 c1 0 0 0 c1 0 1
pib_clk_s_1 0 2
0 d1 0 0 0 d1 0 1
pib_clk_s_2 0 2
0 a2 0 0 0 a2 0 1
pib_clk_s_3 0 2
0 b2 0 0 0 b2 0 1
pib_clk_s_4 0 2
0 c2 0 0 0 c2 0 1
pib_clk_s_5 0 2
0 d2 0 0 0 d2 0 1
pib_clk_z_0 0 2
0 a3 0 0 0 a3 0 1
pib_clk_z_1 0 2
0 b3 0 0 0 b3 0 1
pib_clk_z_2 0 2
0 c3 0 0 0 c3 0 1
pib_clk_z_3 0 2
0 d3 0 0 0 d3 0 1
pib_clk_z_4 0 2
0 a4 0 0 0 a4 0 1
pib_clk_z_5 0 2
0 b4 0 0 0 b4 0 1
pibclk_0 0 1
0 clk_s0 0 0
pibclk_1 0 1
0 d5 0 0
sel_0 0 1
0 a0 0 0
sel_1 0 1
0 b0 0 0
1 20
ce_0 0 1
0 c0 0 1
ce_1 0 1
0 d0 0 1
ignr_0 0 1
0 a1 0 1
ignr_1 0 1
0 b1 0 1
pib_clk_s_0 0 2
0 c1 0 0 0 c1 0 1
pib_clk_s_1 0 2
0 d1 0 0 0 d1 0 1
pib_clk_s_2 0 2
0 a2 0 0 0 a2 0 1
pib_clk_s_3 0 2
0 b2 0 0 0 b2 0 1
pib_clk_s_4 0 2
0 c2 0 0 0 c2 0 1
pib_clk_s_5 0 2
0 d2 0 0 0 d2 0 1
pib_clk_z_0 0 2
0 a3 0 0 0 a3 0 1
pib_clk_z_1 0 2
0 b3 0 0 0 b3 0 1
pib_clk_z_2 0 2
0 c3 0 0 0 c3 0 1
pib_clk_z_3 0 2
0 d3 0 0 0 d3 0 1
pib_clk_z_4 0 2
0 a4 0 0 0 a4 0 1
pib_clk_z_5 0 2
0 b4 0 0 0 b4 0 1
pibclk_0 0 1
0 clk_s0 0 1
pibclk_1 0 1
0 d5 0 1
sel_0 0 1
0 a0 0 1
sel_1 0 1
0 b0 0 1
23 1
0 14
pib_s_0 0 1
0 a0 0 0
pib_s_1 0 1
0 b0 0 0
pib_s_2 0 1
0 c0 0 0
pib_s_3 0 1
0 d0 0 0
pib_s_4 0 1
0 a1 0 0
pib_s_5 0 1
0 b1 0 0
pib_z_0 0 1
0 c1 0 0
pib_z_1 0 1
0 d1 0 0
pib_z_2 0 1
0 a2 0 0
pib_z_3 0 1
0 b2 0 0
pib_z_4 0 1
0 c2 0 0
pib_z_5 0 1
0 d2 0 0
pibclk_0 0 1
0 d5 0 0
pibclk_1 0 1
0 clk_s0 0 0
26 1
0 12
ce_0 0 1
0 a3 0 0
ce_1 0 1
0 a2 0 0
ce_2 0 1
0 a1 0 0
ce_3 0 1
0 a0 0 0
ce_4 0 1
0 c3 0 0
ce_5 0 1
0 c2 0 0
ce_6 0 1
0 c1 0 0
ce_7 0 1
0 c0 0 0
pibclk_0 0 1
0 clk_s0 0 0
pibclk_1 0 1
0 clk_s1 0 0
pibclk_2 0 1
0 a7 0 0
pibclk_3 0 1
0 a5 0 0
31 2
0 7
pibclk0_0 0 1
0 a6 0 0
pibclk0_1 0 1
0 clk_s0 0 0
pibclk1_0 0 1
0 c6 0 0
pibclk1_1 0 1
0 clk_s1 0 0
rls 0 1
0 b4 0 0
rst 0 1
0 a4 0 0
stop 0 1
0 b6 0 0
1 1
stop 0 1
0 d6 0 0
32 1
0 42
cclk 0 1
0 q4 0 0
done 0 1
0 q2 0 0
gsrn_sync_clk 0 1
0 c4 0 0
highz 0 1
0 q3 0 0
jrstn 0 1
0 f0 0 0
jrti_0 0 1
0 f1 0 0
jrti_1 0 1
0 f2 0 0
jscanen_0 0 1
0 f7 0 0
jscanen_1 0 1
0 q0 0 0
jshift 0 1
0 f3 0 0
jtag8_ipa_0 0 1
0 c0 0 0
jtag8_ipa_1 0 1
0 d0 0 0
jtag8_ipa_2 0 1
0 a1 0 0
jtag8_ipa_3 0 1
0 b1 0 0
jtag8_ipa_4 0 1
0 c1 0 0
jtag8_ipa_5 0 1
0 d1 0 0
jtag8_ipa_6 0 1
0 a2 0 0
jtag8_ipa_7 0 1
0 b2 0 0
jtag8_ipb_0 0 1
0 c2 0 0
jtag8_ipb_1 0 1
0 d2 0 0
jtag8_ipb_2 0 1
0 a3 0 0
jtag8_ipb_3 0 1
0 b3 0 0
jtag8_ipb_4 0 1
0 c3 0 0
jtag8_ipb_5 0 1
0 d3 0 0
jtag8_ipb_6 0 1
0 a4 0 0
jtag8_ipb_7 0 1
0 b4 0 0
jtck 0 1
0 f4 0 0
jtdi 0 1
0 f5 0 0
jtdo_0 0 1
0 a0 0 0
jtdo_1 0 1
0 b0 0 0
jtms 0 1
0 q1 0 0
jupdate 0 1
0 f6 0 0
mboot_dynamic_addr_0 0 1
0 c4 3 0
mboot_dynamic_addr_1 0 1
0 a4 3 0
mboot_dynamic_addr_2 0 1
0 d3 3 0
mboot_dynamic_addr_3 0 1
0 d2 3 0
mboot_dynamic_addr_4 0 1
0 b2 3 0
mboot_dynamic_addr_5 0 1
0 a2 3 0
mboot_dynamic_addr_6 0 1
0 c1 3 0
mboot_dynamic_addr_7 0 1
0 c0 3 0
mboot_rebootn 0 1
0 d4 3 0
usr_gsrn 0 1
0 d4 0 0
33 1
0 3
pwrgrd 0 1
0 a1 0 0
stdby_inr 0 1
0 b1 0 0
stdby_lvds 0 1
0 c1 0 0
36 1
0 3
pwrgrd 0 1
0 a1 0 0
stdby_inr 0 1
0 b1 0 0
stdby_lvds 0 1
0 c1 0 0
37 1
0 1
osc_dis 0 1
0 a6 0 0
42 4
0 54
aempty_flag 0 1
0 q5 0 1
afull_flag 0 1
0 q7 0 1
clkr 0 1
0 clk_s0 0 1
clkw 0 1
0 clk_s0 0 0
csr_0 0 1
0 c1 0 2
csr_1 0 1
0 d1 0 2
csr_2 0 1
0 sr1 0 1
csw_0 0 1
0 c0 0 2
csw_1 0 1
0 d0 0 2
csw_2 0 1
0 sr1 0 0
dia_0 0 1
0 a0 0 1
dia_1 0 1
0 b0 0 1
dia_2 0 1
0 c0 0 1
dia_3 0 1
0 d0 0 1
dia_4 0 1
0 a2 0 1
dia_5 0 1
0 b2 0 1
dia_6 0 1
0 c2 0 1
dia_7 0 1
0 d2 0 1
dia_8 0 1
0 c4 0 1
dib_0 0 1
0 a1 0 1
dib_1 0 1
0 b1 0 1
dib_2 0 1
0 c1 0 1
dib_3 0 1
0 d1 0 1
dib_4 0 1
0 a3 0 1
dib_5 0 1
0 b3 0 1
dib_6 0 1
0 c3 0 1
dib_7 0 1
0 d3 0 1
dib_8 0 1
0 d4 0 1
doa_0 0 1
0 f0 0 0
doa_1 0 1
0 f1 0 0
doa_2 0 1
0 f2 0 0
doa_3 0 1
0 f3 0 0
doa_4 0 1
0 f0 0 1
doa_5 0 1
0 f1 0 1
doa_6 0 1
0 f2 0 1
doa_7 0 1
0 f3 0 1
doa_8 0 1
0 q1 0 0
dob_0 0 1
0 f4 0 0
dob_1 0 1
0 f5 0 0
dob_2 0 1
0 f6 0 0
dob_3 0 1
0 f7 0 0
dob_4 0 1
0 f4 0 1
dob_5 0 1
0 f5 0 1
dob_6 0 1
0 f6 0 1
dob_7 0 1
0 f7 0 1
dob_8 0 1
0 q0 0 0
empty_flag 0 1
0 q4 0 1
full_flag 0 1
0 q6 0 1
orea 0 1
0 ce_s0 0 0
oreb 0 1
0 ce_s0 0 1
re 0 1
0 ce_s1 0 1
rprst 0 1
0 sr0 0 1
rst 0 1
0 sr0 0 0
we 0 1
0 ce_s1 0 0
1 54
aempty_flag 0 1
0 f1 0 4
afull_flag 0 1
0 f3 0 4
clkr 0 1
0 clk_s0 0 3
clkw 0 1
0 clk_s0 0 2
csr_0 0 1
0 c7 0 2
csr_1 0 1
0 d7 0 2
csr_2 0 1
0 sr1 0 3
csw_0 0 1
0 c6 0 2
csw_1 0 1
0 d6 0 2
csw_2 0 1
0 sr1 0 2
dia_0 0 1
0 a4 0 3
dia_1 0 1
0 b4 0 3
dia_2 0 1
0 c4 0 3
dia_3 0 1
0 d4 0 3
dia_4 0 1
0 a0 0 4
dia_5 0 1
0 b0 0 4
dia_6 0 1
0 c0 0 4
dia_7 0 1
0 d0 0 4
dia_8 0 1
0 a2 0 4
dib_0 0 1
0 a5 0 3
dib_1 0 1
0 b5 0 3
dib_2 0 1
0 c5 0 3
dib_3 0 1
0 d5 0 3
dib_4 0 1
0 a1 0 4
dib_5 0 1
0 b1 0 4
dib_6 0 1
0 c1 0 4
dib_7 0 1
0 d1 0 4
dib_8 0 1
0 b2 0 4
doa_0 0 1
0 f0 0 2
doa_1 0 1
0 f1 0 2
doa_2 0 1
0 f2 0 2
doa_3 0 1
0 f3 0 2
doa_4 0 1
0 f0 0 3
doa_5 0 1
0 f1 0 3
doa_6 0 1
0 f2 0 3
doa_7 0 1
0 f3 0 3
doa_8 0 1
0 q0 0 3
dob_0 0 1
0 f4 0 2
dob_1 0 1
0 f5 0 2
dob_2 0 1
0 f6 0 2
dob_3 0 1
0 f7 0 2
dob_4 0 1
0 f4 0 3
dob_5 0 1
0 f5 0 3
dob_6 0 1
0 f6 0 3
dob_7 0 1
0 f7 0 3
dob_8 0 1
0 q1 0 3
empty_flag 0 1
0 f0 0 4
full_flag 0 1
0 f2 0 4
orea 0 1
0 ce_s0 0 2
oreb 0 1
0 ce_s0 0 3
re 0 1
0 ce_s1 0 3
rprst 0 1
0 sr0 0 3
rst 0 1
0 sr0 0 2
we 0 1
0 ce_s1 0 2
2 54
aempty_flag 0 1
0 q1 0 5
afull_flag 0 1
0 f7 0 6
clkr 0 1
0 clk_s0 0 6
clkw 0 1
0 clk_s0 0 5
csr_0 0 1
0 c7 0 4
csr_1 0 1
0 d7 0 4
csr_2 0 1
0 sr1 0 6
csw_0 0 1
0 c6 0 4
csw_1 0 1
0 d6 0 4
csw_2 0 1
0 sr1 0 5
dia_0 0 1
0 a0 0 6
dia_1 0 1
0 b0 0 6
dia_2 0 1
0 c0 0 6
dia_3 0 1
0 d0 0 6
dia_4 0 1
0 a2 0 6
dia_5 0 1
0 b2 0 6
dia_6 0 1
0 c2 0 6
dia_7 0 1
0 d2 0 6
dia_8 0 1
0 c4 0 6
dib_0 0 1
0 a1 0 6
dib_1 0 1
0 b1 0 6
dib_2 0 1
0 c1 0 6
dib_3 0 1
0 d1 0 6
dib_4 0 1
0 a3 0 6
dib_5 0 1
0 b3 0 6
dib_6 0 1
0 c3 0 6
dib_7 0 1
0 d3 0 6
dib_8 0 1
0 d4 0 6
doa_0 0 1
0 f4 0 4
doa_1 0 1
0 f5 0 4
doa_2 0 1
0 f6 0 4
doa_3 0 1
0 f7 0 4
doa_4 0 1
0 f4 0 5
doa_5 0 1
0 f5 0 5
doa_6 0 1
0 f6 0 5
doa_7 0 1
0 f7 0 5
doa_8 0 1
0 f4 0 6
dob_0 0 1
0 f0 0 5
dob_1 0 1
0 f1 0 5
dob_2 0 1
0 f2 0 5
dob_3 0 1
0 f3 0 5
dob_4 0 1
0 f0 0 6
dob_5 0 1
0 f1 0 6
dob_6 0 1
0 f2 0 6
dob_7 0 1
0 f3 0 6
dob_8 0 1
0 f5 0 6
empty_flag 0 1
0 q0 0 5
full_flag 0 1
0 f6 0 6
orea 0 1
0 ce_s0 0 5
oreb 0 1
0 ce_s0 0 6
re 0 1
0 ce_s1 0 6
rprst 0 1
0 sr0 0 6
rst 0 1
0 sr0 0 5
we 0 1
0 ce_s1 0 5
3 54
aempty_flag 0 1
0 q1 0 8
afull_flag 0 1
0 q3 0 8
clkr 0 1
0 clk_s0 0 8
clkw 0 1
0 clk_s0 0 7
csr_0 0 1
0 c4 0 7
csr_1 0 1
0 d4 0 7
csr_2 0 1
0 sr1 0 8
csw_0 0 1
0 a4 0 7
csw_1 0 1
0 b4 0 7
csw_2 0 1
0 sr1 0 7
dia_0 0 1
0 a0 0 8
dia_1 0 1
0 b0 0 8
dia_2 0 1
0 c0 0 8
dia_3 0 1
0 d0 0 8
dia_4 0 1
0 a2 0 8
dia_5 0 1
0 b2 0 8
dia_6 0 1
0 c2 0 8
dia_7 0 1
0 d2 0 8
dia_8 0 1
0 c4 0 8
dib_0 0 1
0 a1 0 8
dib_1 0 1
0 b1 0 8
dib_2 0 1
0 c1 0 8
dib_3 0 1
0 d1 0 8
dib_4 0 1
0 a3 0 8
dib_5 0 1
0 b3 0 8
dib_6 0 1
0 c3 0 8
dib_7 0 1
0 d3 0 8
dib_8 0 1
0 d4 0 8
doa_0 0 1
0 f0 0 7
doa_1 0 1
0 f1 0 7
doa_2 0 1
0 f2 0 7
doa_3 0 1
0 f3 0 7
doa_4 0 1
0 f0 0 8
doa_5 0 1
0 f1 0 8
doa_6 0 1
0 f2 0 8
doa_7 0 1
0 f3 0 8
doa_8 0 1
0 q0 0 7
dob_0 0 1
0 f4 0 7
dob_1 0 1
0 f5 0 7
dob_2 0 1
0 f6 0 7
dob_3 0 1
0 f7 0 7
dob_4 0 1
0 f4 0 8
dob_5 0 1
0 f5 0 8
dob_6 0 1
0 f6 0 8
dob_7 0 1
0 f7 0 8
dob_8 0 1
0 q1 0 7
empty_flag 0 1
0 q0 0 8
full_flag 0 1
0 q2 0 8
orea 0 1
0 ce_s0 0 7
oreb 0 1
0 ce_s0 0 8
re 0 1
0 ce_s1 0 8
rprst 0 1
0 sr0 0 8
rst 0 1
0 sr0 0 7
we 0 1
0 ce_s1 0 7
90 2
0 30
a_0 0 1
0 a0 0 0
a_1 0 1
0 a1 0 0
b_0 0 1
0 b0 0 0
b_1 0 1
0 b1 0 0
c_0 0 1
0 c0 0 0
c_1 0 1
0 c1 0 0
ce 0 1
0 ce_s0 0 0
clk 0 1
0 clk_s0 0 0
d_0 0 1
0 d0 0 0
d_1 0 1
0 d1 0 0
dpram_di_0 0 1
0 dpram_di0 0 0
dpram_di_1 0 1
0 dpram_di1 0 0
dpram_mode 0 1
0 dpram_mode0 0 0
dpram_waddr_0 0 1
0 dpram_waddr0 0 0
dpram_waddr_1 0 1
0 dpram_waddr1 0 0
dpram_waddr_2 0 1
0 dpram_waddr2 0 0
dpram_waddr_3 0 1
0 dpram_waddr3 0 0
dpram_wclk 0 1
0 dpram_wclk0 0 0
dpram_we 0 1
0 dpram_we0 0 0
f_0 0 1
0 f0 0 0
f_1 0 1
0 f1 0 0
fci 0 1
0 fci0 0 0
fco 0 1
0 fco0 0 0
fx_0 0 1
0 fx0 0 0
fx_1 0 1
0 fx1 0 0
mi_0 0 1
0 mi0 0 0
mi_1 0 1
0 mi1 0 0
q_0 0 1
0 q0 0 0
q_1 0 1
0 q1 0 0
sr 0 1
0 sr0 0 0
1 30
a_0 0 1
0 a2 0 0
a_1 0 1
0 a3 0 0
b_0 0 1
0 b2 0 0
b_1 0 1
0 b3 0 0
c_0 0 1
0 c2 0 0
c_1 0 1
0 c3 0 0
ce 0 1
0 ce_s1 0 0
clk 0 1
0 clk_s1 0 0
d_0 0 1
0 d2 0 0
d_1 0 1
0 d3 0 0
dpram_di_0 0 1
0 dpram_di2 0 0
dpram_di_1 0 1
0 dpram_di3 0 0
dpram_mode 0 1
0 dpram_mode1 0 0
dpram_waddr_0 0 1
0 dpram_waddr4 0 0
dpram_waddr_1 0 1
0 dpram_waddr5 0 0
dpram_waddr_2 0 1
0 dpram_waddr6 0 0
dpram_waddr_3 0 1
0 dpram_waddr7 0 0
dpram_wclk 0 1
0 dpram_wclk1 0 0
dpram_we 0 1
0 dpram_we1 0 0
f_0 0 1
0 f2 0 0
f_1 0 1
0 f3 0 0
fci 0 1
0 fci1 0 0
fco 0 1
0 fco1 0 0
fx_0 0 1
0 fx2 0 0
fx_1 0 1
0 fx3 0 0
mi_0 0 1
0 mi2 0 0
mi_1 0 1
0 mi3 0 0
q_0 0 1
0 q2 0 0
q_1 0 1
0 q3 0 0
sr 0 1
0 sr1 0 0
91 2
2 34
a_0 0 1
0 a4 0 0
a_1 0 1
0 a5 0 0
b_0 0 1
0 b4 0 0
b_1 0 1
0 b5 0 0
c_0 0 1
0 c4 0 0
c_1 0 1
0 c5 0 0
ce 0 1
0 ce_s2 0 0
clk 0 1
0 clk_s2 0 0
d_0 0 1
0 d4 0 0
d_1 0 1
0 d5 0 0
dpram_di_0 0 1
0 dpram_di4 0 0
dpram_di_1 0 1
0 dpram_di5 0 0
dpram_di_2 0 1
0 dpram_di6 0 0
dpram_di_3 0 1
0 dpram_di7 0 0
dpram_mode 0 1
0 dpram_mode2 0 0
dpram_waddr_0 0 1
0 dpram_waddr8 0 0
dpram_waddr_1 0 1
0 dpram_waddr9 0 0
dpram_waddr_2 0 1
0 dpram_waddr10 0 0
dpram_waddr_3 0 1
0 dpram_waddr11 0 0
dpram_wclk 0 1
0 dpram_wclk2 0 0
dpram_we 0 1
0 dpram_we2 0 0
e_0 0 1
0 e4 0 0
e_1 0 1
0 e5 0 0
f_0 0 1
0 f4 0 0
f_1 0 1
0 f5 0 0
fci 0 1
0 fci2 0 0
fco 0 1
0 fco2 0 0
fx_0 0 1
0 fx4 0 0
fx_1 0 1
0 fx5 0 0
mi_0 0 1
0 mi4 0 0
mi_1 0 1
0 mi5 0 0
q_0 0 1
0 q4 0 0
q_1 0 1
0 q5 0 0
sr 0 1
0 sr2 0 0
3 34
a_0 0 1
0 a6 0 0
a_1 0 1
0 a7 0 0
b_0 0 1
0 b6 0 0
b_1 0 1
0 b7 0 0
c_0 0 1
0 c6 0 0
c_1 0 1
0 c7 0 0
ce 0 1
0 ce_s3 0 0
clk 0 1
0 clk_s3 0 0
d_0 0 1
0 d6 0 0
d_1 0 1
0 d7 0 0
dpram_di_0 0 1
0 dpram_di8 0 0
dpram_di_1 0 1
0 dpram_di9 0 0
dpram_di_2 0 1
0 dpram_di10 0 0
dpram_di_3 0 1
0 dpram_di11 0 0
dpram_mode 0 1
0 dpram_mode3 0 0
dpram_waddr_0 0 1
0 dpram_waddr12 0 0
dpram_waddr_1 0 1
0 dpram_waddr13 0 0
dpram_waddr_2 0 1
0 dpram_waddr14 0 0
dpram_waddr_3 0 1
0 dpram_waddr15 0 0
dpram_wclk 0 1
0 dpram_wclk3 0 0
dpram_we 0 1
0 dpram_we3 0 0
e_0 0 1
0 e6 0 0
e_1 0 1
0 e7 0 0
f_0 0 1
0 f6 0 0
f_1 0 1
0 f7 0 0
fci 0 1
0 fci3 0 0
fco 0 1
0 fco3 0 0
fx_0 0 1
0 fx6 0 0
fx_1 0 1
0 fx7 0 0
mi_0 0 1
0 mi6 0 0
mi_1 0 1
0 mi7 0 0
q_0 0 1
0 q6 0 0
q_1 0 1
0 q7 0 0
sr 0 1
0 sr3 0 0
398
4 architecture al2 device al2_6
20 padn fnc type lqfp144 lqfp144_stage lqfp144_cfg lqfp144_bank bga256 bga256_stage bga256_cfg bga256_bank bga256b bga256b_stage bga256b_cfg bga256b_bank lvds_in lvds_out bs_order padx pady
20 1 skip_clear test - - - -99 - - - -99 - - - -99 - - - -2022.91 1577.43
20 2 vccaux vccaux - - - -999 vccaux - - -999 vccaux - - -999 - - - -2022.91 1487.43
20 3 vccio1 vccio1 - - - -1 vccio1 - - -1 vccio1 - - -1 - - - -2022.91 1397.43
20 4 pl37a fio p2 - - 1 e5 - - 1 e5 - - 1 pos_of_pl37b pos_of_pl37b 0 -2022.91 1326.69
20 5 pl37b fio p1 - - 1 d4 - - 1 d4 - - 1 neg_of_pl37a neg_of_pl37a 1 -1881.275 1291.32
20 6 gnd gnd p4 pin - 0 gnd - - 0 gnd - - 0 - - - -2022.91 1255.95
20 7 pl37c fio p3 - - 1 d3 - - 1 d3 - - 1 pos_of_pl37d pos_of_pl37d 2 -1881.275 1220.58
20 8 vssio vssio p4 - - 1 gnd - - 1 gnd - - 1 - - - -2022.91 1185.21
20 9 pl37d fio - - - 1 c3 - - 1 c3 - - 1 neg_of_pl37c neg_of_pl37c 3 -1881.275 1149.84
20 10 pl34a fio - - - 1 f5 - - 1 f5 - - 1 pos_of_pl34b pos_of_pl34b 4 -2022.91 1114.47
20 11 pl34b fio - - - 1 g5 - - 1 g5 - - 1 neg_of_pl34a neg_of_pl34a 5 -1881.275 1079.1
20 12 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - -2022.91 1043.73
20 13 pl34c fio - - - 1 c2 - - 1 c2 - - 1 pos_of_pl34d pos_of_pl34d 6 -1881.275 1008.36
20 14 vcc vcc p5 - - 0 vcc - - 0 vcc - - 0 - - - -2022.91 972.99
20 15 pl34d fio p6 - d1/data1,mosi/asdo 1 c1 - d1/data1,mosi/asdo 1 c1 - d1/data1,mosi/asdo 1 neg_of_pl34c neg_of_pl34c 7 -1881.275 937.62
20 16 pl31a fio - - - 1 b1 - - 1 b1 - - 1 pos_of_pl31b pos_of_pl31b 8 -2022.91 902.25
20 17 pl31b fio p7 - vref1_1 1 f3 - vref1_1 1 f3 - vref1_1 1 neg_of_pl31a neg_of_pl31a 9 -1881.275 866.88
20 18 vccio1 vccio1 - - - -1 vccio1 - - -1 vccio1 - - -1 - - - -2022.91 831.51
20 19 pl31c fio p8 - spicsn/ncso,busy 1 d2 - spicsn/ncso,busy 1 d2 - spicsn/ncso,busy 1 pos_of_pl31d pos_of_pl31d 10 -1881.275 796.14
20 20 initn io p9 - initn/nstatus 1 f4 - initn/nstatus 1 f4 - initn/nstatus 1 - - 14 -2022.91 760.77
20 21 pl31d fio p10 - - 1 d1 - - 1 d1 - - 1 neg_of_pl31c neg_of_pl31c 11 -1881.275 725.4
20 22 pl28a fio p12 - dpclkio_1,cclk 1 g2 - dpclkio_1 1 g2 - dpclkio_1 1 pos_of_pl28b pos_of_pl28b 12 -2022.91 690.03
20 23 pl28b fio p11 - - 1 g1 - - 1 g1 - - 1 neg_of_pl28a neg_of_pl28a 13 -1881.275 654.66
20 24 vssio vssio - pad - -1 gnd - - -1 gnd - - -1 - - - -2022.91 619.29
20 25 cclk io - - cclk/dclk 1 h1 - cclk/dclk 1 h1 - cclk/dclk 1 - - 15 -1881.275 583.92
20 26 pl25a fio p13 - d0/data0,din 1 h2 - d0/data0,din 1 h2 - d0/data0,din 1 pos_of_pl25b pos_of_pl25b 16 -2022.91 548.55
20 27 programn i - - programn/nconfig 1 h5 - programn/nconfig 1 h5 - programn/nconfig 1 - - 17 -1881.275 513.18
20 28 tdi i p15 - tdi 1 h4 - tdi 1 h4 - tdi 1 - - - -2022.91 477.81
20 29 pl25b fio p14 - programn/nconfig 1 g4 - - 1 g4 - - 1 neg_of_pl25a neg_of_pl25a 18 -1881.275 442.44
20 30 gnd gnd - pad - 0 gnd - - 0 gnd - - 0 - - - -2022.91 407.07
20 31 pl25c fio - - - 1 f2 - - 1 f2 - - 1 pos_of_pl25d pos_of_pl25d 19 -1881.275 371.7
20 32 tck i p16 - tck 1 h3 - tck 1 h3 - tck 1 - - - -2022.91 336.33
20 33 pl25d fio - - - 1 f1 - - 1 f1 - - 1 neg_of_pl25c neg_of_pl25c 20 -1881.275 300.96
20 34 pl22a fio - - - 1 - - - 1 - - - 1 pos_of_pl22b pos_of_pl22b 21 -2022.91 265.59
20 35 pl22b fio - - - 1 - - - 1 - - - 1 neg_of_pl22a neg_of_pl22a 22 -1881.275 230.22
20 36 vccio1 vccio1 p17 - - -1 vccio1 - - -1 vccio1 - - -1 - - - -2022.91 194.85
20 37 pl22c fio - - gclkiop_1 1 e2 - gclkiop_1 1 e2 - gclkiop_1 1 pos_of_pl22d pos_of_pl22d 23 -1881.275 159.48
20 38 tms i p18 - tms 1 j5 - tms 1 j5 - tms 1 - - - -2022.91 124.11
20 39 tdo o p20 - tdo 1 j4 - tdo 1 j4 - tdo 1 - - - -1881.275 88.74
20 40 vssio vssio p19 - - -1 gnd - - -1 gnd - - -1 - - - -2022.91 53.37
20 41 csn i p21 - csn/nce 1 j3 - csn/nce 1 j3 - csn/nce 1 - - 24 -1881.275 18
20 42 gnd gnd p22 pin - 0 gnd - - 0 gnd - - 0 - - - -2022.91 -17.37
20 43 pl22d fio p23 - gclkion_1 1 e1 - gclkion_1 1 e1 - gclkion_1 1 neg_of_pl22c neg_of_pl22c 25 -1881.275 -52.74
20 44 pl17a fio p24 - gclkiop_2 2 m2 - gclkiop_2 2 m2 - gclkiop_2 2 pos_of_pl17b pos_of_pl17b 26 -2022.91 -124.11
20 45 pl17b fio p25 - gclkion_2 2 m1 - gclkion_2 2 m1 - gclkion_2 2 neg_of_pl17a neg_of_pl17a 27 -1881.275 -159.48
20 46 vccaux vccaux - - - -999 vccaux - - -999 vccaux - - -999 - - - -2022.91 -194.85
20 47 pl17c fio - - - 2 j2 - - 2 j2 - - 2 pos_of_pl17d pos_of_pl17d 28 -1881.275 -230.22
20 48 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - -2022.91 -265.59
20 49 pl17d fio - - - 2 j1 - - 2 j1 - - 2 neg_of_pl17c neg_of_pl17c 29 -1881.275 -300.96
20 50 pl14a fio - - - 2 k2 - - 2 k2 - - 2 pos_of_pl14b pos_of_pl14b 30 -2022.91 -336.33
20 51 pl14b fio - - - 2 k1 - - 2 k1 - - 2 neg_of_pl14a neg_of_pl14a 31 -1881.275 -371.7
20 52 vccio2 vccio2 p26 - - -2 vccio2 - - -2 vccio2 - - -2 - - - -2022.91 -407.07
20 53 pl14c fio - - - 2 k5 - - 2 k5 - - 2 pos_of_pl14d pos_of_pl14d 32 -1881.275 -442.44
20 54 vssio vssio p27 pin - -2 gnd - - -2 gnd - - -2 - - - -2022.91 -477.81
20 55 pl14d fio - - - 2 l4 - - 2 l4 - - 2 neg_of_pl14c neg_of_pl14c 33 -1881.275 -513.18
20 56 gnd gnd p27 pin - 0 gnd - - 0 gnd - - 0 - - - -2022.91 -548.55
20 57 pl11b fio p28 - - 2 k7 - - 2 k7 - - 2 neg_of_pl11a neg_of_pl11a 34 -1881.275 -583.92
20 58 pl11a fio - - - 2 j6 - - 2 j6 - - 2 pos_of_pl11b pos_of_pl11b 35 -2022.91 -619.29
20 59 pl11c fio - - - 2 n2 - - 2 n2 - - 2 pos_of_pl11d pos_of_pl11d 36 -1881.275 -654.66
20 60 vcc vcc p29 - - 0 vcc - - 0 vcc - - 0 - - - -2022.91 -690.03
20 61 pl11d fio - - - 2 n1 - - 2 n1 - - 2 neg_of_pl11c neg_of_pl11c 37 -1881.275 -725.4
20 62 pl8a fio p30 - dpclkio_2 2 l2 - dpclkio_2 2 l2 - dpclkio_2 2 pos_of_pl8b pos_of_pl8b 38 -2022.91 -760.77
20 63 pl8b fio - - - 2 l1 - - 2 l1 - - 2 neg_of_pl8a neg_of_pl8a 39 -1881.275 -796.14
20 64 vccio2 vccio2 - - - -2 vccio2 - - -2 vccio2 - - -2 - - - -2022.91 -831.51
20 65 pl8c fio p31 - - 2 p2 - - 2 p2 - - 2 pos_of_pl8d pos_of_pl8d 40 -1881.275 -866.88
20 66 vssio vssio - pad - -2 gnd - - -2 gnd - - -2 - - - -2022.91 -902.25
20 67 pl8d fio - - - 2 p1 - - 2 p1 - - 2 neg_of_pl8c neg_of_pl8c 41 -1881.275 -937.62
20 68 pl5a fio p32 - vref2_1 2 l3 - vref2_1 2 l3 - vref2_1 2 pos_of_pl5b pos_of_pl5b 42 -2022.91 -972.99
20 69 pl5b fio p33 - - 2 r1 - - 2 r1 - - 2 neg_of_pl5a neg_of_pl5a 43 -1881.275 -1008.36
20 70 vssio vssio - pad - -2 gnd - - -2 gnd - - -2 - - - -2022.91 -1043.73
20 71 pl5c fio p34 - - 2 k6 - - 2 k6 - - 2 pos_of_pl5d pos_of_pl5d 44 -1881.275 -1079.1
20 72 vccio2 vccio2 - - - -2 vccio2 - - -2 vccio2 - - -2 - - - -2022.91 -1114.47
20 73 pl5d fio - - - 2 l6 - - 2 l6 - - 2 neg_of_pl5c neg_of_pl5c 45 -1881.275 -1149.84
20 74 pl2a fio - - gpll0_outp2 2 n5 - gpll0_outp2 2 n5 - gpll0_outp2 2 pos_of_pl2b pos_of_pl2b 46 -2022.91 -1185.21
20 75 pl2b fio - - gpll0_outn2 2 n6 - gpll0_outn2 2 n6 - gpll0_outn2 2 neg_of_pl2a neg_of_pl2a 47 -1881.275 -1220.58
20 76 vccaux vccaux p35 - - -999 vccaux - - -999 vccaux - - -999 - - - -2022.91 -1255.95
20 77 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - -2022.91 -1326.69
20 78 gnd gnd - pad - 0 gnd - - 0 gnd - - 0 - - - -2022.91 -1397.43
20 79 gnd_plla0 gnd_plla0 p36 - - -999 gnd_plla0 - - -999 gnd_plla0 - - -999 - - - -2022.91 -1487.43
20 80 gnd_plla0 gnd_plla0 p36 - - -999 gnd_plla0 - - -999 gnd_plla0 - - -999 - - - -2022.91 -1577.43
20 81 vcc_plla0 vcc_plla0 p37 - - -999 vcc_plla0 - - -999 vcc_plla0 - - -999 - - - -1901.24 -1687.97
20 82 vcc_plla0 vcc_plla0 p37 - - -999 vcc_plla0 - - -999 vcc_plla0 - - -999 - - - -1811.24 -1687.97
20 83 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - -1721.24 -1687.97
20 84 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - -1631.24 -1687.97
20 85 pb1a fio p39 - gpll0_clkin0 3 n3 - gpll0_clkin0 3 n3 - gpll0_clkin0 3 pos_of_pb1b e_pos_of_pb1b 48 -1541.24 -1687.97
20 86 pb1b fio p38 - gpll0_clkin1 3 p3 - gpll0_clkin1 3 p3 - gpll0_clkin1 3 neg_of_pb1a e_neg_of_pb1a 49 -1505.87 -1546.335
20 87 vccio3 vccio3 p40 - - -3 vccio3 - - -3 vccio3 - - -3 - - - -1470.5 -1687.97
20 88 pb1c fio - - - 3 r3 - - 3 r3 - - 3 pos_of_pb1d e_pos_of_pb1d 50 -1435.13 -1546.335
20 89 vssio vssio p41 - - -3 gnd - - -3 gnd - - -3 - - - -1399.76 -1687.97
20 90 pb1d fio - - - 3 t3 - - 3 t3 - - 3 neg_of_pb1c e_neg_of_pb1c 51 -1364.39 -1546.335
20 91 pb4a fio - - - 3 m7 - - 3 m7 - - 3 pos_of_pb4b e_pos_of_pb4b 52 -1326.23 -1687.97
20 92 pb4b fio - - - 3 k8 - - 3 k8 - - 3 neg_of_pb4a e_neg_of_pb4a 53 -1290.86 -1546.335
20 93 gnd gnd p41 - - 0 gnd - - 0 gnd - - 0 - - - -1255.49 -1687.97
20 94 pb4c fio p42 - dpclkio_3 3 t2 - dpclkio_3 3 t2 - dpclkio_3 3 pos_of_pb4d e_pos_of_pb4d 54 -1220.12 -1546.335
20 95 gnd gnd - - - 0 - - - 0 - - - 0 - - - -1184.75 -1687.97
20 96 pb4d fio - - vref3_1 3 p6 - vref3_1 3 p6 - vref3_1 3 neg_of_pb4c e_neg_of_pb4c 55 -1149.38 -1546.335
20 97 pb6a fio p43 - gpll0_outp1 3 r4 - gpll0_outp1 3 r4 - gpll0_outp1 3 pos_of_pb6b e_pos_of_pb6b 56 -1111.22 -1687.97
20 98 pb6b fio p44 - gpll0_outn1 3 t4 - gpll0_outn1 3 t4 - gpll0_outn1 3 neg_of_pb6a e_neg_of_pb6a 57 -1075.85 -1546.335
20 99 vcc vcc p45 - - 0 vcc - - 0 vcc - - 0 - - - -1040.48 -1687.97
20 100 pb6c fio - - - 3 l7 - - 3 l7 - - 3 pos_of_pb6d e_pos_of_pb6d 58 -1005.11 -1546.335
20 101 vcc vcc p45 - - 0 - - - 0 - - - 0 - - - -969.74 -1687.97
20 102 pb6d fio p46 - - 3 m6 - - 3 m6 - - 3 neg_of_pb6c e_neg_of_pb6c 59 -934.37 -1546.335
20 103 vccio3 vccio3 p47 - - -3 vccio3 - - -3 vccio3 - - -3 - - - -868.905 -1687.97
20 104 pb9a fio - - - 3 r5 - - 3 r5 - - 3 pos_of_pb9b e_pos_of_pb9b 60 -795.635 -1687.97
20 105 pb9b fio - - - 3 t5 - - 3 t5 - - 3 neg_of_pb9a e_neg_of_pb9a 61 -760.265 -1546.335
20 106 gnd gnd p48 pin - 0 gnd - - 0 gnd - - 0 - - - -724.895 -1687.97
20 107 pb9c fio - - - 3 r6 - - 3 r6 - - 3 pos_of_pb9d e_pos_of_pb9d 62 -689.525 -1546.335
20 108 vssio vssio p48 - - -3 gnd - - -3 gnd - - -3 - - - -654.155 -1687.97
20 109 pb9d fio - - - 3 t6 - - 3 t6 - - 3 neg_of_pb9c e_neg_of_pb9c 63 -618.785 -1546.335
20 110 pb11a fio p49 - - 3 r7 - - 3 r7 - - 3 pos_of_pb11b e_pos_of_pb11b 64 -580.625 -1687.97
20 111 pb11b fio p50 - - 3 t7 - - 3 t7 - - 3 neg_of_pb11a e_neg_of_pb11a 65 -545.255 -1546.335
20 112 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - -509.885 -1687.97
20 113 pb11c fio p51 - - 3 l8 - - 3 l8 - - 3 pos_of_pb11d e_pos_of_pb11d 66 -474.515 -1546.335
20 114 vccio3 vccio3 - - - -3 vccio3 - - -3 vccio3 - - -3 - - - -439.145 -1687.97
20 115 pb11d fio - - - 3 m8 - - 3 m8 - - 3 neg_of_pb11c e_neg_of_pb11c 67 -403.775 -1546.335
20 116 pb14a fio - - - 3 n8 - - 3 n8 - - 3 pos_of_pb14b e_pos_of_pb14b 68 -365.615 -1687.97
20 117 pb14b fio - - - 3 p8 - - 3 p8 - - 3 neg_of_pb14a e_neg_of_pb14a 69 -330.245 -1546.335
20 118 vssio vssio - - - -3 gnd - - -3 gnd - - -3 - - - -294.875 -1687.97
20 119 pb14c fio p52 - gclkiop_3 3 r8 - gclkiop_3 3 r8 - gclkiop_3 3 pos_of_pb14d e_pos_of_pb14d 70 -259.505 -1546.335
20 120 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - -224.135 -1687.97
20 121 pb14d fio p53 - gclkion_3 3 t8 - gclkion_3 3 t8 - gclkion_3 3 neg_of_pb14c e_neg_of_pb14c 71 -188.765 -1546.335
20 122 vccaux vccaux - - - -999 vccaux - - -999 vccaux - - -999 - - - -141.43 -1687.97
20 123 pb17a fio p54 - gclkiop_4 4 r9 - gclkiop_4 4 r9 - gclkiop_4 4 pos_of_pb17b e_pos_of_pb17b 72 149.67 -1687.97
20 124 pb17b fio p55 - gclkion_4 4 t9 - gclkion_4 4 t9 - gclkion_4 4 neg_of_pb17a e_neg_of_pb17a 73 185.04 -1546.335
20 125 vccio4 vccio4 p56 - - -4 vccio4 - - -4 vccio4 - - -4 - - - 220.41 -1687.97
20 126 pb17c fio - - - 4 k9 - - 4 k9 - - 4 pos_of_pb17d e_pos_of_pb17d 74 255.78 -1546.335
20 127 vssio vssio p57 - - -4 gnd - - -4 gnd - - -4 - - - 291.15 -1687.97
20 128 pb17d fio - - - 4 l9 - - 4 l9 - - 4 neg_of_pb17c e_neg_of_pb17c 75 326.52 -1546.335
20 129 pb20a fio - - - 4 m9 - - 4 m9 - - 4 pos_of_pb20b e_pos_of_pb20b 76 364.68 -1687.97
20 130 pb20b fio - - - 4 n9 - - 4 n9 - - 4 neg_of_pb20a e_neg_of_pb20a 77 400.05 -1546.335
20 131 gnd gnd p57 pin - 0 gnd - - 0 gnd - - 0 - - - 435.42 -1687.97
20 132 pb20c fio p58 - - 4 p9 - - 4 p9 - - 4 pos_of_pb20d e_pos_of_pb20d 78 470.79 -1546.335
20 133 gnd gnd - - - 0 - - - 0 - - - 0 - - - 506.16 -1687.97
20 134 pb20d fio - - vref4_1 4 p11 - vref4_1 4 p11 - vref4_1 4 neg_of_pb20c e_neg_of_pb20c 79 541.53 -1546.335
20 135 pb22a fio p59 - - 4 r10 - - 4 r10 - - 4 pos_of_pb22b e_pos_of_pb22b 80 579.69 -1687.97
20 136 pb22b fio p60 - - 4 t10 - - 4 t10 - - 4 neg_of_pb22a e_neg_of_pb22a 81 615.06 -1546.335
20 137 vcc vcc p61 - - 0 vcc - - 0 vcc - - 0 - - - 650.43 -1687.97
20 138 pb22c fio - - - 4 r11 - - 4 r11 - - 4 pos_of_pb22d e_pos_of_pb22d 82 685.8 -1546.335
20 139 vccio4 vccio4 p62 - - -4 vccio4 - - -4 vccio4 - - -4 - - - 721.17 -1687.97
20 140 pb22d fio - - - 4 t11 - - 4 t11 - - 4 neg_of_pb22c e_neg_of_pb22c 83 756.54 -1546.335
20 141 vssio vssio p63 - - -4 gnd - - -4 gnd - - -4 - - - 819.035 -1687.97
20 142 vccm test - - - -99 - - - -99 - - - -99 - - - 851.25 -1546.335
20 143 gnd gnd p63 pin - 0 - - - 0 - - - 0 - - - 896.775 -1687.97
20 144 pb25a fio p64 - - 4 m10 - - 4 m10 - - 4 pos_of_pb25b e_pos_of_pb25b 84 966.945 -1687.97
20 145 pb25b fio p65 - - 4 n11 - - 4 n11 - - 4 neg_of_pb25a e_neg_of_pb25a 85 1002.315 -1546.335
20 146 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 1037.685 -1687.97
20 147 pb25c fio p66 - - 4 r12 - - 4 r12 - - 4 pos_of_pb25d e_pos_of_pb25d 86 1073.055 -1546.335
20 148 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - 1108.425 -1687.97
20 149 pb25d fio p67 - - 4 t12 - - 4 t12 - - 4 neg_of_pb25c e_neg_of_pb25c 87 1143.795 -1546.335
20 150 pb28a fio - - - 4 t14 - - 4 t14 - - 4 pos_of_pb28b e_pos_of_pb28b 88 1181.955 -1687.97
20 151 pb28b fio p68 - dpclkio_4 4 t15 - dpclkio_4 4 t15 - dpclkio_4 4 neg_of_pb28a e_neg_of_pb28a 89 1217.325 -1546.335
20 152 vccio4 vccio4 - - - -4 vccio4 - - -4 vccio4 - - -4 - - - 1252.695 -1687.97
20 153 pb28c fio p69 - - 4 m11 - - 4 m11 - - 4 pos_of_pb28d e_pos_of_pb28d 90 1288.065 -1546.335
20 154 vssio vssio - pad - -4 gnd - - -4 gnd - - -4 - - - 1323.435 -1687.97
20 155 pb28d fio - - - 4 n12 - - 4 n12 - - 4 neg_of_pb28c e_neg_of_pb28c 91 1358.805 -1546.335
20 156 pb31a fio p70 - - 4 r13 - - 4 r13 - - 4 pos_of_pb31b e_pos_of_pb31b 92 1396.965 -1687.97
20 157 pb31b fio p71 - - 4 t13 - - 4 t13 - - 4 neg_of_pb31a e_neg_of_pb31a 93 1432.335 -1546.335
20 158 vcc vcc - - - 0 - - - 0 - - - 0 - - - 1467.705 -1687.97
20 159 pb31c fio - - - 4 p14 - - 4 p14 - - 4 pos_of_pb31d e_pos_of_pb31d 94 1503.075 -1546.335
20 160 vssio vssio - - - -4 gnd - - -4 gnd - - -4 - - - 1538.445 -1687.97
20 161 pb31d fio p72 - - 4 l11 - - 4 l11 - - 4 neg_of_pb31c e_neg_of_pb31c 95 1573.815 -1546.335
20 162 gnd gnd - pad - 0 gnd - - 0 gnd - - 0 - - - 1628.445 -1687.97
20 163 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 1718.445 -1687.97
20 164 gnd gnd - - - 0 - - - 0 - - - 0 - - - 1808.445 -1687.97
20 165 vccaux vccaux - - - -999 vccaux - - -999 vccaux - - -999 - - - 1898.445 -1687.97
20 166 vccaux vccaux - - - -999 - - - -999 - - - -999 - - - 2022.905 -1577.43
20 167 vcc vcc - - - 0 - - - 0 - - - 0 - - - 2022.905 -1487.43
20 168 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - 2022.905 -1397.43
20 169 pr2d fio p73 - - 5 l10 - - 5 l10 - - 5 neg_of_pr2c neg_of_pr2c 96 1881.27 -1362.06
20 170 vccio5 vccio5 - - - -5 vccio5 - - -5 vccio5 - - -5 - - - 2022.905 -1326.69
20 171 pr2c fio p74 - - 5 k10 - - 5 k10 - - 5 pos_of_pr2d pos_of_pr2d 97 1881.27 -1291.32
20 172 vssio vssio - pad - -5 gnd - - -5 gnd - - -5 - - - 2022.905 -1255.95
20 173 pr2b fio p75 - - 5 r14 - - 5 r14 - - 5 neg_of_pr2a neg_of_pr2a 98 1881.27 -1220.58
20 174 pr2a fio - - - 5 p15 - - 5 p15 - - 5 pos_of_pr2b pos_of_pr2b 99 2022.905 -1185.21
20 175 pr5d fio p76 - - 5 m12 - - 5 m12 - - 5 neg_of_pr5c neg_of_pr5c 100 1881.27 -1149.84
20 176 pr5c fio p77 - - 5 l12 - - 5 l12 - - 5 pos_of_pr5d pos_of_pr5d 101 2022.905 -1114.47
20 177 pr5b fio - - - 5 n13 - - 5 n13 - - 5 neg_of_pr5a neg_of_pr5a 102 1881.27 -1079.1
20 178 vcc vcc p78 - - 0 vcc - - 0 vcc - - 0 - - - 2022.905 -1043.73
20 179 pr5a fio - - - 5 n14 - - 5 n14 - - 5 pos_of_pr5b pos_of_pr5b 103 1881.27 -1008.36
20 180 gnd gnd p79 pin - 0 gnd - - 0 gnd - - 0 - - - 2022.905 -972.99
20 181 pr8d fio - - - 5 p16 - - 5 p16 - - 5 neg_of_pr8c neg_of_pr8c 104 1881.27 -937.62
20 182 vssio vssio p79 - - -5 gnd - - -5 gnd - - -5 - - - 2022.905 -902.25
20 183 pr8c fio p80 - - 5 r16 - - 5 r16 - - 5 pos_of_pr8d pos_of_pr8d 105 1881.27 -866.88
20 184 vccio5 vccio5 p81 - - -5 vccio5 - - -5 vccio5 - - -5 - - - 2022.905 -831.51
20 185 pr8b fio - - - 5 n16 - - 5 n16 - - 5 neg_of_pr8a neg_of_pr8a 106 1881.27 -796.14
20 186 pr8a fio - - - 5 n15 - - 5 n15 - - 5 pos_of_pr8b pos_of_pr8b 107 2022.905 -760.77
20 187 pr11d fio - - - 5 k11 - - 5 k11 - - 5 neg_of_pr11c neg_of_pr11c 108 1881.27 -725.4
20 188 gnd gnd p82 pin - 0 gnd - - 0 gnd - - 0 - - - 2022.905 -690.03
20 189 pr11c fio - - - 5 j11 - - 5 j11 - - 5 pos_of_pr11d pos_of_pr11d 109 1881.27 -654.66
20 190 vssio vssio p82 - - -5 gnd - - -5 gnd - - -5 - - - 2022.905 -619.29
20 191 pr11b fio p83 - - 5 l13 - - 5 l13 - - 5 neg_of_pr11a neg_of_pr11a 110 1881.27 -583.92
20 192 pr11a fio - - vref5_1 5 l14 - vref5_1 5 l14 - vref5_1 5 pos_of_pr11b pos_of_pr11b 111 2022.905 -548.55
20 193 pr14d fio p84 - - 5 k16 - - 5 k16 - - 5 neg_of_pr14c neg_of_pr14c 112 1881.27 -513.18
20 194 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 2022.905 -477.81
20 195 pr14c fio p85 - dpclkio_5 5 k15 - dpclkio_5 5 k15 - dpclkio_5 5 pos_of_pr14d pos_of_pr14d 113 1881.27 -442.44
20 196 vccio5 vccio5 - - - -5 vccio5 - - -5 vccio5 - - -5 - - - 2022.905 -407.07
20 197 pr14b fio p86 - - 5 l16 - - 5 l16 - - 5 neg_of_pr14a neg_of_pr14a 114 1881.27 -371.7
20 198 pr14a fio p87 - - 5 l15 - - 5 l15 - - 5 pos_of_pr14b pos_of_pr14b 115 2022.905 -336.33
20 199 pr17d fio - - - 5 j13 - - 5 j13 - - 5 neg_of_pr17c neg_of_pr17c 116 1881.27 -300.96
20 200 vccaux vccaux - - - -999 vccaux - - -999 vccaux - - -999 - - - 2022.905 -265.59
20 201 pr17c fio - - - 5 k12 - - 5 k12 - - 5 pos_of_pr17d pos_of_pr17d 117 1881.27 -230.22
20 202 vssio vssio - pad - -5 gnd - - -5 gnd - - -5 - - - 2022.905 -194.85
20 203 pr17b fio p88 - gclkion_5 5 m16 - gclkion_5 5 m16 - gclkion_5 5 neg_of_pr17a neg_of_pr17a 118 1881.27 -159.48
20 204 pr17a fio p89 - gclkiop_5 5 m15 - gclkiop_5 5 m15 - gclkiop_5 5 pos_of_pr17b pos_of_pr17b 119 2022.905 -124.11
20 205 pr22d fio p90 - gclkion_6 6 e16 - gclkion_6 6 e16 - gclkion_6 6 neg_of_pr22c neg_of_pr22c 124 1881.27 -52.74
20 206 pr22c fio p91 - gclkiop_6 6 e15 - gclkiop_6 6 e15 - gclkiop_6 6 pos_of_pr22d pos_of_pr22d 125 2022.905 -17.37
20 207 done io p92 - done/conf_done 6 h14 - done/conf_done 6 h14 - done/conf_done 6 - - 120 1881.27 18
20 208 vccio6 vccio6 p93 - - -6 vccio6 - - -6 vccio6 - - -6 - - - 2022.905 53.37
20 209 msel0 i p94 - msel0/msel0 6 h13 - msel0/msel0 6 h13 - msel0/msel0 6 - - 121 1881.27 88.74
20 210 vssio vssio p95 pin - -6 gnd - - -6 gnd - - -6 - - - 2022.905 124.11
20 211 msel1 i p96 - msel1/msel1 6 h12 - msel1/msel1 6 h12 - msel1/msel1 6 - - 122 1881.27 159.48
20 212 gnd gnd p95 pin - 0 gnd - - 0 gnd - - 0 - - - 2022.905 194.85
20 213 pr22b fio - - - 6 j14 - - 6 j14 - - 6 neg_of_pr22a neg_of_pr22a 126 1881.27 230.22
20 214 pr22a fio - - - 6 j12 - - 6 j12 - - 6 pos_of_pr22b pos_of_pr22b 127 2022.905 265.59
20 215 pr25d fio - - - 6 j16 - - 6 j16 - - 6 neg_of_pr25c neg_of_pr25c 128 1881.27 300.96
20 216 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 2022.905 336.33
20 217 pr25c fio - - - 6 j15 - - 6 j15 - - 6 pos_of_pr25d pos_of_pr25d 129 1881.27 371.7
20 218 msel2 i p97 - msel2/msel2 6 g12 - msel2/msel2 6 g12 - msel2/msel2 6 - - 123 2022.905 407.07
20 219 pr25b fio - - - 6 h16 - - 6 h16 - - 6 neg_of_pr25a neg_of_pr25a 130 1881.27 442.44
20 220 pr25a fio - - - 6 h15 - - 6 h15 - - 6 pos_of_pr25b pos_of_pr25b 131 2022.905 477.81
20 221 pr28d fio p98 - - 6 g16 - - 6 g16 - - 6 neg_of_pr28c neg_of_pr28c 132 1881.27 513.18
20 222 vccio6 vccio6 - - - -6 vccio6 - - -6 vccio6 - - -6 - - - 2022.905 548.55
20 223 pr28c fio p99 - - 6 g15 - - 6 g15 - - 6 pos_of_pr28d pos_of_pr28d 133 1881.27 583.92
20 224 vssio vssio - pad - -6 gnd - - -6 gnd - - -6 - - - 2022.905 619.29
20 225 pr28b fio p100 - - 6 d16 - - 6 d16 - - 6 neg_of_pr28a neg_of_pr28a 134 1881.27 654.66
20 226 pr28a fio - - - 6 d15 - - 6 d15 - - 6 pos_of_pr28b pos_of_pr28b 135 2022.905 690.03
20 227 pr31d fio p101 - cson/nceo,dout 6 f16 - cson/nceo,dout 6 f16 - cson/nceo,dout 6 neg_of_pr31c neg_of_pr31c 136 1881.27 725.4
20 228 gnd gnd - pad - 0 gnd - - 0 gnd - - 0 - - - 2022.905 760.77
20 229 pr31c fio p103 - usrclk/clkusr 6 f15 - usrclk/clkusr 6 f15 - usrclk/clkusr 6 pos_of_pr31d pos_of_pr31d 137 1881.27 796.14
20 230 vcc vcc p102 - - 0 vcc - - 0 vcc - - 0 - - - 2022.905 831.51
20 231 pr31b fio - - - 6 c16 - - 6 c16 - - 6 neg_of_pr31a neg_of_pr31a 138 1881.27 866.88
20 232 pr31a fio - - - 6 c15 - - 6 c15 - - 6 pos_of_pr31b pos_of_pr31b 139 2022.905 902.25
20 233 pr34d fio p104 - dpclkio_6 6 b16 - dpclkio_6 6 b16 - dpclkio_6 6 neg_of_pr34c neg_of_pr34c 140 1881.27 937.62
20 234 vccio6 vccio6 - - - -6 vccio6 - - -6 vccio6 - - -6 - - - 2022.905 972.99
20 235 pr34c fio p105 - vref6_1 6 f14 - vref6_1 6 f14 - vref6_1 6 pos_of_pr34d pos_of_pr34d 141 1881.27 1008.36
20 236 vssio vssio - pad - -6 gnd - - -6 gnd - - -6 - - - 2022.905 1043.73
20 237 pr34b fio - - - 6 g11 - - 6 g11 - - 6 neg_of_pr34a neg_of_pr34a 142 1881.27 1079.1
20 238 pr34a fio p106 - - 6 f13 - - 6 f13 - - 6 pos_of_pr34b pos_of_pr34b 143 2022.905 1114.47
20 239 pr37d fio - - gpll2_outn2 6 c14 - gpll2_outn2 6 c14 - gpll2_outn2 6 neg_of_pr37c neg_of_pr37c 144 1881.27 1149.84
20 240 vccaux vccaux p107 - - -999 vccaux - - -999 vccaux - - -999 - - - 2022.905 1185.21
20 241 pr37c fio - - gpll2_outp2 6 d14 - gpll2_outp2 6 d14 - gpll2_outp2 6 pos_of_pr37d pos_of_pr37d 145 1881.27 1220.58
20 242 vccaux vccaux p107 - - -999 - - - -999 - - - -999 - - - 2022.905 1255.95
20 243 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 2022.905 1326.69
20 244 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - 2022.905 1397.43
20 245 gnd_plla2 gnd_plla2 p108 - - -999 gnd_plla2 - - -999 gnd_plla2 - - -999 - - - 2022.905 1487.43
20 246 gnd_plla2 gnd_plla2 p108 - - -999 gnd_plla2 - - -999 gnd_plla2 - - -999 - - - 2022.905 1577.43
20 247 vcc_plla2 vcc_plla2 p109 - - -999 vcc_plla2 - - -999 vcc_plla2 - - -999 - - - 1898.445 1687.97
20 248 vcc_plla2 vcc_plla2 p109 - - -999 vcc_plla2 - - -999 vcc_plla2 - - -999 - - - 1808.445 1687.97
20 249 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 1718.445 1687.97
20 250 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - 1628.445 1687.97
20 251 pt31d fio - - - 7 d11 - - 7 d11 - - 7 neg_of_pt31c e_neg_of_pt31c 146 1573.815 1546.335
20 252 vcc vcc - - - 0 - - - 0 - - - 0 - - - 1538.445 1687.97
20 253 pt31c fio p110 - dpclkio_7 7 d12 - dpclkio_7 7 d12 - dpclkio_7 7 pos_of_pt31d e_pos_of_pt31d 147 1503.075 1546.335
20 254 gnd gnd - pad - 0 gnd - - 0 gnd - - 0 - - - 1467.705 1687.97
20 255 pt31b fio p111 - gpll2_clkin1 7 f11 - gpll2_clkin1 7 f11 - gpll2_clkin1 7 neg_of_pt31a e_neg_of_pt31a 148 1432.335 1546.335
20 256 pt31a fio - - gpll2_clkin0 7 a15 - gpll2_clkin0 7 a15 - gpll2_clkin0 7 pos_of_pt31b e_pos_of_pt31b 149 1396.965 1687.97
20 257 pt28d fio p112 - gpll2_outn1 7 a14 - gpll2_outn1 7 a14 - gpll2_outn1 7 neg_of_pt28c e_neg_of_pt28c 150 1358.805 1546.335
20 258 vccio7 vccio7 - - - -7 vccio7 - - -7 vccio7 - - -7 - - - 1323.435 1687.97
20 259 pt28c fio p113 - gpll2_outp1 7 b14 - gpll2_outp1 7 b14 - gpll2_outp1 7 pos_of_pt28d e_pos_of_pt28d 151 1288.065 1546.335
20 260 vssio vssio - pad - -7 gnd - - -7 gnd - - -7 - - - 1252.695 1687.97
20 261 pt28b fio p114 - - 7 a13 - - 7 a13 - - 7 neg_of_pt28a e_neg_of_pt28a 152 1217.325 1546.335
20 262 pt28a fio p115 - - 7 b13 - - 7 b13 - - 7 pos_of_pt28b e_pos_of_pt28b 153 1181.955 1687.97
20 263 pt25d fio - - - 7 a12 - - 7 a12 - - 7 neg_of_pt25c e_neg_of_pt25c 154 1143.795 1546.335
20 264 vcc vcc p116 - - 0 vcc - - 0 vcc - - 0 - - - 1108.425 1687.97
20 265 pt25c fio - - - 7 b12 - - 7 b12 - - 7 pos_of_pt25d e_pos_of_pt25d 155 1073.055 1546.335
20 266 vcc vcc p116 - - 0 - - - 0 - - - 0 - - - 1037.685 1687.97
20 267 pt25b fio - - - 7 e11 - - 7 e11 - - 7 neg_of_pt25a e_neg_of_pt25a 156 1002.315 1546.335
20 268 pt25a fio - - vref7_1 7 c11 - vref7_1 7 c11 - vref7_1 7 pos_of_pt25b e_pos_of_pt25b 157 966.945 1687.97
20 269 vccio7 vccio7 p117 - - -7 vccio7 - - -7 vccio7 - - -7 - - - 896.205 1687.97
20 270 fsafe test - - - -99 - - - -99 - - - -99 - - - 860.835 1546.335
20 271 vssio vssio p118 - - -7 gnd - - -7 gnd - - -7 - - - 825.465 1687.97
20 272 pt22d fio - - - 7 f10 - - 7 f10 - - 7 neg_of_pt22c e_neg_of_pt22c 158 756.54 1546.335
20 273 gnd gnd p118 pin - 0 gnd - - 0 gnd - - 0 - - - 721.17 1687.97
20 274 pt22c fio p119 - - 7 f9 - - 7 f9 - - 7 pos_of_pt22d e_pos_of_pt22d 159 685.8 1546.335
20 275 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 650.43 1687.97
20 276 pt22b fio p120 - - 7 e10 - - 7 e10 - - 7 neg_of_pt22a e_neg_of_pt22a 160 615.06 1546.335
20 277 pt22a fio p121 - - 7 e9 - - 7 e9 - - 7 pos_of_pt22b e_pos_of_pt22b 161 579.69 1687.97
20 278 pt20d fio - - - 7 a11 - - 7 a11 - - 7 neg_of_pt20c e_neg_of_pt20c 162 541.53 1546.335
20 279 vccio7 vccio7 p122 - - -7 vccio7 - - -7 vccio7 - - -7 - - - 506.16 1687.97
20 280 pt20c fio - - - 7 b11 - - 7 b11 - - 7 pos_of_pt20d e_pos_of_pt20d 163 470.79 1546.335
20 281 vssio vssio p123 - - -7 gnd - - -7 gnd - - -7 - - - 435.42 1687.97
20 282 pt20b fio - - - 7 a10 - - 7 a10 - - 7 neg_of_pt20a e_neg_of_pt20a 164 400.05 1546.335
20 283 gnd gnd p123 pin - 0 gnd - - 0 gnd - - 0 - - - 364.68 1687.97
20 284 pt17d fio - - - 7 c9 - - 7 c9 - - 7 neg_of_pt17c e_neg_of_pt17c 166 326.52 1546.335
20 285 pt20a fio p124 - - 7 b10 - - 7 b10 - - 7 pos_of_pt20b e_pos_of_pt20b 165 291.15 1687.97
20 286 pt17c fio p125 - - 7 d9 - - 7 d9 - - 7 pos_of_pt17d e_pos_of_pt17d 167 255.78 1546.335
20 287 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - 220.41 1687.97
20 288 pt17b fio p126 - gclkion_7 7 a9 - gclkion_7 7 a9 - gclkion_7 7 neg_of_pt17a e_neg_of_pt17a 168 185.04 1546.335
20 289 pt17a fio p127 - gclkiop_7 7 b9 - gclkiop_7 7 b9 - gclkiop_7 7 pos_of_pt17b e_pos_of_pt17b 169 149.67 1687.97
20 290 vccaux vccaux - - - -999 vccaux - - -999 vccaux - - -999 - - - 33.505 1687.97
20 291 ext_20ua test - - - -99 - - - -99 - - - -99 - - - -1.865 1546.335
20 292 vccaux vccaux - - - -999 - - - -999 - - - -999 - - - -37.235 1687.97
20 293 bg_byps test - - - -99 - - - -99 - - - -99 - - - -72.605 1546.335
20 294 vcc vcc - - - 0 - - - 0 - - - 0 - - - -107.975 1687.97
20 295 pt14d fio p128 - gclkion_8 8 a8 - gclkion_8 8 a8 - gclkion_8 8 neg_of_pt14c e_neg_of_pt14c 170 -188.765 1546.335
20 296 gnd gnd - - - 0 - - - 0 - - - 0 - - - -224.135 1687.97
20 297 pt14c fio p129 - gclkiop_8 8 b8 - gclkiop_8 8 b8 - gclkiop_8 8 pos_of_pt14d e_pos_of_pt14d 171 -259.505 1546.335
20 298 vccio8 vccio8 p130 - - -8 vccio8 - - -8 vccio8 - - -8 - - - -294.875 1687.97
20 299 pt14b fio - - - 8 c8 - - 8 c8 - - 8 neg_of_pt14a e_neg_of_pt14a 172 -330.245 1546.335
20 300 pt14a fio - - - 8 d8 - - 8 d8 - - 8 pos_of_pt14b e_pos_of_pt14b 173 -365.615 1687.97
20 301 pt11d fio - - - 8 a6 - - 8 a6 - - 8 neg_of_pt11c e_neg_of_pt11c 174 -403.775 1546.335
20 302 vssio vssio p131 - - -8 gnd - - -8 gnd - - -8 - - - -439.145 1687.97
20 303 pt11c fio - - - 8 b6 - - 8 b6 - - 8 pos_of_pt11d e_pos_of_pt11d 175 -474.515 1546.335
20 304 gnd gnd p131 pin - 0 gnd - - 0 gnd - - 0 - - - -509.885 1687.97
20 305 pt11b fio p132 - d2/data2 8 e8 - d2/data2 8 e8 - d2/data2 8 neg_of_pt11a e_neg_of_pt11a 176 -545.255 1546.335
20 306 pt11a fio p133 - d3/data3 8 f8 - d3/data3 8 f8 - d3/data3 8 pos_of_pt11b e_pos_of_pt11b 177 -580.625 1687.97
20 307 pt9d fio - - - 8 f6 - - 8 f6 - - 8 neg_of_pt9c e_neg_of_pt9c 178 -618.785 1546.335
20 308 vcc vcc p134 - - 0 vcc - - 0 vcc - - 0 - - - -654.155 1687.97
20 309 pt9c fio - - - 8 f7 - - 8 f7 - - 8 pos_of_pt9d e_pos_of_pt9d 179 -689.525 1546.335
20 310 vcc vcc p134 - - 0 - - - 0 - - - 0 - - - -724.895 1687.97
20 311 pt9b fio p135 - d7/data7,atb_sns 8 a5 - d7/data7,atb_sns 8 a5 - d7/data7,atb_sns 8 neg_of_pt9a e_neg_of_pt9a 180 -760.265 1546.335
20 312 pt9a fio p136 - vref8_1,atb_frc 8 c6 - vref8_1,atb_frc 8 c6 - vref8_1,atb_frc 8 pos_of_pt9b e_pos_of_pt9b 181 -795.635 1687.97
20 313 gnd gnd - - - 0 gnd - - 0 gnd - - 0 - - - -866.375 1687.97
20 314 pt6d fio p137 - d5/data5 8 e7 - d5/data5 8 e7 - d5/data5 8 neg_of_pt6c e_neg_of_pt6c 182 -934.37 1546.335
20 315 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - -969.74 1687.97
20 316 pt6c fio p138 - d6/data6 8 e6 - d6/data6 8 e6 - d6/data6 8 pos_of_pt6d e_pos_of_pt6d 183 -1005.11 1546.335
20 317 vccio8 vccio8 p139 - - -8 vccio8 - - -8 vccio8 - - -8 - - - -1040.48 1687.97
20 318 pt6b fio - - d15 8 d5 - d15 8 d5 - d15 8 neg_of_pt6a e_neg_of_pt6a 184 -1075.85 1546.335
20 319 pt6a fio - - d14 8 d6 - d14 8 d6 - d14 8 pos_of_pt6b e_pos_of_pt6b 185 -1111.22 1687.97
20 320 pt4d fio - - d13 8 a2 - d13 8 a2 - d13 8 neg_of_pt4c e_neg_of_pt4c 186 -1149.38 1546.335
20 321 vssio vssio p140 - - -8 gnd - - -8 gnd - - -8 - - - -1184.75 1687.97
20 322 pt4c fio - - d12 8 b5 - d12 8 b5 - d12 8 pos_of_pt4d e_pos_of_pt4d 187 -1220.12 1546.335
20 323 gnd gnd p140 - - 0 gnd - - 0 gnd - - 0 - - - -1255.49 1687.97
20 324 pt4b fio - - d11 8 a4 - d11 8 a4 - d11 8 neg_of_pt4a e_neg_of_pt4a 188 -1290.86 1546.335
20 325 pt4a fio - - d10 8 b4 - d10 8 b4 - d10 8 pos_of_pt4b e_pos_of_pt4b 189 -1326.23 1687.97
20 326 pt1d fio p141 - d4/data4 8 b7 - d4/data4 8 b7 - d4/data4 8 neg_of_pt1c e_neg_of_pt1c 190 -1364.39 1546.335
20 327 vccio8 vccio8 - - - -8 vccio8 - - -8 vccio8 - - -8 - - - -1399.76 1687.97
20 328 pt1c fio p142 - dpclkio_8 8 b3 - dpclkio_8 8 b3 - dpclkio_8 8 pos_of_pt1d e_pos_of_pt1d 191 -1435.13 1546.335
20 329 vssio vssio - - - -8 gnd - - -8 gnd - - -8 - - - -1470.5 1687.97
20 330 pt1b fio p144 - d9 8 a3 - d9 8 a3 - d9 8 neg_of_pt1a e_neg_of_pt1a 192 -1505.87 1546.335
20 331 pt1a fio p143 - d8 8 a7 - d8 8 a7 - d8 8 pos_of_pt1b e_pos_of_pt1b 193 -1541.24 1687.97
20 332 id_0 test - - - -99 - - - -99 - - - -99 - - - -1576.61 1546.335
20 333 vcc vcc - - - 0 vcc - - 0 vcc - - 0 - - - -1631.24 1687.97
20 334 id_1 test - - - -99 - - - -99 - - - -99 - - - -1721.24 1687.97
20 335 id_2 test - - - -99 - - - -99 - - - -99 - - - -1811.24 1687.97
20 336 test_clk_sel test - - - -99 - - - -99 - - - -99 - - - -1901.24 1687.97
20 0 gnd gnd - - - 0 h7 - - 0 h7 - - 0 - - - - -
20 0 gnd gnd - - - 0 h8 - - 0 h8 - - 0 - - - - -
20 0 gnd gnd - - - 0 h9 - - 0 h9 - - 0 - - - - -
20 0 gnd gnd - - - 0 h10 - - 0 h10 - - 0 - - - - -
20 0 gnd gnd - - - 0 j7 - - 0 j7 - - 0 - - - - -
20 0 gnd gnd - - - 0 j8 - - 0 j8 - - 0 - - - - -
20 0 gnd gnd - - - 0 j9 - - 0 j9 - - 0 - - - - -
20 0 gnd gnd - - - 0 j10 - - 0 j10 - - 0 - - - - -
20 0 gnd gnd - - - 0 b2 - - 0 b2 - - 0 - - - - -
20 0 gnd gnd - - - 0 b15 - - 0 b15 - - 0 - - - - -
20 0 gnd gnd - - - 0 c5 - - 0 c5 - - 0 - - - - -
20 0 gnd gnd - - - 0 c12 - - 0 c12 - - 0 - - - - -
20 0 gnd gnd - - - 0 d7 - - 0 d7 - - 0 - - - - -
20 0 gnd gnd - - - 0 d10 - - 0 d10 - - 0 - - - - -
20 0 gnd gnd - - - 0 e4 - - 0 e4 - - 0 - - - - -
20 0 gnd gnd - - - 0 e13 - - 0 e13 - - 0 - - - - -
20 0 gnd gnd - - - 0 g13 - - 0 g13 - - 0 - - - - -
20 0 gnd gnd - - - 0 k4 - - 0 k4 - - 0 - - - - -
20 0 gnd gnd - - - 0 k13 - - 0 k13 - - 0 - - - - -
20 0 gnd gnd - - - 0 m4 - - 0 m4 - - 0 - - - - -
20 0 gnd gnd - - - 0 m13 - - 0 m13 - - 0 - - - - -
20 0 gnd gnd - - - 0 n7 - - 0 n7 - - 0 - - - - -
20 0 gnd gnd - - - 0 n10 - - 0 n10 - - 0 - - - - -
20 0 gnd gnd - - - 0 p5 - - 0 p5 - - 0 - - - - -
20 0 gnd gnd - - - 0 p12 - - 0 p12 - - 0 - - - - -
20 0 gnd gnd - - - 0 r2 - - 0 r2 - - 0 - - - - -
20 0 gnd gnd - - - 0 r15 - - 0 r15 - - 0 - - - - -
20 0 gnd_plla0 gnd_plla0 - - - -999 m5 - - -999 m5 - - -999 - - - - -
20 0 gnd_plla2 gnd_plla2 - - - -999 e12 - - -999 e12 - - -999 - - - - -
20 0 vcc vcc - - - 0 g6 - - 0 g6 - - 0 - - - - -
20 0 vcc vcc - - - 0 g7 - - 0 g7 - - 0 - - - - -
20 0 vcc vcc - - - 0 g8 - - 0 g8 - - 0 - - - - -
20 0 vcc vcc - - - 0 g9 - - 0 g9 - - 0 - - - - -
20 0 vcc vcc - - - 0 g10 - - 0 g10 - - 0 - - - - -
20 0 vcc vcc - - - 0 h6 - - 0 h6 - - 0 - - - - -
20 0 vcc vcc - - - 0 h11 - - 0 h11 - - 0 - - - - -
20 0 vccio1 vccio1 - - - -1 e3 - - -1 e3 - - -1 - - - - -
20 0 vccio1 vccio1 - - - -1 g3 - - -1 g3 - - -1 - - - - -
20 0 vccio2 vccio2 - - - -2 k3 - - -2 k3 - - -2 - - - - -
20 0 vccio2 vccio2 - - - -2 m3 - - -2 m3 - - -2 - - - - -
20 0 vccio3 vccio3 - - - -3 p4 - - -3 p4 - - -3 - - - - -
20 0 vccio3 vccio3 - - - -3 p7 - - -3 p7 - - -3 - - - - -
20 0 vccio3 vccio3 - - - -3 t1 - - -3 t1 - - -3 - - - - -
20 0 vccio4 vccio4 - - - -4 p10 - - -4 p10 - - -4 - - - - -
20 0 vccio4 vccio4 - - - -4 p13 - - -4 p13 - - -4 - - - - -
20 0 vccio4 vccio4 - - - -4 t16 - - -4 t16 - - -4 - - - - -
20 0 vccio5 vccio5 - - - -5 k14 - - -5 k14 - - -5 - - - - -
20 0 vccio5 vccio5 - - - -5 m14 - - -5 m14 - - -5 - - - - -
20 0 vccio6 vccio6 - - - -6 e14 - - -6 e14 - - -6 - - - - -
20 0 vccio6 vccio6 - - - -6 g14 - - -6 g14 - - -6 - - - - -
20 0 vccio7 vccio7 - - - -7 a16 - - -7 a16 - - -7 - - - - -
20 0 vccio7 vccio7 - - - -7 c10 - - -7 c10 - - -7 - - - - -
20 0 vccio7 vccio7 - - - -7 c13 - - -7 c13 - - -7 - - - - -
20 0 vccio8 vccio8 - - - -8 a1 - - -8 a1 - - -8 - - - - -
20 0 vccio8 vccio8 - - - -8 c4 - - -8 c4 - - -8 - - - - -
20 0 vccio8 vccio8 - - - -8 c7 - - -8 c7 - - -8 - - - - -
20 0 vccaux vccaux - - - -999 l5 - - -999 l5 - - -999 - - - - -
20 0 vccaux vccaux - - - -999 f12 - - -999 f12 - - -999 - - - - -
20 0 vcc_plla0 vcc_plla0 - - - -999 n4 - - -999 n4 - - -999 - - - - -
20 0 vcc_plla2 vcc_plla2 - - - -999 d13 - - -999 d13 - - -999 - - - - -
pack 17227
<?xml
version="1.0"
encoding="utf-8"?>
<fpga>
<architecture>
<complexblocklist>
<pb_type
name="AL_PHY_MSLICE">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="a"
num_pins="2"/><port
type="input"
name="b"
num_pins="2"/><port
type="input"
name="c"
num_pins="2"/><port
type="input"
name="d"
num_pins="2"/><port
type="input"
name="mi"
num_pins="2"/><port
type="input"
name="fci"/><port
type="output"
name="f"
num_pins="2"/><port
type="output"
name="fx"
num_pins="2"/><port
type="output"
name="q"
num_pins="2"/><port
type="output"
name="fco"/><mode
name="mble_adder_2">
<pb_type
name="mble_adder"
num_pb="2"
model_type="BLE_ADDER">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="a"/><port
type="input"
name="b"/><port
type="input"
name="c"/><port
type="input"
name="mi"/><port
type="output"
name="o"
num_pins="2"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="mble_adder[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="mble_adder[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="mble_adder[1:0].clk"/><interconnect
driver="a[0]
b[0]
mi[0]"
sink="mble_adder[0].a
mble_adder[0].b
mble_adder[0].mi"/><interconnect
driver="a[1]
b[1]
mi[1]"
sink="mble_adder[1].a
mble_adder[1].b
mble_adder[1].mi"/><interconnect
driver="mble_adder[1:0].o[0]"
sink="f[1:0]"/><interconnect
driver="mble_adder[1:0].q"
sink="q[1:0]"/><interconnect
driver="fci"
sink="mble_adder[0].c"/><interconnect
driver="mble_adder[0].o[1]"
sink="mble_adder[1].c"/><interconnect
driver="mble_adder[1].o[1]"
sink="fco"/></mode><mode
name="mble_gate4_2">
<pb_type
name="mble_gate4"
num_pb="2"
model_type="BLE_GATE4">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="c"/><port
type="input"
name="i"
num_pins="4"/><port
type="output"
name="o"
num_pins="2"/><port
type="input"
name="mi"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="mble_gate4[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="mble_gate4[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="mble_gate4[1:0].clk"/><interconnect
driver="a[0]
b[0]
c[0]
d[0]
mi[0]"
sink="mble_gate4[0].i[0:3]
mble_gate4[0].mi"/><interconnect
driver="a[1]
b[1]
c[1]
d[1]
mi[1]"
sink="mble_gate4[1].i[0:3]
mble_gate4[1].mi"/><interconnect
driver="mble_gate4[1:0].o[0]"
sink="fx[1:0]"/><interconnect
driver="mble_gate4[1:0].q"
sink="q[1:0]"/><interconnect
driver="fci"
sink="mble_gate4[0].c"/><interconnect
driver="mble_gate4[0].o[1]"
sink="mble_gate4[1].c"/><interconnect
driver="mble_gate4[1].o[1]"
sink="fco"/></mode><mode
name="mble_mux4_1">
<pb_type
name="mble_mux4"
num_pb="1"
model_type="BLE_MUX4">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="i"
num_pins="4"/><port
type="input"
name="s"
num_pins="2"/><port
type="output"
name="o"/><port
type="output"
name="q"/></pb_type><pb_type
name="seq"
num_pb="1"
model_type="SEQ">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="d"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="mble_mux4.ce
seq.ce"/><interconnect
type="complete"
driver="sr"
sink="mble_mux4.sr
seq.sr"/><interconnect
type="complete"
driver="clk"
sink="mble_mux4.clk
seq.clk"/><interconnect
driver="d[1]
c[1]
d[0]
c[0]"
sink="mble_mux4.i[3:0]"/><interconnect
driver="b[0]"
sink="mble_mux4.s[0]"/><interconnect
driver="b[1]"
sink="mble_mux4.s[0]"/><interconnect
driver="mi[0]"
sink="mble_mux4.s[1]"/><interconnect
driver="mi[1]"
sink="seq.d"/><interconnect
driver="mble_mux4.o"
sink="fx[0]"/><interconnect
driver="mble_mux4.q"
sink="q[0]"/><interconnect
driver="seq.q"
sink="q[1]"/></mode><mode
name="mble5_1">
<pb_type
name="mble5"
num_pb="1"
model_type="BLE5_NO_MI">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="in"
num_pins="5"/><port
type="output"
name="y"/><port
type="output"
name="q"/></pb_type><pb_type
name="seq"
num_pb="1"
model_type="SEQ">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="d"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="mble5.ce
seq.ce"/><interconnect
type="complete"
driver="sr"
sink="mble5.sr
seq.sr"/><interconnect
type="complete"
driver="clk"
sink="mble5.clk
seq.clk"/><interconnect
driver="d[0]
c[0]
b[0]
a[0]"
sink="mble5.in[3:0]"/><interconnect
driver="d[1]
c[1]
b[1]
a[1]"
sink="mble5.in[3:0]"/><interconnect
driver="mi[0]"
sink="mble5.in[4]"/><interconnect
driver="mi[1]"
sink="seq.d"/><interconnect
driver="mble5.y"
sink="fx[0]"/><interconnect
driver="mble5.q"
sink="q[0]"/><interconnect
driver="seq.q"
sink="q[1]"/></mode><mode
name="mble4_2">
<pb_type
name="mble4"
num_pb="2"
model_type="BLE4">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="in"
num_pins="4"/><port
type="input"
name="mi"/><port
type="output"
name="y"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="mble4[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="mble4[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="mble4[1:0].clk"/><interconnect
driver="d[0]
c[0]
b[0]
a[0]"
sink="mble4[0].in[3:0]"/><interconnect
driver="d[1]
c[1]
b[1]
a[1]"
sink="mble4[1].in[3:0]"/><interconnect
driver="mi[1:0]"
sink="mble4[1:0].mi"/><interconnect
driver="mble4[1:0].y"
sink="f[1:0]"/><interconnect
driver="mble4[1:0].q"
sink="q[1:0]"/></mode><mode
name="mseq_2">
<pb_type
name="seq"
num_pb="2"
model_type="SEQ">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="d"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="seq[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="seq[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="seq[1:0].clk"/><interconnect
driver="mi[1:0]"
sink="seq[1:0].d"/><interconnect
driver="seq[1:0].q"
sink="q[1:0]"/></mode><timing_arc>
<delay
begin="a[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:b:f"/><delay
begin="c[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:c:f"/><delay
begin="d[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:d:f"/><delay
begin="a[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:b:f"/><delay
begin="c[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:c:f"/><delay
begin="d[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:d:f"/><delay
begin="a[0]"
end="f[0]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b[0]"
end="f[0]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:b:f"/><delay
begin="c[0]"
end="f[0]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:c:f"/><delay
begin="d[0]"
end="f[0]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:d:f"/><delay
begin="a[1]"
end="f[1]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b[1]"
end="f[1]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:b:f"/><delay
begin="c[1]"
end="f[1]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:c:f"/><delay
begin="d[1]"
end="f[1]"
attr="MODE=:DPRAM"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:d:f"/><delay
begin="a[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5"/><delay
begin="b[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:b:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5"/><delay
begin="c[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:c:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5"/><delay
begin="d[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:d:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5"/><delay
begin="a[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5"/><delay
begin="b[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:b:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5"/><delay
begin="c[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:c:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5"/><delay
begin="d[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:d:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5"/><delay
begin="mi[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:mslice_f5mux:mslice_f5mux:mi:func5"/><delay
begin="fci"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum0:mslice_adder2:fci:sum0"/><delay
begin="a[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum0:mslice_adder2:a0:sum0"/><delay
begin="b[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum0:mslice_adder2:b0:sum0"/><delay
begin="c[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum0:mslice_adder2:c0:sum0"/><delay
begin="d[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum0:mslice_adder2:d0:sum0"/><delay
begin="fci"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:fci:sum1"/><delay
begin="a[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:a0:sum1"/><delay
begin="b[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:b0:sum1"/><delay
begin="c[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:c0:sum1"/><delay
begin="d[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:d0:sum1"/><delay
begin="a[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:a1:sum1"/><delay
begin="b[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:b1:sum1"/><delay
begin="c[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:c1:sum1"/><delay
begin="d[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_sum1:mslice_adder2:d1:sum1"/><delay
begin="fci"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co0:mslice_adder2:fci:co0"/><delay
begin="a[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co0:mslice_adder2:a0:co0"/><delay
begin="b[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co0:mslice_adder2:b0:co0"/><delay
begin="c[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co0:mslice_adder2:c0:co0"/><delay
begin="d[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co0:mslice_adder2:d0:co0"/><delay
begin="fci"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:fci:co1"/><delay
begin="a[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:a0:co1"/><delay
begin="b[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:b0:co1"/><delay
begin="c[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:c0:co1"/><delay
begin="d[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:d0:co1"/><delay
begin="a[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:a1:co1"/><delay
begin="b[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:b1:co1"/><delay
begin="c[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:c1:co1"/><delay
begin="d[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_co1:mslice_adder2:d1:co1"/><delay
begin="fci"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:fci:fco1"/><delay
begin="a[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:a0:fco1"/><delay
begin="b[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:b0:fco1"/><delay
begin="c[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:c0:fco1"/><delay
begin="d[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:d0:fco1"/><delay
begin="a[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:a1:fco1"/><delay
begin="b[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:b1:fco1"/><delay
begin="c[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:c1:fco1"/><delay
begin="d[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:mslice_fco1:mslice_adder2:d1:fco1"/><delay
begin="fci"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:F"
type="pin-d"
value="lutdelay:mslice_sum0:mslice_adder2:fci:sum0"/><delay
begin="fci"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-d"
value="lutdelay:mslice_sum1:mslice_adder2:fci:sum1"/><delay
begin="fci"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_co0:mslice_adder2:fci:co0"/><delay
begin="fci"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-d"
value="lutdelay:mslice_co1:mslice_adder2:fci:co1"/><delay
begin="a[0]"
end="clk/q[0]"
attr="REG0_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:a:f;lutdelay:dmux:dmux:f:d"/><delay
begin="b[0]"
end="clk/q[0]"
attr="REG0_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:b:f;lutdelay:dmux:dmux:f:d"/><delay
begin="c[0]"
end="clk/q[0]"
attr="REG0_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:c:f;lutdelay:dmux:dmux:f:d"/><delay
begin="d[0]"
end="clk/q[0]"
attr="REG0_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:d:f;lutdelay:dmux:dmux:f:d"/><delay
begin="a[1]"
end="clk/q[1]"
attr="REG1_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:a:f;lutdelay:dmux:dmux:f:d"/><delay
begin="b[1]"
end="clk/q[1]"
attr="REG1_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:b:f;lutdelay:dmux:dmux:f:d"/><delay
begin="c[1]"
end="clk/q[1]"
attr="REG1_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:c:f;lutdelay:dmux:dmux:f:d"/><delay
begin="d[1]"
end="clk/q[1]"
attr="REG1_SD=:F"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:d:f;lutdelay:dmux:dmux:f:d"/><delay
begin="a[0]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:a:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[0]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:b:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[0]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:c:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[0]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:d:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="a[1]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:a:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[1]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:b:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[1]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:c:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[1]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_lut4:mslice_lut4:d:f;lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="REG0_SD=:FX"
type="pin-d"
value="lutdelay:mslice_f5mux:mslice_f5mux:mi:func5;lutdelay:dmux:dmux:fx:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="REG0_SD=:MI"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="TESTMODE=:SHIFT"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="mi[1]"
end="clk/q[1]"
attr="REG1_SD=:MI"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="mi[1]"
end="clk/q[1]"
attr="TESTMODE=:SHIFT"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="ce"
end="clk"
attr="CEMUX=:CE"
type="pin-ce"
value="cfgmux:pfb_ce:cfgmux_ce:isb:ce:buf"/><delay
begin="ce"
end="clk"
attr="CEMUX=:INV"
type="pin-ce"
value="cfgmux:pfb_ce:cfgmux_ce:isb:ce:inv"/><delay
begin="sr"
end="clk"
attr="SRMUX=:SR"
type="pin-sr"
value="cfgmux:pfb_sr:cfgmux_sr:isb:sr:buf"/><delay
begin="sr"
end="clk"
attr="SRMUX=:INV"
type="pin-sr"
value="cfgmux:pfb_sr:cfgmux_sr:isb:sr:inv"/><delay
begin="clk"
end="clk"
attr="CLKMUX=:CLK"
type="pin-clk"
value="cfgmux:pfb_clk:cfgmux_clk:isb:clk:buf"/><delay
begin="clk"
end="clk"
attr="CLKMUX=:CLK_INV"
type="pin-clk"
value="cfgmux:pfb_clk:cfgmux_clk:isb:clk:inv"/><delay
begin="clk"
end="q[0]"
attr="DFFMODE=:FF"
type="clk-q"
value="sliceseq:tarc_input2q:slice_dff:clk:q"/><delay
begin="clk"
end="q[0]"
attr="DFFMODE=:LATCH"
type="clk-q"
value="sliceseq:tarc_input2q:slice_latch:clk:q"/><delay
begin="clk"
end="q[1]"
attr="DFFMODE=:FF"
type="clk-q"
value="sliceseq:tarc_input2q:slice_dff:clk:q"/><delay
begin="clk"
end="q[1]"
attr="DFFMODE=:LATCH"
type="clk-q"
value="sliceseq:tarc_input2q:slice_latch:clk:q"/><delay
begin=""
end="d"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:d:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:d:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:ce:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:ce:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="recovery"
value="sliceseq:tarc_recovery:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="removal"
value="sliceseq:tarc_remove:slice_dff:sr:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:d:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:d:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:ce:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:ce:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="recovery"
value="sliceseq:tarc_recovery:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="removal"
value="sliceseq:tarc_remove:slice_latch:sr:clk"/></timing_arc></pb_type><pb_type
name="AL_PHY_LSLICE">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="a"
num_pins="2"/><port
type="input"
name="b"
num_pins="2"/><port
type="input"
name="c"
num_pins="2"/><port
type="input"
name="d"
num_pins="2"/><port
type="input"
name="e"
num_pins="2"/><port
type="input"
name="mi"
num_pins="2"/><port
type="input"
name="fci"/><port
type="output"
name="f"
num_pins="2"/><port
type="output"
name="fx"
num_pins="2"/><port
type="output"
name="q"
num_pins="2"/><port
type="output"
name="fco"/><mode
name="lble6_1">
<pb_type
name="lble6"
num_pb="1"
model_type="BLE6">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="in"
num_pins="6"/><port
type="output"
name="y"/><port
type="output"
name="q"/></pb_type><pb_type
name="seq"
num_pb="1"
model_type="SEQ">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="d"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="lble6.ce
seq.ce"/><interconnect
type="complete"
driver="sr"
sink="lble6.sr
seq.sr"/><interconnect
type="complete"
driver="clk"
sink="lble6.clk
seq.clk"/><interconnect
driver="e[0]
d[0]
c[0]
b[0]
a[0]"
sink="lble6.in[4:0]"/><interconnect
driver="e[1]
d[1]
c[1]
b[1]
a[1]"
sink="lble6.in[4:0]"/><interconnect
driver="mi[0]"
sink="lble6.in[5]"/><interconnect
driver="mi[1]"
sink="seq.d"/><interconnect
driver="lble6.y"
sink="fx[0]"/><interconnect
driver="lble6.q"
sink="q[0]"/><interconnect
driver="seq.q"
sink="q[1]"/></mode><mode
name="lble_mux4_2">
<pb_type
name="lble_mux4"
num_pb="2"
model_type="BLE_MUX4">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="i"
num_pins="4"/><port
type="input"
name="s"
num_pins="2"/><port
type="output"
name="o"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="lble_mux4[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="lble_mux4[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="lble_mux4[1:0].clk"/><interconnect
driver="a[1:0]"
sink="lble_mux4[1:0].s[0]"/><interconnect
driver="e[1:0]"
sink="lble_mux4[1:0].s[1]"/><interconnect
driver="b[0]
c[0]
d[0]
mi[0]"
sink="lble_mux4[0].i[3:0]"/><interconnect
driver="b[1]
c[1]
d[1]
mi[1]"
sink="lble_mux4[1].i[3:0]"/><interconnect
driver="lble_mux4[1:0].o"
sink="f[1:0]"/><interconnect
driver="lble_mux4[1:0].q"
sink="q[1:0]"/></mode><mode
name="lble5_2">
<pb_type
name="lble5"
num_pb="2"
model_type="BLE5">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="in"
num_pins="5"/><port
type="input"
name="mi"/><port
type="output"
name="y"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="lble5[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="lble5[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="lble5[1:0].clk"/><interconnect
driver="e[0]
d[0]
c[0]
b[0]
a[0]"
sink="lble5[0].in[4:0]"/><interconnect
driver="e[1]
d[1]
c[1]
b[1]
a[1]"
sink="lble5[1].in[4:0]"/><interconnect
driver="mi[1:0]"
sink="lble5[1:0].mi"/><interconnect
driver="lble5[1:0].y"
sink="f[1:0]"/><interconnect
driver="lble5[1:0].q"
sink="q[1:0]"/></mode><mode
name="lseq_2">
<pb_type
name="seq"
num_pb="2"
model_type="SEQ">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="sr"/><port
type="input"
name="d"/><port
type="output"
name="q"/></pb_type><interconnect
type="complete"
driver="ce"
sink="seq[1:0].ce"/><interconnect
type="complete"
driver="sr"
sink="seq[1:0].sr"/><interconnect
type="complete"
driver="clk"
sink="seq[1:0].clk"/><interconnect
driver="mi[1:0]"
sink="seq[1:0].d"/><interconnect
driver="seq[1:0].q"
sink="q[1:0]"/></mode><timing_arc>
<delay
begin="a[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/><delay
begin="b[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:b:f"/><delay
begin="c[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:c:f"/><delay
begin="d[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:d:f"/><delay
begin="e[0]"
end="f[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:e:f"/><delay
begin="mi[0]"
end="f[0]"
attr="MODE=:LOGIC;CMIMUX0=:MI"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:mi:f"/><delay
begin="a[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/><delay
begin="b[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:b:f"/><delay
begin="c[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:c:f"/><delay
begin="d[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:d:f"/><delay
begin="e[1]"
end="f[1]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:e:f"/><delay
begin="mi[1]"
end="f[1]"
attr="MODE=:LOGIC;CMIMUX1=:MI"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:mi:f"/><delay
begin="a[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="b[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:b:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="c[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:c:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="d[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:d:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="e[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:e:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="a[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6"/><delay
begin="b[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:b:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6"/><delay
begin="c[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:c:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6"/><delay
begin="d[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:d:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6"/><delay
begin="e[1]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:e:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6"/><delay
begin="mi[0]"
end="fx[0]"
attr="MODE=:LOGIC"
type="pin-pin"
value="lutdelay:lslice_f6mux:lslice_f6mux:mi:func6"/><delay
begin="fci"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:fci:sum0"/><delay
begin="fci"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="fci"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:fci:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0"/><delay
begin="fci"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:fci:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="fci"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:fci:fco1;lutdelay:lslice_fco1:lslice_adder2:fci:fco1"/><delay
begin="a[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:a0:sum0"/><delay
begin="b[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:b0:sum0"/><delay
begin="c[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:c0:sum0"/><delay
begin="d[0]"
end="f[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:d0:sum0"/><delay
begin="a[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:a0:sum1"/><delay
begin="b[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:b0:sum1"/><delay
begin="c[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:c0:sum1"/><delay
begin="d[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:d0:sum1"/><delay
begin="e[0]"
end="fx[0]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:e0:sum1"/><delay
begin="a[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:a0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0"/><delay
begin="b[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:b0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0"/><delay
begin="c[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:c0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0"/><delay
begin="d[0]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:d0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0"/><delay
begin="a[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:a0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="b[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:b0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="c[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:c0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="d[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:d0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="e[0]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:e0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1"/><delay
begin="a[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:a0:fco1;lutdelay:lslice_fco1:lslice_adder2:fci:fco1"/><delay
begin="b[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:b0:fco1;lutdelay:lslice_fco1:lslice_adder2:fci:fco1"/><delay
begin="c[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:c0:fco1;lutdelay:lslice_fco1:lslice_adder2:fci:fco1"/><delay
begin="d[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:d0:fco1;lutdelay:lslice_fco1:lslice_adder2:fci:fco1"/><delay
begin="e[0]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:e0:fco1;lutdelay:lslice_fco1:lslice_adder2:fci:fco1"/><delay
begin="a[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:a0:sum0"/><delay
begin="b[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:b0:sum0"/><delay
begin="c[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:c0:sum0"/><delay
begin="d[1]"
end="f[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:d0:sum0"/><delay
begin="a[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:a0:sum1"/><delay
begin="b[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:b0:sum1"/><delay
begin="c[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:c0:sum1"/><delay
begin="d[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:d0:sum1"/><delay
begin="e[1]"
end="fx[1]"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:e0:sum1"/><delay
begin="a[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:a0:fco1"/><delay
begin="b[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:b0:fco1"/><delay
begin="c[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:c0:fco1"/><delay
begin="d[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:d0:fco1"/><delay
begin="e[1]"
end="fco"
attr="MODE=:RIPPLE"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:e0:fco1"/><delay
begin="a[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:dmux:dmux:f:d"/><delay
begin="b[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:b:f;lutdelay:dmux:dmux:f:d"/><delay
begin="c[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:c:f;lutdelay:dmux:dmux:f:d"/><delay
begin="d[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:d:f;lutdelay:dmux:dmux:f:d"/><delay
begin="e[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:e:f;lutdelay:dmux:dmux:f:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:mi:f;lutdelay:dmux:dmux:f:d"/><delay
begin="a[1]"
end="clk/q[1]"
attr="MODE=:LOGIC;REG1_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:dmux:dmux:f:d"/><delay
begin="b[1]"
end="clk/q[1]"
attr="MODE=:LOGIC;REG1_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:b:f;lutdelay:dmux:dmux:f:d"/><delay
begin="c[1]"
end="clk/q[1]"
attr="MODE=:LOGIC;REG1_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:c:f;lutdelay:dmux:dmux:f:d"/><delay
begin="d[1]"
end="clk/q[1]"
attr="MODE=:LOGIC;REG1_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:d:f;lutdelay:dmux:dmux:f:d"/><delay
begin="e[1]"
end="clk/q[1]"
attr="MODE=:LOGIC;REG1_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:e:f;lutdelay:dmux:dmux:f:d"/><delay
begin="mi[1]"
end="clk/q[1]"
attr="MODE=:LOGIC;REG1_SD=:F"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:mi:f;lutdelay:dmux:dmux:f:d"/><delay
begin="a[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:b:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:c:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:d:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="e[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:e:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="a[1]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[1]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:b:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[1]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:c:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[1]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:d:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="e[1]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_lut5:lslice_lut5:e:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="MODE=:LOGIC;REG0_SD=:FX"
type="pin-d"
value="lutdelay:lslice_f6mux:lslice_f6mux:mi:func6;lutdelay:dmux:dmux:fx:d"/><delay
begin="fci"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:fci:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="fci"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="fci"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:fci:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="fci"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:fci:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="a[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:a0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="b[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:b0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="c[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:c0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="d[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:d0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="a[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:a0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:b0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:c0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:d0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="e[0]"
end="clk/q[0]"
attr="MODE=:RIPPLE;REG0_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:e0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="a[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:a0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="b[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:b0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="c[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:c0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="d[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:d0:fco1;lutdelay:lslice_sum0:lslice_adder2:fci:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="a[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:a0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:b0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:c0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:d0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="e[0]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_fco1:lslice_adder2:e0:fco1;lutdelay:lslice_sum1:lslice_adder2:fci:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="a[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:a0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="b[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:b0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="c[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:c0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="d[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:F"
type="pin-pin"
value="lutdelay:lslice_sum0:lslice_adder2:d0:sum0;lutdelay:dmux:dmux:f:d"/><delay
begin="a[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:a0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="b[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:b0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="c[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:c0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="d[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:d0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="e[1]"
end="clk/q[1]"
attr="MODE=:RIPPLE;REG1_SD=:FX"
type="pin-pin"
value="lutdelay:lslice_sum1:lslice_adder2:e0:sum1;lutdelay:dmux:dmux:fx:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="REG0_SD=:MI"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="mi[1]"
end="clk/q[1]"
attr="REG1_SD=:MI"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="mi[0]"
end="clk/q[0]"
attr="TESTMODE=:SHIFT"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="mi[1]"
end="clk/q[1]"
attr="TESTMODE=:SHIFT"
type="pin-d"
value="lutdelay:dmux:dmux:mi:d"/><delay
begin="ce"
end="clk"
attr="CEMUX=:CE"
type="pin-ce"
value="cfgmux:pfb_ce:cfgmux_ce:isb:ce:buf"/><delay
begin="ce"
end="clk"
attr="CEMUX=:INV"
type="pin-ce"
value="cfgmux:pfb_ce:cfgmux_ce:isb:ce:inv"/><delay
begin="sr"
end="clk"
attr="SRMUX=:SR"
type="pin-sr"
value="cfgmux:pfb_sr:cfgmux_sr:isb:sr:buf"/><delay
begin="sr"
end="clk"
attr="SRMUX=:INV"
type="pin-sr"
value="cfgmux:pfb_sr:cfgmux_sr:isb:sr:inv"/><delay
begin="clk"
end="clk"
attr="CLKMUX=:CLK"
type="pin-clk"
value="cfgmux:pfb_clk:cfgmux_clk:isb:clk:buf"/><delay
begin="clk"
end="clk"
attr="CLKMUX=:CLK_INV"
type="pin-clk"
value="cfgmux:pfb_clk:cfgmux_clk:isb:clk:inv"/><delay
begin="clk"
end="q[0]"
attr="DFFMODE=:FF"
type="clk-q"
value="sliceseq:tarc_input2q:slice_dff:clk:q"/><delay
begin="clk"
end="q[0]"
attr="DFFMODE=:LATCH"
type="clk-q"
value="sliceseq:tarc_input2q:slice_latch:clk:q"/><delay
begin="clk"
end="q[1]"
attr="DFFMODE=:FF"
type="clk-q"
value="sliceseq:tarc_input2q:slice_dff:clk:q"/><delay
begin="clk"
end="q[1]"
attr="DFFMODE=:LATCH"
type="clk-q"
value="sliceseq:tarc_input2q:slice_latch:clk:q"/><delay
begin=""
end="d"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:d:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:d:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:ce:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:ce:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="recovery"
value="sliceseq:tarc_recovery:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="removal"
value="sliceseq:tarc_remove:slice_dff:sr:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:d:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:d:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:ce:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:ce:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="recovery"
value="sliceseq:tarc_recovery:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="removal"
value="sliceseq:tarc_remove:slice_latch:sr:clk"/><delay
begin="a[0]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="b[0]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="c[0]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="d[0]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="a[1]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="b[1]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="c[1]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="d[1]"
end="clk"
attr="MODE=:RAMW"
type="pin-d"
value="0"/><delay
begin="e[0]"
end="clk"
attr="MODE=:RAMW"
type="pin-ce"
value="0"/><delay
begin=""
end="d"
attr="MODE=:RAMW"
type="setup"
value="slicedisram:tarc_setup:slice_disram:wd0:clk"/><delay
begin=""
end="d"
attr="MODE=:RAMW"
type="hold"
value="slicedisram:tarc_hold:slice_disram:wd0:clk"/><delay
begin=""
end="ce"
attr="MODE=:RAMW"
type="setup"
value="slicedisram:tarc_setup:slice_disram:we:clk"/><delay
begin=""
end="ce"
attr="MODE=:RAMW"
type="hold"
value="slicedisram:tarc_hold:slice_disram:we:clk"/></timing_arc></pb_type><pb_type
name="AL_PHY_PAD">
<port
type="clock"
name="clk"/><port
type="input"
name="ce"/><port
type="input"
name="rst"/><port
type="input"
name="ipad"/><port
type="output"
name="opad"/><port
type="inoutput"
name="bpad"/><port
type="output"
name="itrue"/><port
type="output"
name="icomp"/><port
type="output"
name="di"/><port
type="input"
name="otrue"/><port
type="input"
name="ocomp"/><port
type="input"
name="ts"/><port
type="input"
name="eninr_dyn"/><timing_arc>
<delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVCMOS12"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVCMOS15"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:HSTL15"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:SSTL15"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVCMOS18"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:HSTL18"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:SSTL18"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVCMOS25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:HSTL25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:SSTL25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVDS25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:RSDS_E"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:PPDS25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVPECL25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVCMOS33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVTTL33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:PCI33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:PCIX33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVDS33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="di"
attr="MODE=:IN;IOTYPE=:LVPECL33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:HSTL15_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:HSTL15_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:HSTL18_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:HSTL18_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:HSTL25_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:HSTL25_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVDS25_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:RSDS_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:MINILVDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:PPDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVDS33"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVDS33_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVPECL33"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=;IOTYPE=:LVPECL33_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVCMOS12"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVCMOS15"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:HSTL15"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:SSTL15"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVCMOS18"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:HSTL18"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:SSTL18"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVCMOS25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:HSTL25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:SSTL25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVDS25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVDS25_E"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:RSDS_E"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:PPDS25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVPECL25"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVCMOS33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVTTL33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:PCI33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:PCIX33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVDS33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVDS33_E"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVPECL33"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="di"
attr="MODE=:BI;IOTYPE=:LVPECL33_E"
type="pin-pin"
value="iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual;iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:HSTL15_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:HSTL15_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:HSTL18_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:HSTL18_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:HSTL25_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:HSTL25_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVDS25_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:RSDS_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:MINILVDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:PPDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVDS33"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVDS33_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVPECL33"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="otrue"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=;IOTYPE=:LVPECL33_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS12_2_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS12_2_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS12_4_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS12_4_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS12_8_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS12_8_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS15_4_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS15_4_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS15_8_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS15_8_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS15_12_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS15_12_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:HSTL15_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_HSTL15_I:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:HSTL15_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_HSTL15_II:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_4_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_4_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_4_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_8_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_8_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_8_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_12_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_12_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_12_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_16_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_16_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS18_16_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:HSTL18_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_HSTL18_I:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:HSTL18_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_HSTL18_II:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_4_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_4_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_4_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_8_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_8_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_8_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_12_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_12_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_12_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_16_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_16_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_16_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_20_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_20_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_20_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_24_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_24_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS25_24_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:HSTL25_I"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_HSTL25_I:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:HSTL25_II"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_HSTL25_II:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVDS25:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVDS25_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVDS25:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:RSDS_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_RSDS_E:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:MINILVDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_MINILVDS25:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:PPDS25"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_PPDS25:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_2_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_2_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_2_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_4_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_4_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_4_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_8_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_8_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_8_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_12_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_12_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_12_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_16_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_16_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_16_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_20_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_20_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_20_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_24_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_24_MED:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVCMOS33_24_FAST:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_PCI33_1_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_PCI33_1_SLOW:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVDS33"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVDS33:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVDS33_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVDS33:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVPECL33"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVPECL33:TSPIN:ts:opad"/><delay
begin="ts"
end="bpad"
attr="MODE=:BI;TO_DFFMODE=;IOTYPE=:LVPECL33_E"
type="pin-pin"
value="iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual;iol:tarc_BI_LVPECL33:TSPIN:ts:opad"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVCMOS12"
type="pin-d"
value="iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVCMOS15"
type="pin-d"
value="iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:HSTL15"
type="pin-d"
value="iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:SSTL15"
type="pin-d"
value="iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVCMOS18"
type="pin-d"
value="iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:HSTL18"
type="pin-d"
value="iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:SSTL18"
type="pin-d"
value="iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVCMOS25"
type="pin-d"
value="iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:HSTL25"
type="pin-d"
value="iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:SSTL25"
type="pin-d"
value="iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVDS25"
type="pin-d"
value="iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:RSDS_E"
type="pin-d"
value="iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:PPDS25"
type="pin-d"
value="iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVPECL25"
type="pin-d"
value="iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVCMOS33"
type="pin-d"
value="iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVTTL33"
type="pin-d"
value="iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:PCI33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:PCIX33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVDS33"
type="pin-d"
value="iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="clk/itrue"
attr="MODE=:IN;IOTYPE=:LVPECL33"
type="pin-d"
value="iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVCMOS12"
type="pin-d"
value="iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVCMOS15"
type="pin-d"
value="iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:HSTL15"
type="pin-d"
value="iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:SSTL15"
type="pin-d"
value="iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVCMOS18"
type="pin-d"
value="iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:HSTL18"
type="pin-d"
value="iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:SSTL18"
type="pin-d"
value="iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVCMOS25"
type="pin-d"
value="iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:HSTL25"
type="pin-d"
value="iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:SSTL25"
type="pin-d"
value="iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVDS25"
type="pin-d"
value="iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:RSDS_E"
type="pin-d"
value="iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:PPDS25"
type="pin-d"
value="iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVPECL25"
type="pin-d"
value="iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVCMOS33"
type="pin-d"
value="iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVTTL33"
type="pin-d"
value="iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:PCI33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:PCIX33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="!clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVDS33"
type="pin-d"
value="iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="ipad"
end="~clk/icomp"
attr="MODE=:IN;IDDRMODE=:ON;IOTYPE=:LVPECL33"
type="pin-d"
value="iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="ce"
end="clk"
attr="MODE=:IN"
type="pin-ce"
value="0"/><delay
begin="rst"
end="clk"
attr="MODE=:IN"
type="pin-sr"
value="0"/><delay
begin="clk"
end="clk"
attr="MODE=:IN"
type="pin-clk"
value="0"/><delay
begin="otrue"
end="clk/opad"
attr="MODE=:OUT"
type="pin-d"
value="0"/><delay
begin="ce"
end="clk"
attr="MODE=:OUT"
type="pin-ce"
value="0"/><delay
begin="rst"
end="clk"
attr="MODE=:OUT"
type="pin-sr"
value="0"/><delay
begin="clk"
end="clk"
attr="MODE=:OUT"
type="pin-clk"
value="0"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVCMOS12"
type="pin-d"
value="iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVCMOS15"
type="pin-d"
value="iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:HSTL15"
type="pin-d"
value="iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:SSTL15"
type="pin-d"
value="iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVCMOS18"
type="pin-d"
value="iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:HSTL18"
type="pin-d"
value="iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:SSTL18"
type="pin-d"
value="iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVCMOS25"
type="pin-d"
value="iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:HSTL25"
type="pin-d"
value="iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:SSTL25"
type="pin-d"
value="iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVDS25"
type="pin-d"
value="iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVDS25_E"
type="pin-d"
value="iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:RSDS_E"
type="pin-d"
value="iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:PPDS25"
type="pin-d"
value="iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVPECL25"
type="pin-d"
value="iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVCMOS33"
type="pin-d"
value="iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVTTL33"
type="pin-d"
value="iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:PCI33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:PCIX33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVDS33"
type="pin-d"
value="iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVDS33_E"
type="pin-d"
value="iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVPECL33"
type="pin-d"
value="iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="clk/itrue"
attr="MODE=:BI;IOTYPE=:LVPECL33_E"
type="pin-d"
value="iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVCMOS12"
type="pin-d"
value="iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVCMOS15"
type="pin-d"
value="iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:HSTL15"
type="pin-d"
value="iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:SSTL15"
type="pin-d"
value="iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVCMOS18"
type="pin-d"
value="iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:HSTL18"
type="pin-d"
value="iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:SSTL18"
type="pin-d"
value="iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVCMOS25"
type="pin-d"
value="iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:HSTL25"
type="pin-d"
value="iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:SSTL25"
type="pin-d"
value="iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVDS25"
type="pin-d"
value="iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVDS25_E"
type="pin-d"
value="iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:RSDS_E"
type="pin-d"
value="iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:PPDS25"
type="pin-d"
value="iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVPECL25"
type="pin-d"
value="iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVCMOS33"
type="pin-d"
value="iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVTTL33"
type="pin-d"
value="iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:PCI33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:PCIX33"
type="pin-d"
value="iol:tarc_IBI_PCI33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVDS33"
type="pin-d"
value="iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVDS33_E"
type="pin-d"
value="iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="!clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVPECL33"
type="pin-d"
value="iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="bpad"
end="~clk/icomp"
attr="MODE=:BI;IDDRMODE=:ON;IOTYPE=:LVPECL33_E"
type="pin-d"
value="iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di"/><delay
begin="otrue"
end="clk/bpad"
attr="MODE=:BI"
type="pin-d"
value="0"/><delay
begin="ts"
end="clk/bpad"
attr="MODE=:BI"
type="pin-d"
value="0"/><delay
begin="ce"
end="clk"
attr="MODE=:BI"
type="pin-ce"
value="0"/><delay
begin="rst"
end="clk"
attr="MODE=:BI"
type="pin-sr"
value="0"/><delay
begin="clk"
end="clk"
attr="MODE=:BI"
type="pin-clk"
value="0"/><delay
begin="clk"
end="itrue"
attr="MODE=:IN;IN_DFFMODE=:FF"
type="clk-q"
value="iol:tarc_clk2qt_IN_DFFMODE_FF:iol_idff:inclk:itrue"/><delay
begin="clk"
end="icomp"
attr="MODE=:IN;IN_DFFMODE=:FF"
type="clk-q"
value="iol:tarc_clk2qc_IN_DFFMODE_FF:iol_idff:inclk:icomp"/><delay
begin="clk"
end="itrue"
attr="MODE=:BI;IN_DFFMODE=:FF"
type="clk-q"
value="iol:tarc_clk2qt_IN_DFFMODE_FF:iol_idff:inclk:itrue"/><delay
begin="clk"
end="icomp"
attr="MODE=:BI;IN_DFFMODE=:FF"
type="clk-q"
value="iol:tarc_clk2qc_IN_DFFMODE_FF:iol_idff:inclk:icomp"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:HSTL15_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:HSTL15_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:HSTL18_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:HSTL18_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:HSTL25_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:HSTL25_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVDS25_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:RSDS_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:MINILVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:PPDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVDS33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVDS33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVPECL33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;IOTYPE=:LVPECL33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:RSDS_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:MINILVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PPDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:RSDS_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:MINILVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PPDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="opad"
attr="MODE=:OUT;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:HSTL15_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:HSTL15_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:HSTL18_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:HSTL18_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:HSTL25_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:HSTL25_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVDS25_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:RSDS_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:MINILVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:PPDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVDS33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVDS33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVPECL33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;IOTYPE=:LVPECL33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:RSDS_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:MINILVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PPDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS12;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS15;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL15_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS18;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL18_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS25;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_I"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:HSTL25_II"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS25_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:RSDS_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:MINILVDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PPDS25"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:2;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:4;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:8;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:12;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:16;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:20;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:MED"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVCMOS33;DRIVE=:24;SLEWRATE=:FAST"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCI33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:PCIX33;SLEWRATE=:SLOW"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVDS33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad"/><delay
begin="~clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin="!clk"
end="bpad"
attr="MODE=:BI;DO_DFFMODE=:FF;ODDRMODE=:ON;IOTYPE=:LVPECL33_E"
type="clk-q"
value="iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual;iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad"/><delay
begin=""
end="d"
attr="IN_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_IN_DFFMODE_FF:iol_idff:di:inclk"/><delay
begin=""
end="ipad"
attr="IN_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_IN_DFFMODE_FF:iol_idff:di:inclk"/><delay
begin=""
end="ce"
attr="IN_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_IN_DFFMODE_FF:iol_idff:ince:inclk"/><delay
begin=""
end="rst"
attr="IN_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_IN_DFFMODE_FF:iol_idff:inrst:inclk"/><delay
begin=""
end="d"
attr="IN_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_IN_DFFMODE_FF:iol_idff:di:inclk"/><delay
begin=""
end="ipad"
attr="IN_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_IN_DFFMODE_FF:iol_idff:di:inclk"/><delay
begin=""
end="ce"
attr="IN_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_IN_DFFMODE_FF:iol_idff:ince:inclk"/><delay
begin=""
end="rst"
attr="IN_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_IN_DFFMODE_FF:iol_idff:inrst:inclk"/><delay
begin=""
end="d"
attr="DO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:otrue:outclk"/><delay
begin=""
end="otrue"
attr="DO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:otrue:outclk"/><delay
begin=""
end="ocomp"
attr="DO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:ocomp:outclk"/><delay
begin=""
end="ce"
attr="DO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:ce:outclk"/><delay
begin=""
end="rst"
attr="DO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:rst:outclk"/><delay
begin=""
end="d"
attr="DO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:otrue:outclk"/><delay
begin=""
end="otrue"
attr="DO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:otrue:outclk"/><delay
begin=""
end="ocomp"
attr="DO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:ocomp:outclk"/><delay
begin=""
end="ce"
attr="DO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:ce:outclk"/><delay
begin=""
end="rst"
attr="DO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:rst:outclk"/><delay
begin=""
end="d"
attr="TO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:ts:outclk"/><delay
begin=""
end="ts"
attr="TO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:ts:outclk"/><delay
begin=""
end="ce"
attr="TO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:ce:outclk"/><delay
begin=""
end="rst"
attr="TO_DFFMODE=:FF"
type="setup"
value="iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:rst:outclk"/><delay
begin=""
end="d"
attr="TO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:ts:outclk"/><delay
begin=""
end="ts"
attr="TO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:ts:outclk"/><delay
begin=""
end="ce"
attr="TO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:ce:outclk"/><delay
begin=""
end="rst"
attr="TO_DFFMODE=:FF"
type="hold"
value="iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:rst:outclk"/><delay
begin=""
end="rst"
attr="SRMODE=:ASYNC"
type="recovery"
value="iol:tarc_recovery_SRMODE_ASYNC:iol_to_dff:rst:outclk"/><delay
begin=""
end="rst"
attr="SRMODE=:ASYNC"
type="removal"
value="iol:tarc_remove_SRMODE_ASYNC:iol_to_dff:rst:outclk"/></timing_arc></pb_type><pb_type
name="AL_PHY_VPAD">
<port
type="input"
name="ipad"/><port
type="output"
name="in"/><port
type="input"
name="out"/><port
type="output"
name="opad"/><timing_arc>
<delay
begin="ipad"
end="in"
attr=""
type="pin-pin"
value="0"/><delay
begin="out"
end="opad"
attr=""
type="pin-pin"
value="0"/></timing_arc></pb_type><pb_type
name="AL_PHY_MULT18">
<port
type="clock"
name="clk"/><port
type="input"
name="signeda"/><port
type="input"
name="signedb"/><port
type="input"
name="sourcea"/><port
type="input"
name="sourceb"/><port
type="input"
name="cea"/><port
type="input"
name="ceb"/><port
type="input"
name="cepd"/><port
type="input"
name="rsta_n"/><port
type="input"
name="rstb_n"/><port
type="input"
name="rstpd_n"/><port
type="input"
name="a"
num_pins="18"/><port
type="input"
name="b"
num_pins="18"/><port
type="output"
name="p"
num_pins="36"/><mode
name="mult18x18_1">
<pb_type
name="mult18x18"
num_pb="1"
model_type="MULT18X18">
<port
type="clock"
name="clk"/><port
type="input"
name="signeda"/><port
type="input"
name="signedb"/><port
type="input"
name="sourcea"/><port
type="input"
name="sourceb"/><port
type="input"
name="cea"/><port
type="input"
name="ceb"/><port
type="input"
name="cepd"/><port
type="input"
name="rsta_n"/><port
type="input"
name="rstb_n"/><port
type="input"
name="rstpd_n"/><port
type="input"
name="a"
num_pins="18"/><port
type="input"
name="b"
num_pins="18"/><port
type="output"
name="p"
num_pins="36"/></pb_type><interconnect
driver="clk"
sink="mult18x18.clk"/><interconnect
driver="signeda"
sink="mult18x18.signeda"/><interconnect
driver="signedb"
sink="mult18x18.signedb"/><interconnect
driver="sourcea"
sink="mult18x18.sourcea"/><interconnect
driver="sourceb"
sink="mult18x18.sourceb"/><interconnect
driver="cea"
sink="mult18x18.cea"/><interconnect
driver="ceb"
sink="mult18x18.ceb"/><interconnect
driver="cepd"
sink="mult18x18.cepd"/><interconnect
driver="rsta_n"
sink="mult18x18.rsta_n"/><interconnect
driver="rstb_n"
sink="mult18x18.rstb_n"/><interconnect
driver="rstpd_n"
sink="mult18x18.rstpd_n"/><interconnect
driver="a[17:0]"
sink="mult18x18.a[17:0]"/><interconnect
driver="b[17:0]"
sink="mult18x18.b[17:0]"/><interconnect
driver="mult18x18.p[35:0]"
sink="p[35:0]"/></mode><mode
name="mult9x9_2">
<pb_type
name="mult9x9"
num_pb="2"
model_type="MULT9X9">
<port
type="clock"
name="clk"/><port
type="input"
name="signeda"/><port
type="input"
name="signedb"/><port
type="input"
name="sourcea"/><port
type="input"
name="sourceb"/><port
type="input"
name="cea"/><port
type="input"
name="ceb"/><port
type="input"
name="cepd"/><port
type="input"
name="rsta_n"/><port
type="input"
name="rstb_n"/><port
type="input"
name="rstpd_n"/><port
type="input"
name="a"
num_pins="9"/><port
type="input"
name="b"
num_pins="9"/><port
type="output"
name="p"
num_pins="18"/></pb_type><interconnect
type="complete"
driver="clk"
sink="mult9x9[1:0].clk"/><interconnect
type="complete"
driver="signeda"
sink="mult9x9[1:0].signeda"/><interconnect
type="complete"
driver="signedb"
sink="mult9x9[1:0].signedb"/><interconnect
type="complete"
driver="sourcea"
sink="mult9x9[1:0].sourcea"/><interconnect
type="complete"
driver="sourceb"
sink="mult9x9[1:0].sourceb"/><interconnect
type="complete"
driver="cea"
sink="mult9x9[1:0].cea"/><interconnect
type="complete"
driver="ceb"
sink="mult9x9[1:0].ceb"/><interconnect
type="complete"
driver="cepd"
sink="mult9x9[1:0].cepd"/><interconnect
type="complete"
driver="rsta_n"
sink="mult9x9[1:0].rsta_n"/><interconnect
type="complete"
driver="rstb_n"
sink="mult9x9[1:0].rstb_n"/><interconnect
type="complete"
driver="rstpd_n"
sink="mult9x9[1:0].rstpd_n"/><interconnect
driver="a[17:0]"
sink="mult9x9[1:0].a[8:0]"/><interconnect
driver="b[17:0]"
sink="mult9x9[1:0].b[8:0]"/><interconnect
driver="mult9x9[1:0].p[17:0]"
sink="p[35:0]"/></mode><timing_arc>
<delay
begin="a[0]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[0]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[0]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[1]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[2]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[3]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[4]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[5]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[6]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[7]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[8]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[9]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[10]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[11]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[12]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[13]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[14]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[15]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[16]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[17]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[18]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[19]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[20]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[21]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[22]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[23]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[24]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[25]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[26]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[27]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[28]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[29]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[30]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[31]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[32]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[33]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[34]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="p[35]"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="b[0]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[0]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[0]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[1]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[2]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[3]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[4]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[5]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[6]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[7]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[8]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[9]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[10]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[11]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[12]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[13]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[14]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[15]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[16]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[17]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE;MODE=:MULT18X18C"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[18]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[19]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[20]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[21]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[22]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[23]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[24]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[25]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[26]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[27]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[28]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[29]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[30]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[31]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[32]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[33]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[34]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="p[35]"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:DISABLE"
type="pin-pin"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="a[0]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[1]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[2]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[3]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[4]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[5]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[6]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[7]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[8]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[9]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[10]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[11]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[12]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[13]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[14]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[15]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[16]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[17]"
end="clk"
attr="INPUTREGA=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[0]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[1]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[2]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[3]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[4]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[5]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[6]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[7]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[8]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[9]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[10]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[11]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[12]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[13]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[14]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[15]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[16]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="b[17]"
end="clk"
attr="INPUTREGB=:ENABLE"
type="pin-d"
value="0"/><delay
begin="a[0]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[1]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[2]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[3]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[4]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[5]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[6]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[7]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[8]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[9]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[10]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[11]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[12]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[13]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[14]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[15]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[16]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="a[17]"
end="clk"
attr="INPUTREGA=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd"/><delay
begin="b[0]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[1]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[2]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[3]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[4]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[5]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[6]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[7]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[8]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[9]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[10]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[11]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[12]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[13]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[14]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[15]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[16]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="b[17]"
end="clk"
attr="INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="pin-d"
value="dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd"/><delay
begin="clk"
end="p[0]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[1]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[2]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[3]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[4]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[5]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[6]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[7]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[8]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[9]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[10]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[11]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[12]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[13]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[14]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[15]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[16]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[17]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[18]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[19]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[20]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[21]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[22]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[23]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[24]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[25]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[26]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[27]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[28]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[29]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[30]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[31]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[32]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[33]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[34]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[35]"
attr="OUTPUTREG=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd"/><delay
begin="clk"
end="p[0]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[1]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[2]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[3]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[4]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[5]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[6]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[7]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[8]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[9]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[10]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[11]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[12]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[13]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[14]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[15]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[16]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[17]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[18]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[19]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[20]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[21]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[22]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[23]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[24]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[25]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[26]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[27]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[28]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[29]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[30]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[31]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[32]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[33]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[34]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[35]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:DISABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[0]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[1]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[2]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[3]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[4]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[5]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[6]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[7]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[8]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[9]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[10]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[11]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[12]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[13]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[14]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[15]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[16]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[17]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[18]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[19]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[20]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[21]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[22]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[23]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[24]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[25]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[26]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[27]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[28]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[29]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[30]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[31]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[32]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[33]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[34]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[35]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:DISABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[0]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[1]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[2]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[3]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[4]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[5]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[6]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[7]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[8]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[9]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[10]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[11]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[12]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[13]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[14]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[15]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[16]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[17]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[18]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[19]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[20]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[21]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[22]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[23]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[24]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[25]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[26]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[27]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[28]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[29]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[30]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[31]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[32]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[33]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[34]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin="clk"
end="p[35]"
attr="OUTPUTREG=:DISABLE;INPUTREGA=:ENABLE;INPUTREGB=:ENABLE"
type="clk-q"
value="dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd"/><delay
begin=""
end="d"
attr="INPUTREGA=:ENABLE"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:mia:clk"/><delay
begin=""
end="a"
attr="INPUTREGA=:ENABLE"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:mia:clk"/><delay
begin=""
end="cea"
attr="INPUTREGA=:ENABLE"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:cea:clk"/><delay
begin=""
end="signeda"
attr="INPUTREGA=:ENABLE"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:signeda:clk"/><delay
begin=""
end="sourcea"
attr="INPUTREGA=:ENABLE"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:sourcea:clk"/><delay
begin=""
end="b"
attr="INPUTREGA=:ENABLE"
type="setup"
value="dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:mib:clk"/><delay
begin=""
end="ceb"
attr="INPUTREGB=:ENABLE"
type="setup"
value="dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:ceb:clk"/><delay
begin=""
end="signedb"
attr="INPUTREGB=:ENABLE"
type="setup"
value="dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:signedb:clk"/><delay
begin=""
end="sourceb"
attr="INPUTREGB=:ENABLE"
type="setup"
value="dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:sourceb:clk"/><delay
begin=""
end="d"
attr="INPUTREGA=:ENABLE"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:mia:clk"/><delay
begin=""
end="a"
attr="INPUTREGA=:ENABLE"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:mia:clk"/><delay
begin=""
end="cea"
attr="INPUTREGA=:ENABLE"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:cea:clk"/><delay
begin=""
end="signeda"
attr="INPUTREGA=:ENABLE"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:signeda:clk"/><delay
begin=""
end="sourcea"
attr="INPUTREGA=:ENABLE"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:sourcea:clk"/><delay
begin=""
end="b"
attr="INPUTREGA=:ENABLE"
type="hold"
value="dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:mib:clk"/><delay
begin=""
end="ceb"
attr="INPUTREGB=:ENABLE"
type="hold"
value="dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:ceb:clk"/><delay
begin=""
end="signedb"
attr="INPUTREGB=:ENABLE"
type="hold"
value="dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:signedb:clk"/><delay
begin=""
end="sourceb"
attr="INPUTREGB=:ENABLE"
type="hold"
value="dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:sourceb:clk"/><delay
begin=""
end="sr"
attr="INPUTREGA=:ENABLE;SRMODE=:SYNC"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE_SRMODE_SYNC:dsp_dff:rsta_n:clk"/><delay
begin=""
end="rsta_n"
attr="INPUTREGA=:ENABLE;SRMODE=:SYNC"
type="setup"
value="dspseq:tarc_setupa_INPUTREGA_ENABLE_SRMODE_SYNC:dsp_dff:rsta_n:clk"/><delay
begin=""
end="rstb_n"
attr="INPUTREGB=:ENABLE;SRMODE=:SYNC"
type="setup"
value="dspseq:tarc_setupb_INPUTREGB_ENABLE_SRMODE_SYNC:dsp_dff:rstb_n:clk"/><delay
begin=""
end="sr"
attr="INPUTREGA=:ENABLE;SRMODE=:SYNC"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE_SRMODE_SYNC:dsp_dff:rsta_n:clk"/><delay
begin=""
end="rsta_n"
attr="INPUTREGA=:ENABLE;SRMODE=:SYNC"
type="hold"
value="dspseq:tarc_holda_INPUTREGA_ENABLE_SRMODE_SYNC:dsp_dff:rsta_n:clk"/><delay
begin=""
end="rstb_n"
attr="INPUTREGB=:ENABLE;SRMODE=:SYNC"
type="hold"
value="dspseq:tarc_holdb_INPUTREGB_ENABLE_SRMODE_SYNC:dsp_dff:rstb_n:clk"/><delay
begin=""
end="cepd"
attr="OUTPUTREG=:ENABLE"
type="setup"
value="dspseq:tarc_setup_OUTPUTREG_ENABLE:dsp_dff:cepd:clk"/><delay
begin=""
end="cepd"
attr="OUTPUTREG=:ENABLE"
type="hold"
value="dspseq:tarc_hold_OUTPUTREG_ENABLE:dsp_dff:cepd:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="setup"
value="dspseq:tarc_setup:dsp_odff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="hold"
value="dspseq:tarc_hold:dsp_odff:sr:clk"/><delay
begin=""
end="sr"
attr="OUTPUTREG=:ENABLE;SRMODE=:ASYNC"
type="recovery"
value="dspseq:tarc_recovery_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:clk"/><delay
begin=""
end="rstpd_n"
attr="OUTPUTREG=:ENABLE;SRMODE=:ASYNC"
type="recovery"
value="dspseq:tarc_recovery_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:clk"/><delay
begin=""
end="sr"
attr="OUTPUTREG=:ENABLE;SRMODE=:ASYNC"
type="removal"
value="dspseq:tarc_remove_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:clk"/><delay
begin=""
end="rstpd_n"
attr="OUTPUTREG=:ENABLE;SRMODE=:ASYNC"
type="removal"
value="dspseq:tarc_remove_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:clk"/><delay
begin=""
end="rsta_n"
attr="INPUTREGA=:ENABLE;SRMODE=:ASYNC"
type="recovery"
value="dspseq:tarc_recoverya_INPUTREGA_ENABLE_SRMODE_ASYNC:dsp_dff:rsta_n:clk"/><delay
begin=""
end="rstb_n"
attr="INPUTREGB=:ENABLE;SRMODE=:ASYNC"
type="recovery"
value="dspseq:tarc_recoveryb_INPUTREGB_ENABLE_SRMODE_ASYNC:dsp_dff:rstb_n:clk"/><delay
begin=""
end="rsta_n"
attr="INPUTREGA=:ENABLE;SRMODE=:ASYNC"
type="removal"
value="dspseq:tarc_removea_INPUTREGA_ENABLE_SRMODE_ASYNC:dsp_dff:rsta_n:clk"/><delay
begin=""
end="rstb_n"
attr="INPUTREGB=:ENABLE;SRMODE=:ASYNC"
type="removal"
value="dspseq:tarc_removeb_INPUTREGB_ENABLE_SRMODE_ASYNC:dsp_dff:rstb_n:clk"/><delay
begin=""
end="clk"
attr="INPUTREGA=:ENABLE;INPUTREGB=:DISABLE;OUTPUTREG=:ENABLE"
type="period"
value="dspperiod:tarc_period_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_ENABLE:dsp_dff:clk:clk"/><delay
begin=""
end="clk"
attr="INPUTREGA=:DISABLE;INPUTREGB=:ENABLE;OUTPUTREG=:ENABLE"
type="period"
value="dspperiod:tarc_period_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_ENABLE:dsp_dff:clk:clk"/><delay
begin=""
end="clk"
attr="INPUTREGA=:ENABLE;INPUTREGB=:ENABLE;OUTPUTREG=:ENABLE"
type="period"
value="dspperiod:tarc_period_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_ENABLE:dsp_dff:clk:clk"/></timing_arc></pb_type><pb_type
name="AL_PHY_BRAM">
<port
type="clock"
name="clka"/><port
type="clock"
name="clkb"/><port
type="input"
name="dia"
num_pins="9"/><port
type="input"
name="dib"
num_pins="9"/><port
type="input"
name="csa"
num_pins="3"/><port
type="input"
name="csb"
num_pins="3"/><port
type="input"
name="cea"/><port
type="input"
name="ceb"/><port
type="input"
name="ocea"/><port
type="input"
name="oceb"/><port
type="input"
name="wea"/><port
type="input"
name="web"/><port
type="input"
name="rsta"/><port
type="input"
name="rstb"/><port
type="input"
name="addra"
num_pins="13"/><port
type="input"
name="addrb"
num_pins="13"/><port
type="output"
name="doa"
num_pins="9"/><port
type="output"
name="dob"
num_pins="9"/><timing_arc>
<delay
begin="clka"
end="doa"
attr="REGMODE_A=:NOREG;DATA_WIDTH_B=:1"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:NOREG;DATA_WIDTH_B=:2"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:NOREG;DATA_WIDTH_B=:4"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:NOREG;DATA_WIDTH_B=:9"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clkb"
end="doa"
attr="REGMODE_A=:NOREG;DATA_WIDTH_B=:18"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clkb"
end="dob"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="embseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:OUTREG;DATA_WIDTH_B=:1"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:OUTREG;DATA_WIDTH_B=:2"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:OUTREG;DATA_WIDTH_B=:4"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa"
attr="REGMODE_A=:OUTREG;DATA_WIDTH_B=:9"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clkb"
end="doa"
attr="REGMODE_A=:OUTREG;DATA_WIDTH_B=:18"
type="clk-q"
value="embseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clkb"
end="dob"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="embseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="dia"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="csa"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="cea"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="ocea"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="wea"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="rsta"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dib"
end="clkb"
attr="DATA_WIDTH_A=:1"
type="pin-d"
value="0"/><delay
begin="dib"
end="clkb"
attr="DATA_WIDTH_A=:2"
type="pin-d"
value="0"/><delay
begin="dib"
end="clkb"
attr="DATA_WIDTH_A=:4"
type="pin-d"
value="0"/><delay
begin="dib"
end="clkb"
attr="DATA_WIDTH_A=:9"
type="pin-d"
value="0"/><delay
begin="dib"
end="clka"
attr="DATA_WIDTH_A=:18"
type="pin-d"
value="0"/><delay
begin="csb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="ceb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="oceb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="web"
end="clkb"
attr="DATA_WIDTH_A=:1"
type="pin-d"
value="0"/><delay
begin="web"
end="clkb"
attr="DATA_WIDTH_A=:2"
type="pin-d"
value="0"/><delay
begin="web"
end="clkb"
attr="DATA_WIDTH_A=:4"
type="pin-d"
value="0"/><delay
begin="web"
end="clkb"
attr="DATA_WIDTH_A=:9"
type="pin-d"
value="0"/><delay
begin="web"
end="clka"
attr="DATA_WIDTH_A=:18"
type="pin-d"
value="0"/><delay
begin="rstb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin=""
end="d"
attr=""
type="setup"
value="embseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra"
attr=""
type="setup"
value="embseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="dia"
attr=""
type="setup"
value="embseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="cea"
attr=""
type="setup"
value="embseq:tarc_setupa:emb_idff:cea:clka"/><delay
begin=""
end="csa"
attr=""
type="setup"
value="embseq:tarc_setupa:emb_idff:csa:clka"/><delay
begin=""
end="wea"
attr=""
type="setup"
value="embseq:tarc_setupa:emb_idff:wea:clka"/><delay
begin=""
end="addrb"
attr=""
type="setup"
value="embseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="dib"
attr=""
type="setup"
value="embseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="ceb"
attr=""
type="setup"
value="embseq:tarc_setupb:emb_idff:ceb:clkb"/><delay
begin=""
end="csb"
attr=""
type="setup"
value="embseq:tarc_setupb:emb_idff:csb:clkb"/><delay
begin=""
end="web"
attr=""
type="setup"
value="embseq:tarc_setupb:emb_idff:web:clkb"/><delay
begin=""
end="d"
attr=""
type="hold"
value="embseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra"
attr=""
type="hold"
value="embseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="dia"
attr=""
type="hold"
value="embseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="cea"
attr=""
type="hold"
value="embseq:tarc_holda:emb_idff:cea:clka"/><delay
begin=""
end="csa"
attr=""
type="hold"
value="embseq:tarc_holda:emb_idff:csa:clka"/><delay
begin=""
end="wea"
attr=""
type="hold"
value="embseq:tarc_holda:emb_idff:wea:clka"/><delay
begin=""
end="addrb"
attr=""
type="hold"
value="embseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="dib"
attr=""
type="hold"
value="embseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="ceb"
attr=""
type="hold"
value="embseq:tarc_holdb:emb_idff:ceb:clkb"/><delay
begin=""
end="csb"
attr=""
type="hold"
value="embseq:tarc_holdb:emb_idff:csb:clkb"/><delay
begin=""
end="web"
attr=""
type="hold"
value="embseq:tarc_holdb:emb_idff:web:clkb"/><delay
begin=""
end="sr"
attr="RESETMODE=:SYNC"
type="setup"
value="embseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka"/><delay
begin=""
end="rsta"
attr="RESETMODE=:SYNC"
type="setup"
value="embseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka"/><delay
begin=""
end="rstb"
attr="RESETMODE=:SYNC"
type="setup"
value="embseq:tarc_setupb_RESETMODE_SYNC:emb_idff:rstb:clkb"/><delay
begin=""
end="sr"
attr="REGMODE_A=:OUTREG"
type="setup"
value="embseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka"/><delay
begin=""
end="ocea"
attr="REGMODE_A=:OUTREG"
type="setup"
value="embseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka"/><delay
begin=""
end="ocea"
attr="REGMODE_B=:OUTREG"
type="setup"
value="embseq:tarc_setupb_REGMODE_B_OUTREG:emb_idff:rstb:clkb"/><delay
begin=""
end="sr"
attr="RESETMODE=:SYNC"
type="hold"
value="embseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka"/><delay
begin=""
end="sr"
attr="REGMODE_A=:OUTREG"
type="hold"
value="embseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka"/><delay
begin=""
end="clka"
attr="REGMODE_A=:OUTREG;WRITEMODE_A=:NORMAL"
type="period"
value="embperiod:t_perioda_REGMODE_A_OUTREG:emb_iodff:clka:clka"/><delay
begin=""
end="clka"
attr="REGMODE_A=:OUTREG;WRITEMODE_A=:WRITETHROUGH"
type="period"
value="embperiod:t_perioda_REGMODE_A_OUTREG:emb_iodff:clka:clka"/><delay
begin=""
end="clka"
attr="REGMODE_A=:OUTREG;WRITEMODE_A=:READBEFOREWRITE"
type="period"
value="embperiod:t_perioda_REGMODE_A_OUTREG_WRITEMODE_A_rbw:emb_iodff:clka:clka"/><delay
begin=""
end="clkb"
attr="REGMODE_B=:OUTREG;WRITEMODE_B=:NORMAL"
type="period"
value="embperiod:t_periodb_REGMODE_B_OUTREG:emb_iodff:clkb:clkb"/><delay
begin=""
end="clkb"
attr="REGMODE_B=:OUTREG;WRITEMODE_B=:WRITETHROUGH"
type="period"
value="embperiod:t_periodb_REGMODE_B_OUTREG:emb_iodff:clkb:clkb"/><delay
begin=""
end="clkb"
attr="REGMODE_B=:OUTREG;WRITEMODE_B=:READBEFOREWRITE"
type="period"
value="embperiod:t_periodb_REGMODE_B_OUTREG_WRITEMODE_B_rbw:emb_iodff:clkb:clkb"/></timing_arc></pb_type><pb_type
name="AL_PHY_BRAM32K">
<port
type="clock"
name="clka"/><port
type="clock"
name="clkb"/><port
type="input"
name="dia"
num_pins="16"/><port
type="input"
name="dib"
num_pins="16"/><port
type="input"
name="bytea"/><port
type="input"
name="byteb"/><port
type="input"
name="cena"/><port
type="input"
name="cenb"/><port
type="input"
name="ocea"/><port
type="input"
name="oceb"/><port
type="input"
name="wena"/><port
type="input"
name="wenb"/><port
type="input"
name="rsta"/><port
type="input"
name="rstb"/><port
type="input"
name="addra"
num_pins="11"/><port
type="input"
name="addrb"
num_pins="11"/><port
type="output"
name="doa"
num_pins="16"/><port
type="output"
name="dob"
num_pins="16"/><timing_arc>
<delay
begin="clka"
end="doa[0]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[1]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[2]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[3]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[4]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[5]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[6]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[7]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[8]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[9]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[10]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[11]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[12]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[13]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[14]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[15]"
attr="REGMODE_A=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa"/><delay
begin="clkb"
end="dob[0]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[1]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[2]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[3]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[4]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[5]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[6]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[7]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[8]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[10]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[11]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[12]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[13]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[14]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[15]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob"/><delay
begin="clka"
end="doa[0]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[1]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[2]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[3]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[4]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[5]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[6]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[7]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[8]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[9]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[10]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[11]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[12]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[13]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[14]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clka"
end="doa[15]"
attr="REGMODE_A=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa"/><delay
begin="clkb"
end="dob[0]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[1]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[2]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[3]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[4]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[5]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[6]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[7]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[8]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[9]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[10]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[11]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[12]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[13]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[14]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="clkb"
end="dob[15]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob"/><delay
begin="dia[0]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[1]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[2]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[3]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[4]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[5]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[6]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[7]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[8]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[9]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[10]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[11]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[12]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[13]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[14]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[15]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="cena"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="ocea"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="wena"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="rsta"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[0]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[1]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[2]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[3]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[4]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[5]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[6]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[7]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[8]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[9]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="addra[10]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="bytea"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[0]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[1]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[2]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[3]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[4]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[5]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[6]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[7]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[8]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[9]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[10]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[11]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[12]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[13]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[14]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[15]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="cenb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="oceb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="wenb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="rstb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[0]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[1]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[2]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[3]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[4]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[5]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[6]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[7]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[8]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[9]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="addrb[10]"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin="byteb"
end="clkb"
attr=""
type="pin-d"
value="0"/><delay
begin=""
end="d"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[0]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[1]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[2]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[3]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[4]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[5]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[6]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[7]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[8]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[9]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="addra[10]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:addra:clka"/><delay
begin=""
end="dia[0]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[1]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[2]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[3]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[4]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[5]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[6]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[7]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[8]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[9]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[10]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[11]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[12]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[13]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[14]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="dia[15]"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:dia:clka"/><delay
begin=""
end="cena"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:cena:clka"/><delay
begin=""
end="bytea"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:bytea:clka"/><delay
begin=""
end="wena"
attr=""
type="setup"
value="emb32kseq:tarc_setupa:emb_idff:wena:clka"/><delay
begin=""
end="addrb[0]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[1]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[2]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[3]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[4]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[5]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[6]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[7]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[8]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[9]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[10]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:addrb:clkb"/><delay
begin=""
end="dib[0]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[1]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[2]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[3]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[4]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[5]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[6]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[7]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[8]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[9]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[10]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[11]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[12]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[13]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[14]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[15]"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:dib:clkb"/><delay
begin=""
end="cenb"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:cenb:clkb"/><delay
begin=""
end="byteb"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:byteb:clkb"/><delay
begin=""
end="wenb"
attr=""
type="setup"
value="emb32kseq:tarc_setupb:emb_idff:wenb:clkb"/><delay
begin=""
end="d"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[0]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[1]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[2]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[3]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[4]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[5]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[6]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[7]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[8]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[9]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="addra[10]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:addra:clka"/><delay
begin=""
end="dia[0]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[1]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[2]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[3]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[4]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[5]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[6]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[7]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[8]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[9]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[10]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[11]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[12]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[13]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[14]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="dia[15]"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:dia:clka"/><delay
begin=""
end="cena"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:cena:clka"/><delay
begin=""
end="bytea"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:bytea:clka"/><delay
begin=""
end="wena"
attr=""
type="hold"
value="emb32kseq:tarc_holda:emb_idff:wena:clka"/><delay
begin=""
end="addrb[0]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[1]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[2]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[3]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[4]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[5]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[6]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[7]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[8]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[9]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="addrb[10]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:addrb:clkb"/><delay
begin=""
end="dib[0]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[1]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[2]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[3]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[4]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[5]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[6]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[7]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[8]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[9]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[10]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[11]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[12]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[13]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[14]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="dib[15]"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:dib:clkb"/><delay
begin=""
end="cenb"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:cenb:clkb"/><delay
begin=""
end="byteb"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:byteb:clkb"/><delay
begin=""
end="wenb"
attr=""
type="hold"
value="emb32kseq:tarc_holdb:emb_idff:wenb:clkb"/><delay
begin=""
end="sr"
attr="SRMODE=:SYNC"
type="setup"
value="emb32kseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka"/><delay
begin=""
end="rsta"
attr="SRMODE=:SYNC"
type="setup"
value="emb32kseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka"/><delay
begin=""
end="rstb"
attr="SRMODE=:SYNC"
type="setup"
value="emb32kseq:tarc_setupb_RESETMODE_SYNC:emb_idff:rstb:clkb"/><delay
begin=""
end="sr"
attr="REGMODE_A=:OUTREG"
type="setup"
value="emb32kseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka"/><delay
begin=""
end="ocea"
attr="REGMODE_A=:OUTREG"
type="setup"
value="emb32kseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka"/><delay
begin=""
end="ocea"
attr="REGMODE_B=:OUTREG"
type="setup"
value="emb32kseq:tarc_setupb_REGMODE_B_OUTREG:emb_idff:rstb:clkb"/><delay
begin=""
end="sr"
attr="SRMODE=:SYNC"
type="hold"
value="emb32kseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka"/><delay
begin=""
end="sr"
attr="REGMODE_A=:OUTREG"
type="hold"
value="emb32kseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka"/><delay
begin=""
end="clka"
attr="REGMODE_A=:OUTREG;WRITEMODE_A=:NORMAL"
type="period"
value="emb32kperiod:t_perioda_REGMODE_A_OUTREG:emb_iodff:clka:clka"/><delay
begin=""
end="clka"
attr="REGMODE_A=:OUTREG;WRITEMODE_A=:WRITETHROUGH"
type="period"
value="emb32kperiod:t_perioda_REGMODE_A_OUTREG:emb_iodff:clka:clka"/><delay
begin=""
end="clkb"
attr="REGMODE_B=:OUTREG;WRITEMODE_B=:NORMAL"
type="period"
value="emb32kperiod:t_periodb_REGMODE_B_OUTREG:emb_iodff:clkb:clkb"/><delay
begin=""
end="clkb"
attr="REGMODE_B=:OUTREG;WRITEMODE_B=:WRITETHROUGH"
type="period"
value="emb32kperiod:t_periodb_REGMODE_B_OUTREG:emb_iodff:clkb:clkb"/></timing_arc></pb_type><pb_type
name="AL_PHY_FIFO">
<port
type="clock"
name="clkw"/><port
type="clock"
name="clkr"/><port
type="input"
name="dia"
num_pins="9"/><port
type="input"
name="dib"
num_pins="9"/><port
type="input"
name="csw"
num_pins="3"/><port
type="input"
name="csr"
num_pins="3"/><port
type="input"
name="we"/><port
type="input"
name="re"/><port
type="input"
name="rst"/><port
type="input"
name="rprst"/><port
type="input"
name="orea"/><port
type="input"
name="oreb"/><port
type="output"
name="doa"
num_pins="9"/><port
type="output"
name="dob"
num_pins="9"/><port
type="output"
name="empty_flag"/><port
type="output"
name="aempty_flag"/><port
type="output"
name="full_flag"/><port
type="output"
name="afull_flag"/><timing_arc>
<delay
begin="clkr"
end="doa[0]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[1]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[2]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[3]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[4]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[5]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[6]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[7]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[8]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="dob[0]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[1]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[2]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[3]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[4]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[5]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[6]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[7]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[8]"
attr="REGMODE_B=:NOREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="doa[0]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[1]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[2]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[3]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[4]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[5]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[6]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[7]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="doa[8]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa"/><delay
begin="clkr"
end="dob[0]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[1]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[2]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[3]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[4]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[5]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[6]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[7]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="dob[8]"
attr="REGMODE_B=:OUTREG"
type="clk-q"
value="fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob"/><delay
begin="clkr"
end="empty_flag"
attr=""
type="clk-q"
value="fifoseq:tarc_clkr2q_fifoflag1:emb_odff:clkr:empty_flag"/><delay
begin="clkr"
end="aempty_flag"
attr=""
type="clk-q"
value="fifoseq:tarc_clkr2q_fifoflag2:emb_odff:clkr:aempty_flag"/><delay
begin="clkw"
end="full_flag"
attr=""
type="clk-q"
value="fifoseq:tarc_clkr2q_fifoflag3:emb_odff:clkr:full_flag"/><delay
begin="clkw"
end="afull_flag"
attr=""
type="clk-q"
value="fifoseq:tarc_clkr2q_fifoflag4:emb_odff:clkr:afull_flag"/><delay
begin="dia[0]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[1]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[2]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[3]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[4]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[5]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[6]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[7]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dia[8]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[0]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[1]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[2]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[3]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[4]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[5]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[6]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[7]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="dib[8]"
end="clka"
attr=""
type="pin-d"
value="0"/><delay
begin="csw[0]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="csw[1]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="csw[2]"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="we"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="rst"
end="clkw"
attr=""
type="pin-d"
value="0"/><delay
begin="csr[0]"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin="csr[1]"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin="csr[2]"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin="orea"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin="oreb"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin="re"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin="rprst"
end="clkr"
attr=""
type="pin-d"
value="0"/><delay
begin=""
end="dia[0]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[1]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[2]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[3]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[4]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[5]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[6]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[7]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[8]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dia:clkw"/><delay
begin=""
end="dib[0]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[1]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[2]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[3]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[4]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[5]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[6]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[7]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[8]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:dib:clkw"/><delay
begin=""
end="csw[0]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:csw:clkw"/><delay
begin=""
end="csw[0]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:csw:clkw"/><delay
begin=""
end="csw[0]"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:csw:clkw"/><delay
begin=""
end="we"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:we:clkw"/><delay
begin=""
end="rst"
attr=""
type="setup"
value="fifoseq:tarc_setupw:emb_idff:rst:clkw"/><delay
begin=""
end="csr[0]"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:csr"/><delay
begin=""
end="csr[1]"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:csr"/><delay
begin=""
end="csr[2]"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:csr"/><delay
begin=""
end="orea"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:orea"/><delay
begin=""
end="oreb"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:orea"/><delay
begin=""
end="re"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:re"/><delay
begin=""
end="rprst"
attr=""
type="setup"
value="fifoseq:tarc_setupr:emb_idff:ceb:rprst"/><delay
begin=""
end="dia[0]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[1]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[2]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[3]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[4]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[5]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[6]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[7]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dia[8]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dia:clkw"/><delay
begin=""
end="dib[0]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[1]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[2]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[3]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[4]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[5]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[6]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[7]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="dib[8]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:dib:clkw"/><delay
begin=""
end="csw[0]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:csw:clkw"/><delay
begin=""
end="csw[0]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:csw:clkw"/><delay
begin=""
end="csw[0]"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:csw:clkw"/><delay
begin=""
end="we"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:we:clkw"/><delay
begin=""
end="rst"
attr=""
type="hold"
value="fifoseq:tarc_holdw:emb_idff:rst:clkw"/><delay
begin=""
end="csr[0]"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:csr"/><delay
begin=""
end="csr[1]"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:csr"/><delay
begin=""
end="csr[2]"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:csr"/><delay
begin=""
end="orea"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:orea"/><delay
begin=""
end="oreb"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:orea"/><delay
begin=""
end="re"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:re"/><delay
begin=""
end="rprst"
attr=""
type="hold"
value="fifoseq:tarc_holdr:emb_idff:ceb:rprst"/><delay
begin=""
end="clkw"
attr=""
type="period"
value="fifoperiod:t_periodw:emb_iodff:clkw:clkw"/><delay
begin=""
end="clkr"
attr="REGMODE_B=:OUTREG"
type="period"
value="fifoperiod:t_periodr_REGMODE_B_OUTREG:emb_iodff:clkr:clkr"/></timing_arc></pb_type><pb_type
name="AL_PHY_GCLK">
<port
type="input"
name="clki"/><port
type="output"
name="clko"/><timing_arc>
<delay
begin="clki"
end="clko"
attr=""
type="pin-pin"
value="0"/></timing_arc></pb_type><pb_type
name="AL_PHY_IOCLK">
<port
type="input"
name="clki"/><port
type="output"
name="clko"/><timing_arc>
<delay
begin="clki"
end="clko"
attr=""
type="pin-pin"
value="0"/></timing_arc></pb_type><pb_type
name="AL_PHY_CLKDIV">
<port
type="input"
name="clki"/><port
type="output"
name="clkdiv1"/><port
type="output"
name="clkdivx"/><timing_arc>
<delay
begin="clki"
end="clkdiv1"
attr=""
type="pin-pin"
value="0"/><delay
begin="clki"
end="clkdivx"
attr=""
type="pin-pin"
value="0"/></timing_arc></pb_type><pb_type
name="AL_MAP_LUT1">
<port
type="input"
name="a"/><port
type="output"
name="o"/><timing_arc>
<delay
begin="a"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/></timing_arc></pb_type><pb_type
name="AL_MAP_LUT2">
<port
type="input"
name="a"/><port
type="input"
name="b"/><port
type="output"
name="o"/><timing_arc>
<delay
begin="a"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/></timing_arc></pb_type><pb_type
name="AL_MAP_LUT3">
<port
type="input"
name="a"/><port
type="input"
name="b"/><port
type="input"
name="c"/><port
type="output"
name="o"/><timing_arc>
<delay
begin="a"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="c"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/></timing_arc></pb_type><pb_type
name="AL_MAP_LUT4">
<port
type="input"
name="a"/><port
type="input"
name="b"/><port
type="input"
name="c"/><port
type="input"
name="d"/><port
type="output"
name="o"/><timing_arc>
<delay
begin="a"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="b"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="c"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/><delay
begin="d"
end="o"
attr=""
type="pin-pin"
value="lutdelay:mslice_lut4:mslice_lut4:a:f"/></timing_arc></pb_type><pb_type
name="AL_MAP_LUT5">
<port
type="input"
name="a"/><port
type="input"
name="b"/><port
type="input"
name="c"/><port
type="input"
name="d"/><port
type="input"
name="e"/><port
type="output"
name="o"/><timing_arc>
<delay
begin="a"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/><delay
begin="b"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/><delay
begin="c"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/><delay
begin="d"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/><delay
begin="e"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f"/></timing_arc></pb_type><pb_type
name="AL_MAP_LUT6">
<port
type="input"
name="a"/><port
type="input"
name="b"/><port
type="input"
name="c"/><port
type="input"
name="d"/><port
type="input"
name="e"/><port
type="input"
name="f"/><port
type="output"
name="o"/><timing_arc>
<delay
begin="a"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="b"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="c"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="d"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="e"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/><delay
begin="f"
end="o"
attr=""
type="pin-pin"
value="lutdelay:lslice_lut5:lslice_lut5:a:f;lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6"/></timing_arc></pb_type><pb_type
name="AL_MAP_SEQ">
<port
type="clock"
name="clk"/><port
type="input"
name="sr"/><port
type="input"
name="ce"/><port
type="input"
name="d"/><port
type="output"
name="q"/><timing_arc>
<delay
begin="d"
end="clk/q"
attr=""
type="pin-d"
value="lutdelay:dmux:dmux:f:d"/><delay
begin="ce"
end="clk"
attr="CEMUX=:CE"
type="pin-ce"
value="cfgmux:pfb_ce:cfgmux_ce:isb:ce:buf"/><delay
begin="ce"
end="clk"
attr="CEMUX=:INV"
type="pin-ce"
value="cfgmux:pfb_ce:cfgmux_ce:isb:ce:inv"/><delay
begin="sr"
end="clk"
attr="SRMUX=:SR"
type="pin-sr"
value="cfgmux:pfb_sr:cfgmux_sr:isb:sr:buf"/><delay
begin="sr"
end="clk"
attr="SRMUX=:INV"
type="pin-sr"
value="cfgmux:pfb_sr:cfgmux_sr:isb:sr:inv"/><delay
begin="clk"
end="clk"
attr="CLKMUX=:CLK"
type="pin-clk"
value="cfgmux:pfb_clk:cfgmux_clk:isb:clk:buf"/><delay
begin="clk"
end="clk"
attr="CLKMUX=:CLK_INV"
type="pin-clk"
value="cfgmux:pfb_clk:cfgmux_clk:isb:clk:inv"/><delay
begin="clk"
end="q"
attr="DFFMODE=:FF"
type="clk-q"
value="sliceseq:tarc_input2q:slice_dff:clk:q"/><delay
begin="clk"
end="q"
attr="DFFMODE=:LATCH"
type="clk-q"
value="sliceseq:tarc_input2q:slice_latch:clk:q"/><delay
begin=""
end="d"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:d:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:d:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:ce:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:ce:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="setup"
value="sliceseq:tarc_setup:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF"
type="hold"
value="sliceseq:tarc_hold:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF;SRMODE=:ASYNC"
type="recovery"
value="sliceseq:tarc_recovery:slice_dff:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:FF;SRMODE=:ASYNC"
type="removal"
value="sliceseq:tarc_remove:slice_dff:sr:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:d:clk"/><delay
begin=""
end="d"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:d:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:ce:clk"/><delay
begin=""
end="ce"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:ce:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="setup"
value="sliceseq:tarc_setup:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH"
type="hold"
value="sliceseq:tarc_hold:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH;SRMODE=:ASYNC"
type="recovery"
value="sliceseq:tarc_recovery:slice_latch:sr:clk"/><delay
begin=""
end="sr"
attr="DFFMODE=:LATCH;SRMODE=:ASYNC"
type="removal"
value="sliceseq:tarc_remove:slice_latch:sr:clk"/></timing_arc></pb_type></complexblocklist></architecture></fpga>
kcap
TimingLib 536 63 24 0
cfgmux:pfb_ce:cfgmux_ce:isb:ce:buf cell_derate
84 87 67 70
84 87 67 70
cfgmux:pfb_ce:cfgmux_ce:isb:ce:inv cell_derate
109 114 137 143
109 114 137 143
cfgmux:pfb_clk:cfgmux_clk:isb:clk:buf cell_derate
26 27 26 27
26 27 26 27
cfgmux:pfb_clk:cfgmux_clk:isb:clk:inv cell_derate
42 44 51 53
42 44 51 53
cfgmux:pfb_sr:cfgmux_sr:isb:sr:buf cell_derate
83 86 65 68
83 86 65 68
cfgmux:pfb_sr:cfgmux_sr:isb:sr:inv cell_derate
109 114 137 143
109 114 137 143
dsplogic:tmia_mpd_INPUTREGA_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mia:mpd dsp_derate
3563 3563 3563 3563
3563 3563 3563 3563
dsplogic:tmib_mpd_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_logic:mib:mpd dsp_derate
3563 3563 3563 3563
3563 3563 3563 3563
dspperiod:tarc_period_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_ENABLE:dsp_dff:clk:clk dff_derate
3414 3414 3414 3414
3414 3414 3414 3414
dspperiod:tarc_period_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_ENABLE:dsp_dff:clk:clk dff_derate
3414 3414 3414 3414
3414 3414 3414 3414
dspperiod:tarc_period_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_ENABLE:dsp_dff:clk:clk dff_derate
3414 3414 3414 3414
3414 3414 3414 3414
dspseq:tarc_clk2q_INPUTREGA_DISABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd dff_derate
3433 3433 3291 3291
3433 3433 3291 3291
dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_DISABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd dff_derate
3433 3433 3291 3291
3433 3433 3291 3291
dspseq:tarc_clk2q_INPUTREGA_ENABLE_INPUTREGB_ENABLE_OUTPUTREG_DISABLE:dsp_dff:clk:mpd dff_derate
3433 3433 3291 3291
3433 3433 3291 3291
dspseq:tarc_clk2q_OUTPUTREG_ENABLE:dsp_odff:clk:mpd dff_derate
933 933 791 791
933 933 791 791
dspseq:tarc_hold_OUTPUTREG_ENABLE:dsp_dff:cepd:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:cea:clk dff_derate
0 0 0 0
0 0 0 0
dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:mia:clk dff_derate
118 118 118 118
118 118 118 118
dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:signeda:clk dff_derate
0 0 0 0
0 0 0 0
dspseq:tarc_holda_INPUTREGA_ENABLE:dsp_dff:sourcea:clk dff_derate
0 0 0 0
0 0 0 0
dspseq:tarc_holda_INPUTREGA_ENABLE_SRMODE_SYNC:dsp_dff:rsta_n:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:ceb:clk dff_derate
0 0 0 0
0 0 0 0
dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:mib:clk dff_derate
118 118 118 118
118 118 118 118
dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:signedb:clk dff_derate
0 0 0 0
0 0 0 0
dspseq:tarc_holdb_INPUTREGB_ENABLE:dsp_dff:sourceb:clk dff_derate
0 0 0 0
0 0 0 0
dspseq:tarc_holdb_INPUTREGB_ENABLE_SRMODE_SYNC:dsp_dff:rstb_n:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_input2q_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:mpd dff_derate
933 933 791 791
933 933 791 791
dspseq:tarc_recovery_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:clk dff_derate
300 300 300 300
300 300 300 300
dspseq:tarc_recoverya_INPUTREGA_ENABLE_SRMODE_ASYNC:dsp_dff:rsta_n:clk dff_derate
300 300 300 300
300 300 300 300
dspseq:tarc_recoveryb_INPUTREGB_ENABLE_SRMODE_ASYNC:dsp_dff:rstb_n:clk dff_derate
300 300 300 300
300 300 300 300
dspseq:tarc_remove_OUTPUTREG_ENABLE_SRMODE_ASYNC:dsp_odff:rstpd:clk dff_derate
300 300 300 300
300 300 300 300
dspseq:tarc_removea_INPUTREGA_ENABLE_SRMODE_ASYNC:dsp_dff:rsta_n:clk dff_derate
300 300 300 300
300 300 300 300
dspseq:tarc_removeb_INPUTREGB_ENABLE_SRMODE_ASYNC:dsp_dff:rstb_n:clk dff_derate
300 300 300 300
300 300 300 300
dspseq:tarc_setup_OUTPUTREG_ENABLE:dsp_dff:cepd:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:cea:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:mia:clk dff_derate
-44 -44 -44 -44
-44 -44 -44 -44
dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:signeda:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupa_INPUTREGA_ENABLE:dsp_dff:sourcea:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupa_INPUTREGA_ENABLE_SRMODE_SYNC:dsp_dff:rsta_n:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:ceb:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:mib:clk dff_derate
-44 -44 -44 -44
-44 -44 -44 -44
dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:signedb:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupb_INPUTREGB_ENABLE:dsp_dff:sourceb:clk dff_derate
100 100 100 100
100 100 100 100
dspseq:tarc_setupb_INPUTREGB_ENABLE_SRMODE_SYNC:dsp_dff:rstb_n:clk dff_derate
100 100 100 100
100 100 100 100
emb32kperiod:t_perioda_REGMODE_A_OUTREG:emb_iodff:clka:clka emb_derate
4400 4400 4400 4400
4400 4400 4400 4400
emb32kperiod:t_periodb_REGMODE_B_OUTREG:emb_iodff:clkb:clkb emb_derate
4400 4400 4400 4400
4400 4400 4400 4400
emb32kseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa emb_derate
3970 3970 3970 3970
3970 3970 3970 3970
emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa dff_derate
590 590 590 590
590 590 590 590
emb32kseq:tarc_clk2qa_REGMODE_A_OUTREG_RESETMODE_ASYNC:emb_odff:rsta:doa dff_derate
800 800 800 800
800 800 800 800
emb32kseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob emb_derate
3970 3970 3970 3970
3970 3970 3970 3970
emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob dff_derate
590 590 590 590
590 590 590 590
emb32kseq:tarc_clk2qb_REGMODE_B_OUTREG_RESETMODE_ASYNC:emb_odff:rstb:dob dff_derate
800 800 800 800
800 800 800 800
emb32kseq:tarc_holda:emb_idff:addra:clka dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holda:emb_idff:bytea:clka dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holda:emb_idff:csa:clka dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holda:emb_idff:dia:clka dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holda:emb_idff:wbyte_ena:clka dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holda:emb_idff:wea:clka dff_derate
53 53 53 53
53 53 53 53
emb32kseq:tarc_holdb:emb_idff:addrb:clkb dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holdb:emb_idff:byteb:clkb dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holdb:emb_idff:csb:clkb dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holdb:emb_idff:dib:clkb dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holdb:emb_idff:wbyte_enb:clkb dff_derate
0 0 0 0
0 0 0 0
emb32kseq:tarc_holdb:emb_idff:web:clkb dff_derate
53 53 53 53
53 53 53 53
emb32kseq:tarc_setupa:emb_idff:addra:clka dff_derate
991 991 991 991
991 991 991 991
emb32kseq:tarc_setupa:emb_idff:bytea:clka dff_derate
996 996 996 996
996 996 996 996
emb32kseq:tarc_setupa:emb_idff:csa:clka dff_derate
1125 1125 1125 1125
1125 1125 1125 1125
emb32kseq:tarc_setupa:emb_idff:dia:clka dff_derate
1217 1217 1217 1217
1217 1217 1217 1217
emb32kseq:tarc_setupa:emb_idff:wbyte_ena:clka dff_derate
966 966 966 966
966 966 966 966
emb32kseq:tarc_setupa:emb_idff:wea:clka dff_derate
869 869 869 869
869 869 869 869
emb32kseq:tarc_setupa_REGMODE_A_OUTREG:emb_idff:rsta:clka dff_derate
650 650 650 650
650 650 650 650
emb32kseq:tarc_setupa_REGMODE_A_OUTREG:emb_odff:ocea:clka dff_derate
925 925 925 925
925 925 925 925
emb32kseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka dff_derate
650 650 650 650
650 650 650 650
emb32kseq:tarc_setupb:emb_idff:addrb:clkb dff_derate
991 991 991 991
991 991 991 991
emb32kseq:tarc_setupb:emb_idff:byteb:clkb dff_derate
996 996 996 996
996 996 996 996
emb32kseq:tarc_setupb:emb_idff:csb:clkb dff_derate
1125 1125 1125 1125
1125 1125 1125 1125
emb32kseq:tarc_setupb:emb_idff:dib:clkb dff_derate
1217 1217 1217 1217
1217 1217 1217 1217
emb32kseq:tarc_setupb:emb_idff:wbyte_enb:clkb dff_derate
966 966 966 966
966 966 966 966
emb32kseq:tarc_setupb:emb_idff:web:clkb dff_derate
869 869 869 869
869 869 869 869
emb32kseq:tarc_setupb_REGMODE_B_OUTREG:emb_idff:rstb:clkb dff_derate
650 650 650 650
650 650 650 650
emb32kseq:tarc_setupb_REGMODE_B_OUTREG:emb_odff:oceb:clkb dff_derate
925 925 925 925
925 925 925 925
emb32kseq:tarc_setupb_RESETMODE_SYNC:emb_idff:rstb:clkb dff_derate
650 650 650 650
650 650 650 650
embperiod:t_perioda_REGMODE_A_OUTREG:emb_iodff:clka:clka emb_derate
3400 3400 3400 3400
3400 3400 3400 3400
embperiod:t_perioda_REGMODE_A_OUTREG_WRITEMODE_A_rbw:emb_iodff:clka:clka emb_derate
4200 4200 4200 4200
4200 4200 4200 4200
embperiod:t_periodb_REGMODE_B_OUTREG:emb_iodff:clkb:clkb emb_derate
3400 3400 3400 3400
3400 3400 3400 3400
embperiod:t_periodb_REGMODE_B_OUTREG_WRITEMODE_B_rbw:emb_iodff:clkb:clkb emb_derate
4200 4200 4200 4200
4200 4200 4200 4200
embseq:tarc_clk2qa_REGMODE_A_NOREG:emb_odff:clka:doa emb_derate
3245 3245 3245 3245
3245 3245 3245 3245
embseq:tarc_clk2qa_REGMODE_A_OUTREG:emb_odff:clka:doa dff_derate
833 833 833 833
833 833 833 833
embseq:tarc_clk2qa_REGMODE_A_OUTREG_RESETMODE_ASYNC:emb_odff:rsta:doa dff_derate
800 800 800 800
800 800 800 800
embseq:tarc_clk2qb_REGMODE_B_NOREG:emb_odff:clkb:dob emb_derate
3245 3245 3245 3245
3245 3245 3245 3245
embseq:tarc_clk2qb_REGMODE_B_OUTREG:emb_odff:clkb:dob dff_derate
833 833 833 833
833 833 833 833
embseq:tarc_clk2qb_REGMODE_B_OUTREG_RESETMODE_ASYNC:emb_odff:rstb:dob dff_derate
800 800 800 800
800 800 800 800
embseq:tarc_holda:emb_idff:addra:clka dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holda:emb_idff:cea:clka dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holda:emb_idff:csa:clka dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holda:emb_idff:dia:clka dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holda:emb_idff:wea:clka dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holdb:emb_idff:addrb:clkb dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holdb:emb_idff:ceb:clkb dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holdb:emb_idff:csb:clkb dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holdb:emb_idff:dib:clkb dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_holdb:emb_idff:web:clkb dff_derate
200 200 200 200
200 200 200 200
embseq:tarc_setupa:emb_idff:addra:clka dff_derate
100 100 100 100
100 100 100 100
embseq:tarc_setupa:emb_idff:cea:clka dff_derate
250 250 250 250
250 250 250 250
embseq:tarc_setupa:emb_idff:csa:clka dff_derate
250 250 250 250
250 250 250 250
embseq:tarc_setupa:emb_idff:dia:clka dff_derate
100 100 100 100
100 100 100 100
embseq:tarc_setupa:emb_idff:wea:clka dff_derate
250 250 250 250
250 250 250 250
embseq:tarc_setupa_REGMODE_A_OUTREG:emb_odff:ocea:clka dff_derate
250 250 250 250
250 250 250 250
embseq:tarc_setupa_RESETMODE_SYNC:emb_idff:rsta:clka dff_derate
250 250 250 250
250 250 250 250
embseq:tarc_setupb:emb_idff:addrb:clkb dff_derate
100 100 100 100
100 100 100 100
embseq:tarc_setupb:emb_idff:ceb:clkb dff_derate
350 350 350 350
350 350 350 350
embseq:tarc_setupb:emb_idff:csb:clkb dff_derate
350 350 350 350
350 350 350 350
embseq:tarc_setupb:emb_idff:dib:clkb dff_derate
100 100 100 100
100 100 100 100
embseq:tarc_setupb:emb_idff:web:clkb dff_derate
350 350 350 350
350 350 350 350
embseq:tarc_setupb_REGMODE_B_OUTREG:emb_odff:oceb:clkb dff_derate
250 250 250 250
250 250 250 250
embseq:tarc_setupb_RESETMODE_SYNC:emb_idff:rstb:clkb dff_derate
250 250 250 250
250 250 250 250
fifoperiod:t_periodr_REGMODE_B_OUTREG:emb_iodff:clkr:clkr emb_derate
4000 4000 4000 4000
4000 4000 4000 4000
fifoperiod:t_periodw:emb_iodff:clkw:clkw emb_derate
3300 3300 3300 3300
3300 3300 3300 3300
fifoseq:tarc_clkr2q_fifoflag1:emb_odff:clkr:empty_flag dff_drate
650 650 650 650
650 650 650 650
fifoseq:tarc_clkr2q_fifoflag2:emb_odff:clkr:aempty_flag dff_drate
650 650 650 650
650 650 650 650
fifoseq:tarc_clkr2q_fifoflag3:emb_odff:clkr:full_flag dff_drate
650 650 650 650
650 650 650 650
fifoseq:tarc_clkr2q_fifoflag4:emb_odff:clkr:afull_flag dff_drate
650 650 650 650
650 650 650 650
fifoseq:tarc_clkr2qa_REGMODE_B_NOREG:emb_odff:clkr:doa emb_derate
3960 3960 3960 3960
3960 3960 3960 3960
fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG:emb_odff:clkr:doa dff_derate
833 833 833 833
833 833 833 833
fifoseq:tarc_clkr2qa_REGMODE_B_OUTREG_RESETMODE_ASYNC:emb_odff:rst:doa dff_derate
800 800 800 800
800 800 800 800
fifoseq:tarc_clkr2qb_REGMODE_B_NOREG:emb_odff:clkr:dob emb_derate
3960 3960 3960 3960
3960 3960 3960 3960
fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG:emb_odff:clkr:dob dff_derate
833 833 833 833
833 833 833 833
fifoseq:tarc_clkr2qb_REGMODE_B_OUTREG_RESETMODE_ASYNC:emb_odff:rst:dob dff_derate
800 800 800 800
800 800 800 800
fifoseq:tarc_holdr:emb_idff:csr:clkr dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdr:emb_idff:orea:clkr dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdr:emb_idff:oreb:clkr dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdr:emb_idff:re:clkr dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdr:emb_idff:rprst:clkr dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdw:emb_idff:csw:clkw dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdw:emb_idff:dia:clkw dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdw:emb_idff:dib:clkw dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdw:emb_idff:rst:clkw dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_holdw:emb_idff:we:clkw dff_derate
200 200 200 200
200 200 200 200
fifoseq:tarc_setupr:emb_idff:csr:clkr dff_derate
250 250 250 250
250 250 250 250
fifoseq:tarc_setupr:emb_idff:orea:clkr dff_derate
250 250 250 250
250 250 250 250
fifoseq:tarc_setupr:emb_idff:oreb:clkr dff_derate
250 250 250 250
250 250 250 250
fifoseq:tarc_setupr:emb_idff:re:clkr dff_derate
250 250 250 250
250 250 250 250
fifoseq:tarc_setupr:emb_idff:rprst:clkr dff_derate
350 350 350 350
350 350 350 350
fifoseq:tarc_setupw:emb_idff:csw:clkw dff_derate
250 250 250 250
250 250 250 250
fifoseq:tarc_setupw:emb_idff:dia:clkw dff_derate
100 100 100 100
100 100 100 100
fifoseq:tarc_setupw:emb_idff:dib:clkw dff_derate
100 100 100 100
100 100 100 100
fifoseq:tarc_setupw:emb_idff:rst:clkw dff_derate
350 350 350 350
350 350 350 350
fifoseq:tarc_setupw:emb_idff:we:clkw dff_derate
250 250 250 250
250 250 250 250
iol:tarc_BI_HSTL15_I:TSPIN:ts:opad iob_derate_lvcmoso15
2740 2854 2809 2926
2740 2854 2809 2926
iol:tarc_BI_HSTL15_II:TSPIN:ts:opad iob_derate_lvcmoso15
2538 2644 2607 2716
2538 2644 2607 2716
iol:tarc_BI_HSTL18_I:TSPIN:ts:opad iob_derate_lvcmoso18
2381 2480 2450 2552
2381 2480 2450 2552
iol:tarc_BI_HSTL18_II:TSPIN:ts:opad iob_derate_lvcmoso18
2236 2329 2305 2401
2236 2329 2305 2401
iol:tarc_BI_HSTL25_I:TSPIN:ts:opad iob_derate_lvcmoso25
2100 2187 2169 2259
2100 2187 2169 2259
iol:tarc_BI_HSTL25_II:TSPIN:ts:opad iob_derate_lvcmoso25
1970 2052 2039 2124
1970 2052 2039 2124
iol:tarc_BI_LVCMOS12_2_FAST:TSPIN:ts:opad iob_derate_lvcmoso12
4788 4988 4858 5060
4788 4988 4858 5060
iol:tarc_BI_LVCMOS12_2_SLOW:TSPIN:ts:opad iob_derate_lvcmoso12
5580 5813 5650 5885
5580 5813 5650 5885
iol:tarc_BI_LVCMOS12_4_FAST:TSPIN:ts:opad iob_derate_lvcmoso12
4788 4988 4858 5060
4788 4988 4858 5060
iol:tarc_BI_LVCMOS12_4_SLOW:TSPIN:ts:opad iob_derate_lvcmoso12
5580 5813 5650 5885
5580 5813 5650 5885
iol:tarc_BI_LVCMOS12_8_FAST:TSPIN:ts:opad iob_derate_lvcmoso12
4567 4757 4636 4829
4567 4757 4636 4829
iol:tarc_BI_LVCMOS12_8_SLOW:TSPIN:ts:opad iob_derate_lvcmoso12
5295 5516 5364 5588
5295 5516 5364 5588
iol:tarc_BI_LVCMOS15_12_FAST:TSPIN:ts:opad iob_derate_lvcmoso15
3214 3348 3283 3420
3214 3348 3283 3420
iol:tarc_BI_LVCMOS15_12_SLOW:TSPIN:ts:opad iob_derate_lvcmoso15
3617 3768 3686 3840
3617 3768 3686 3840
iol:tarc_BI_LVCMOS15_4_FAST:TSPIN:ts:opad iob_derate_lvcmoso15
3493 3639 3563 3711
3493 3639 3563 3711
iol:tarc_BI_LVCMOS15_4_SLOW:TSPIN:ts:opad iob_derate_lvcmoso15
4005 4172 4074 4244
4005 4172 4074 4244
iol:tarc_BI_LVCMOS15_8_FAST:TSPIN:ts:opad iob_derate_lvcmoso15
3265 3401 3334 3473
3265 3401 3334 3473
iol:tarc_BI_LVCMOS15_8_SLOW:TSPIN:ts:opad iob_derate_lvcmoso15
3725 3880 3794 3952
3725 3880 3794 3952
iol:tarc_BI_LVCMOS18_12_FAST:TSPIN:ts:opad iob_derate_lvcmoso18
2601 2709 2670 2781
2601 2709 2670 2781
iol:tarc_BI_LVCMOS18_12_MED:TSPIN:ts:opad iob_derate_lvcmoso18
2971 3095 3040 3167
2971 3095 3040 3167
iol:tarc_BI_LVCMOS18_12_SLOW:TSPIN:ts:opad iob_derate_lvcmoso18
4028 4196 4097 4268
4028 4196 4097 4268
iol:tarc_BI_LVCMOS18_16_FAST:TSPIN:ts:opad iob_derate_lvcmoso18
2604 2712 2673 2784
2604 2712 2673 2784
iol:tarc_BI_LVCMOS18_16_MED:TSPIN:ts:opad iob_derate_lvcmoso18
2894 3015 2964 3087
2894 3015 2964 3087
iol:tarc_BI_LVCMOS18_16_SLOW:TSPIN:ts:opad iob_derate_lvcmoso18
3900 4063 3970 4135
3900 4063 3970 4135
iol:tarc_BI_LVCMOS18_4_FAST:TSPIN:ts:opad iob_derate_lvcmoso18
3002 3127 3071 3199
3002 3127 3071 3199
iol:tarc_BI_LVCMOS18_4_MED:TSPIN:ts:opad iob_derate_lvcmoso18
3389 3530 3458 3602
3389 3530 3458 3602
iol:tarc_BI_LVCMOS18_4_SLOW:TSPIN:ts:opad iob_derate_lvcmoso18
4668 4862 4737 4934
4668 4862 4737 4934
iol:tarc_BI_LVCMOS18_8_FAST:TSPIN:ts:opad iob_derate_lvcmoso18
2761 2876 2830 2948
2761 2876 2830 2948
iol:tarc_BI_LVCMOS18_8_MED:TSPIN:ts:opad iob_derate_lvcmoso18
3099 3228 3168 3300
3099 3228 3168 3300
iol:tarc_BI_LVCMOS18_8_SLOW:TSPIN:ts:opad iob_derate_lvcmoso18
4236 4413 4306 4485
4236 4413 4306 4485
iol:tarc_BI_LVCMOS25_12_FAST:TSPIN:ts:opad iob_derate_lvcmoso25
2421 2522 2490 2594
2421 2522 2490 2594
iol:tarc_BI_LVCMOS25_12_MED:TSPIN:ts:opad iob_derate_lvcmoso25
3064 3192 3133 3264
3064 3192 3133 3264
iol:tarc_BI_LVCMOS25_12_SLOW:TSPIN:ts:opad iob_derate_lvcmoso25
3954 4119 4023 4191
3954 4119 4023 4191
iol:tarc_BI_LVCMOS25_16_FAST:TSPIN:ts:opad iob_derate_lvcmoso25
2340 2438 2410 2510
2340 2438 2410 2510
iol:tarc_BI_LVCMOS25_16_MED:TSPIN:ts:opad iob_derate_lvcmoso25
2938 3060 3007 3132
2938 3060 3007 3132
iol:tarc_BI_LVCMOS25_16_SLOW:TSPIN:ts:opad iob_derate_lvcmoso25
3780 3937 3849 4009
3780 3937 3849 4009
iol:tarc_BI_LVCMOS25_20_FAST:TSPIN:ts:opad iob_derate_lvcmoso25
2311 2407 2380 2479
2311 2407 2380 2479
iol:tarc_BI_LVCMOS25_20_MED:TSPIN:ts:opad iob_derate_lvcmoso25
2889 3009 2958 3081
2889 3009 2958 3081
iol:tarc_BI_LVCMOS25_20_SLOW:TSPIN:ts:opad iob_derate_lvcmoso25
3711 3866 3780 3938
3711 3866 3780 3938
iol:tarc_BI_LVCMOS25_24_FAST:TSPIN:ts:opad iob_derate_lvcmoso25
2278 2373 2347 2445
2278 2373 2347 2445
iol:tarc_BI_LVCMOS25_24_MED:TSPIN:ts:opad iob_derate_lvcmoso25
2835 2953 2904 3025
2835 2953 2904 3025
iol:tarc_BI_LVCMOS25_24_SLOW:TSPIN:ts:opad iob_derate_lvcmoso25
3631 3782 3700 3854
3631 3782 3700 3854
iol:tarc_BI_LVCMOS25_4_FAST:TSPIN:ts:opad iob_derate_lvcmoso25
2722 2835 2791 2907
2722 2835 2791 2907
iol:tarc_BI_LVCMOS25_4_MED:TSPIN:ts:opad iob_derate_lvcmoso25
3532 3679 3601 3751
3532 3679 3601 3751
iol:tarc_BI_LVCMOS25_4_SLOW:TSPIN:ts:opad iob_derate_lvcmoso25
4648 4842 4717 4914
4648 4842 4717 4914
iol:tarc_BI_LVCMOS25_8_FAST:TSPIN:ts:opad iob_derate_lvcmoso25
2497 2601 2566 2673
2497 2601 2566 2673
iol:tarc_BI_LVCMOS25_8_MED:TSPIN:ts:opad iob_derate_lvcmoso25
3181 3314 3251 3386
3181 3314 3251 3386
iol:tarc_BI_LVCMOS25_8_SLOW:TSPIN:ts:opad iob_derate_lvcmoso25
4146 4319 4215 4391
4146 4319 4215 4391
iol:tarc_BI_LVCMOS33_12_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2283 2378 2352 2450
2283 2378 2352 2450
iol:tarc_BI_LVCMOS33_12_MED:TSPIN:ts:opad iob_derate_lvcmoso33
2759 2874 2828 2946
2759 2874 2828 2946
iol:tarc_BI_LVCMOS33_12_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
3419 3561 3488 3633
3419 3561 3488 3633
iol:tarc_BI_LVCMOS33_16_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2228 2321 2297 2393
2228 2321 2297 2393
iol:tarc_BI_LVCMOS33_16_MED:TSPIN:ts:opad iob_derate_lvcmoso33
2671 2782 2740 2854
2671 2782 2740 2854
iol:tarc_BI_LVCMOS33_16_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
3290 3427 3359 3499
3290 3427 3359 3499
iol:tarc_BI_LVCMOS33_20_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2183 2274 2252 2346
2183 2274 2252 2346
iol:tarc_BI_LVCMOS33_20_MED:TSPIN:ts:opad iob_derate_lvcmoso33
2602 2710 2671 2782
2602 2710 2671 2782
iol:tarc_BI_LVCMOS33_20_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
3192 3325 3261 3397
3192 3325 3261 3397
iol:tarc_BI_LVCMOS33_24_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2160 2250 2229 2322
2160 2250 2229 2322
iol:tarc_BI_LVCMOS33_24_MED:TSPIN:ts:opad iob_derate_lvcmoso33
2558 2665 2628 2737
2558 2665 2628 2737
iol:tarc_BI_LVCMOS33_24_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
3124 3254 3193 3326
3124 3254 3193 3326
iol:tarc_BI_LVCMOS33_2_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2620 2729 2689 2801
2620 2729 2689 2801
iol:tarc_BI_LVCMOS33_2_MED:TSPIN:ts:opad iob_derate_lvcmoso33
3275 3411 3344 3483
3275 3411 3344 3483
iol:tarc_BI_LVCMOS33_2_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
4155 4328 4224 4400
4155 4328 4224 4400
iol:tarc_BI_LVCMOS33_4_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2620 2729 2689 2801
2620 2729 2689 2801
iol:tarc_BI_LVCMOS33_4_MED:TSPIN:ts:opad iob_derate_lvcmoso33
3275 3411 3344 3483
3275 3411 3344 3483
iol:tarc_BI_LVCMOS33_4_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
4155 4328 4224 4400
4155 4328 4224 4400
iol:tarc_BI_LVCMOS33_8_FAST:TSPIN:ts:opad iob_derate_lvcmoso33
2908 3029 2923 3045
2908 3029 2923 3045
iol:tarc_BI_LVCMOS33_8_MED:TSPIN:ts:opad iob_derate_lvcmoso33
2383 2482 2452 2554
2383 2482 2452 2554
iol:tarc_BI_LVCMOS33_8_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
3645 3797 3714 3869
3645 3797 3714 3869
iol:tarc_BI_LVDS25:TSPIN:ts:opad iob_derate_lvdso25
2118 2206 2187 2278
2118 2206 2187 2278
iol:tarc_BI_LVDS33:TSPIN:ts:opad iob_derate_lvdso25
2118 2206 2187 2278
2118 2206 2187 2278
iol:tarc_BI_LVPECL33:TSPIN:ts:opad iob_derate_lvdso25
2118 2206 2187 2278
2118 2206 2187 2278
iol:tarc_BI_MINILVDS25:TSPIN:ts:opad iob_derate_lvdso25
2127 2216 2196 2288
2127 2216 2196 2288
iol:tarc_BI_PCI33_1_SLOW:TSPIN:ts:opad iob_derate_lvcmoso33
4155 4328 4224 4400
4155 4328 4224 4400
iol:tarc_BI_PPDS25:TSPIN:ts:opad iob_derate_lvdso25
2118 2206 2187 2278
2118 2206 2187 2278
iol:tarc_BI_RSDS_E:TSPIN:ts:opad iob_derate_lvdso25
2118 2206 2187 2278
2118 2206 2187 2278
iol:tarc_IBI_HSTL15:INPUTPIN:ipad:di iob_derate_sstli15
1223 1274 1251 1303
1223 1274 1251 1303
iol:tarc_IBI_HSTL18:INPUTPIN:ipad:di iob_derate_sstli18
1037 1080 1065 1109
1037 1080 1065 1109
iol:tarc_IBI_HSTL25:INPUTPIN:ipad:di iob_derate_sstli25
889 926 917 955
889 926 917 955
iol:tarc_IBI_LVCMOS12:INPUTPIN:ipad:di iob_derate_lvcmosi12
1147 1195 1175 1224
1147 1195 1175 1224
iol:tarc_IBI_LVCMOS15:INPUTPIN:ipad:di iob_derate_lvcmosi15
2334 2431 2362 2460
2334 2431 2362 2460
iol:tarc_IBI_LVCMOS18:INPUTPIN:ipad:di iob_derate_lvcmosi18
1843 1920 1871 1949
1843 1920 1871 1949
iol:tarc_IBI_LVCMOS25:INPUTPIN:ipad:di iob_derate_lvcmosi25
1368 1425 1395 1453
1368 1425 1395 1453
iol:tarc_IBI_LVCMOS33:INPUTPIN:ipad:di iob_derate_lvcmosi33
1147 1195 1175 1224
1147 1195 1175 1224
iol:tarc_IBI_LVDS25:INPUTPIN:ipad:di iob_derate_lvdsi25
1050 1094 1315 1370
1050 1094 1315 1370
iol:tarc_IBI_LVDS33:INPUTPIN:ipad:di iob_derate_lvdsi25
1050 1094 1315 1370
1050 1094 1315 1370
iol:tarc_IBI_LVPECL25:INPUTPIN:ipad:di iob_derate_lvdsi25
1050 1094 1315 1370
1050 1094 1315 1370
iol:tarc_IBI_LVPECL33:INPUTPIN:ipad:di iob_derate_lvdsi25
1050 1094 1315 1370
1050 1094 1315 1370
iol:tarc_IBI_LVTTL33:INPUTPIN:ipad:di iob_derate_lvcmosi33
1147 1195 1175 1224
1147 1195 1175 1224
iol:tarc_IBI_PCI33:INPUTPIN:ipad:di iob_derate_lvcmosi33
1147 1195 1175 1224
1147 1195 1175 1224
iol:tarc_IBI_PPDS25:INPUTPIN:ipad:di iob_derate_lvdsi25
1050 1094 1315 1370
1050 1094 1315 1370
iol:tarc_IBI_RSDS_E:INPUTPIN:ipad:di iob_derate_lvdsi25
1050 1094 1315 1370
1050 1094 1315 1370
iol:tarc_IBI_SSTL15:INPUTPIN:ipad:di iob_derate_sstli15
1223 1274 1251 1303
1223 1274 1251 1303
iol:tarc_IBI_SSTL18:INPUTPIN:ipad:di iob_derate_sstli18
1037 1080 1065 1109
1037 1080 1065 1109
iol:tarc_IBI_SSTL25:INPUTPIN:ipad:di iob_derate_sstli25
889 926 917 955
889 926 917 955
iol:tarc_OBI_HSTL15_I:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
4527 4716 4543 4732
4527 4716 4543 4732
iol:tarc_OBI_HSTL15_II:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
4307 4486 4322 4502
4307 4486 4322 4502
iol:tarc_OBI_HSTL18_I:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
3684 3837 3699 3853
3684 3837 3699 3853
iol:tarc_OBI_HSTL18_II:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
3513 3659 3528 3675
3513 3659 3528 3675
iol:tarc_OBI_HSTL25_I:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
2906 3027 2921 3043
2906 3027 2921 3043
iol:tarc_OBI_HSTL25_II:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
2774 2890 2790 2906
2774 2890 2790 2906
iol:tarc_OBI_LVCMOS12_2_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso12
7549 7864 7565 7880
7549 7864 7565 7880
iol:tarc_OBI_LVCMOS12_2_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso12
8433 8784 8448 8800
8433 8784 8448 8800
iol:tarc_OBI_LVCMOS12_4_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso12
7549 7864 7565 7880
7549 7864 7565 7880
iol:tarc_OBI_LVCMOS12_4_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso12
8433 8784 8448 8800
8433 8784 8448 8800
iol:tarc_OBI_LVCMOS12_8_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso12
7316 7621 7332 7637
7316 7621 7332 7637
iol:tarc_OBI_LVCMOS12_8_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso12
8049 8384 8064 8400
8049 8384 8064 8400
iol:tarc_OBI_LVCMOS15_12_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
4922 5127 4937 5143
4922 5127 4937 5143
iol:tarc_OBI_LVCMOS15_12_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
5322 5544 5338 5560
5322 5544 5338 5560
iol:tarc_OBI_LVCMOS15_4_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
5257 5476 5272 5492
5257 5476 5272 5492
iol:tarc_OBI_LVCMOS15_4_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
5780 6021 5796 6037
5780 6021 5796 6037
iol:tarc_OBI_LVCMOS15_8_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
5003 5211 5018 5227
5003 5211 5018 5227
iol:tarc_OBI_LVCMOS15_8_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso15
5486 5715 5502 5731
5486 5715 5502 5731
iol:tarc_OBI_LVCMOS18_12_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
3873 4034 3888 4050
3873 4034 3888 4050
iol:tarc_OBI_LVCMOS18_12_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
4239 4416 4255 4432
4239 4416 4255 4432
iol:tarc_OBI_LVCMOS18_12_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
5287 5507 5302 5523
5287 5507 5302 5523
iol:tarc_OBI_LVCMOS18_16_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
3873 4034 3888 4050
3873 4034 3888 4050
iol:tarc_OBI_LVCMOS18_16_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
4159 4332 4174 4348
4159 4332 4174 4348
iol:tarc_OBI_LVCMOS18_16_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
5158 5373 5173 5389
5158 5373 5173 5389
iol:tarc_OBI_LVCMOS18_4_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
4304 4483 4319 4499
4304 4483 4319 4499
iol:tarc_OBI_LVCMOS18_4_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
4680 4875 4695 4891
4680 4875 4695 4891
iol:tarc_OBI_LVCMOS18_4_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
5973 6222 5988 6238
5973 6222 5988 6238
iol:tarc_OBI_LVCMOS18_8_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
4057 4226 4072 4242
4057 4226 4072 4242
iol:tarc_OBI_LVCMOS18_8_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
4387 4570 4403 4586
4387 4570 4403 4586
iol:tarc_OBI_LVCMOS18_8_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso18
5519 5749 5535 5766
5519 5749 5535 5766
iol:tarc_OBI_LVCMOS25_12_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3215 3349 3230 3365
3215 3349 3230 3365
iol:tarc_OBI_LVCMOS25_12_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3718 3873 3733 3889
3718 3873 3733 3889
iol:tarc_OBI_LVCMOS25_12_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
4748 4946 4764 4962
4748 4946 4764 4962
iol:tarc_OBI_LVCMOS25_16_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3124 3254 3139 3270
3124 3254 3139 3270
iol:tarc_OBI_LVCMOS25_16_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3665 3818 3681 3834
3665 3818 3681 3834
iol:tarc_OBI_LVCMOS25_16_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
4567 4757 4582 4773
4567 4757 4582 4773
iol:tarc_OBI_LVCMOS25_20_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3090 3219 3106 3235
3090 3219 3106 3235
iol:tarc_OBI_LVCMOS25_20_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3603 3753 3618 3769
3603 3753 3618 3769
iol:tarc_OBI_LVCMOS25_20_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
4488 4675 4503 4691
4488 4675 4503 4691
iol:tarc_OBI_LVCMOS25_24_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3053 3180 3068 3196
3053 3180 3068 3196
iol:tarc_OBI_LVCMOS25_24_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3522 3669 3538 3685
3522 3669 3538 3685
iol:tarc_OBI_LVCMOS25_24_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
4399 4582 4414 4598
4399 4582 4414 4598
iol:tarc_OBI_LVCMOS25_4_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3522 3669 3538 3685
3522 3669 3538 3685
iol:tarc_OBI_LVCMOS25_4_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3973 4139 3989 4155
3973 4139 3989 4155
iol:tarc_OBI_LVCMOS25_4_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
5460 5687 5475 5703
5460 5687 5475 5703
iol:tarc_OBI_LVCMOS25_8_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3290 3427 3305 3443
3290 3427 3305 3443
iol:tarc_OBI_LVCMOS25_8_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
3857 4018 3873 4034
3857 4018 3873 4034
iol:tarc_OBI_LVCMOS25_8_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso25
4945 5151 4960 5167
4945 5151 4960 5167
iol:tarc_OBI_LVCMOS33_12_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
2802 2919 2818 2935
2802 2919 2818 2935
iol:tarc_OBI_LVCMOS33_12_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3270 3406 3285 3422
3270 3406 3285 3422
iol:tarc_OBI_LVCMOS33_12_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3935 4099 3950 4115
3935 4099 3950 4115
iol:tarc_OBI_LVCMOS33_16_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
2747 2861 2762 2877
2747 2861 2762 2877
iol:tarc_OBI_LVCMOS33_16_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3182 3315 3198 3331
3182 3315 3198 3331
iol:tarc_OBI_LVCMOS33_16_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3801 3959 3816 3975
3801 3959 3816 3975
iol:tarc_OBI_LVCMOS33_20_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
2698 2810 2713 2826
2698 2810 2713 2826
iol:tarc_OBI_LVCMOS33_20_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3106 3235 3121 3251
3106 3235 3121 3251
iol:tarc_OBI_LVCMOS33_20_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3692 3846 3708 3862
3692 3846 3708 3862
iol:tarc_OBI_LVCMOS33_24_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
2670 2781 2685 2797
2670 2781 2685 2797
iol:tarc_OBI_LVCMOS33_24_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3062 3190 3078 3206
3062 3190 3078 3206
iol:tarc_OBI_LVCMOS33_24_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3626 3777 3641 3793
3626 3777 3641 3793
iol:tarc_OBI_LVCMOS33_2_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3150 3281 3165 3297
3150 3281 3165 3297
iol:tarc_OBI_LVCMOS33_2_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3795 3953 3810 3969
3795 3953 3810 3969
iol:tarc_OBI_LVCMOS33_2_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
4680 4875 4695 4891
4680 4875 4695 4891
iol:tarc_OBI_LVCMOS33_4_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3150 3281 3165 3297
3150 3281 3165 3297
iol:tarc_OBI_LVCMOS33_4_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3795 3953 3810 3969
3795 3953 3810 3969
iol:tarc_OBI_LVCMOS33_4_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
4680 4875 4695 4891
4680 4875 4695 4891
iol:tarc_OBI_LVCMOS33_8_FAST:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
2908 3029 2923 3045
2908 3029 2923 3045
iol:tarc_OBI_LVCMOS33_8_MED:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
3434 3577 3449 3593
3434 3577 3449 3593
iol:tarc_OBI_LVCMOS33_8_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
4161 4334 4176 4350
4161 4334 4176 4350
iol:tarc_OBI_LVDS25:OUTPUTPIN:otrue:opad iob_derate_lvdso25
2134 2223 2149 2239
2134 2223 2149 2239
iol:tarc_OBI_LVDS33:OUTPUTPIN:otrue:opad iob_derate_lvdso25
2134 2223 2149 2239
2134 2223 2149 2239
iol:tarc_OBI_LVPECL33:OUTPUTPIN:otrue:opad iob_derate_lvdso25
2134 2223 2149 2239
2134 2223 2149 2239
iol:tarc_OBI_MINILVDS25:OUTPUTPIN:otrue:opad iob_derate_lvdso25
2134 2223 2149 2239
2134 2223 2149 2239
iol:tarc_OBI_PCI33_1_SLOW:OUTPUTPIN:otrue:opad iob_derate_lvcmoso33
4680 4875 4695 4891
4680 4875 4695 4891
iol:tarc_OBI_PPDS25:OUTPUTPIN:otrue:opad iob_derate_lvdso25
2134 2223 2149 2239
2134 2223 2149 2239
iol:tarc_OBI_RSDS_E:OUTPUTPIN:otrue:opad iob_derate_lvdso25
2134 2223 2149 2239
2134 2223 2149 2239
iol:tarc_arc_DO_DFFMODE_LATCH:iol_do_dff:ocomp:otrue_virtual iol_derate
0 0 0 0
0 0 0 0
iol:tarc_arc_DO_DFFMODE_LATCH:iol_do_dff:otrue:otrue_virtual iol_derate
0 0 0 0
0 0 0 0
iol:tarc_clk2qc_IN_DFFMODE_FF:iol_idff:inclk:icomp iol_derate
463 482 544 567
463 482 544 567
iol:tarc_clk2qt_DO_DFFMODE_FF:iol_do_dff:outclk:otrue_virtual iol_derate
203 211 259 270
203 211 259 270
iol:tarc_clk2qt_DO_DFFMODE_FF_ODDRMODE_ON:iol_oddr:outclk:otrue_virtual iol_derate
308 321 321 334
308 321 321 334
iol:tarc_clk2qt_IN_DFFMODE_FF:iol_idff:inclk:itrue iol_derate
463 482 544 567
463 482 544 567
iol:tarc_clk2qt_TO_DFFMODE_FF:iol_to_dff:outclk:ts_virtual iol_derate
329 343 288 300
329 343 288 300
iol:tarc_d2q_IN_DFFMODE_LATCH:latch_idly:di:itrue iol_derate
136 142 164 171
136 142 164 171
iol:tarc_d2q_TO_DFFMODE_LATCH:iol_to_dff:ts:ts_virtual iol_derate
0 0 0 0
0 0 0 0
iol:tarc_di2itrue_DI_BYPASS:iol_to_itrue:di:itrue_virtual iol_detate
449 465 592 607
449 465 592 607
iol:tarc_di2otrue_DO_BYPASS:iol_to_otrue:di:otrue_virtual iol_derate
330 389 330 374
330 389 330 374
iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:ce:outclk iol_derate
125 130 221 230
125 130 221 230
iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:d:outclk iol_derate
-58 -60 -4 -4
-58 -60 -4 -4
iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:ocomp:outclk iol_derate
-58 -60 -4 -4
-58 -60 -4 -4
iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:otrue:outclk iol_derate
-58 -60 -4 -4
-58 -60 -4 -4
iol:tarc_hold_DO_DFFMODE_FF:iol_do_dff:rst:outclk iol_derate
129 134 184 192
129 134 184 192
iol:tarc_hold_IN_DFFMODE_FF:iol_idff:d:inclk iol_derate
171 178 199 207
171 178 199 207
iol:tarc_hold_IN_DFFMODE_FF:iol_idff:di:inclk iol_derate
171 178 199 207
171 178 199 207
iol:tarc_hold_IN_DFFMODE_FF:iol_idff:ince:inclk iol_derate
116 121 211 220
116 121 211 220
iol:tarc_hold_IN_DFFMODE_FF:iol_idff:inrst:inclk iol_derate
119 124 176 183
119 124 176 183
iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:ce:outclk iol_derate
125 130 221 230
125 130 221 230
iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:d:outclk iol_derate
-99 -103 -42 -44
-99 -103 -42 -44
iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:rst:outclk iol_derate
129 134 184 192
129 134 184 192
iol:tarc_hold_TO_DFFMODE_FF:iol_to_dff:ts:outclk iol_derate
-99 -103 -42 -44
-99 -103 -42 -44
iol:tarc_padi2di_idly_en_0:idly:padi:di iol_derate
525 525 521 521
525 525 521 521
iol:tarc_padi2di_idly_en_10:idly:padi:di iol_derate
1619 1619 1627 1627
1619 1619 1627 1627
iol:tarc_padi2di_idly_en_11:idly:padi:di iol_derate
1736 1736 1746 1746
1736 1736 1746 1746
iol:tarc_padi2di_idly_en_12:idly:padi:di iol_derate
1825 1825 1835 1835
1825 1825 1835 1835
iol:tarc_padi2di_idly_en_13:idly:padi:di iol_derate
1942 1942 1954 1954
1942 1942 1954 1954
iol:tarc_padi2di_idly_en_14:idly:padi:di iol_derate
2032 2032 2042 2042
2032 2032 2042 2042
iol:tarc_padi2di_idly_en_15:idly:padi:di iol_derate
2149 2149 2161 2161
2149 2149 2161 2161
iol:tarc_padi2di_idly_en_16:idly:padi:di iol_derate
2224 2224 2223 2223
2224 2224 2223 2223
iol:tarc_padi2di_idly_en_17:idly:padi:di iol_derate
2341 2341 2341 2341
2341 2341 2341 2341
iol:tarc_padi2di_idly_en_18:idly:padi:di iol_derate
2448 2448 2451 2451
2448 2448 2451 2451
iol:tarc_padi2di_idly_en_19:idly:padi:di iol_derate
2564 2564 2570 2570
2564 2564 2570 2570
iol:tarc_padi2di_idly_en_1:idly:padi:di iol_derate
641 641 639 639
641 641 639 639
iol:tarc_padi2di_idly_en_20:idly:padi:di iol_derate
2655 2655 2659 2659
2655 2655 2659 2659
iol:tarc_padi2di_idly_en_21:idly:padi:di iol_derate
2771 2771 2779 2779
2771 2771 2779 2779
iol:tarc_padi2di_idly_en_22:idly:padi:di iol_derate
2861 2861 2867 2867
2861 2861 2867 2867
iol:tarc_padi2di_idly_en_23:idly:padi:di iol_derate
2978 2978 2985 2985
2978 2978 2985 2985
iol:tarc_padi2di_idly_en_24:idly:padi:di iol_derate
3091 3091 3087 3087
3091 3091 3087 3087
iol:tarc_padi2di_idly_en_25:idly:padi:di iol_derate
3208 3208 3205 3205
3208 3208 3205 3205
iol:tarc_padi2di_idly_en_26:idly:padi:di iol_derate
3315 3315 3316 3316
3315 3315 3316 3316
iol:tarc_padi2di_idly_en_27:idly:padi:di iol_derate
3431 3431 3434 3434
3431 3431 3434 3434
iol:tarc_padi2di_idly_en_28:idly:padi:di iol_derate
3521 3521 3524 3524
3521 3521 3524 3524
iol:tarc_padi2di_idly_en_29:idly:padi:di iol_derate
3638 3638 3643 3643
3638 3638 3643 3643
iol:tarc_padi2di_idly_en_2:idly:padi:di iol_derate
748 748 749 749
748 748 749 749
iol:tarc_padi2di_idly_en_30:idly:padi:di iol_derate
3727 3727 3731 3731
3727 3727 3731 3731
iol:tarc_padi2di_idly_en_31:idly:padi:di iol_derate
3844 3844 3850 3850
3844 3844 3850 3850
iol:tarc_padi2di_idly_en_3:idly:padi:di iol_derate
865 865 867 867
865 865 867 867
iol:tarc_padi2di_idly_en_4:idly:padi:di iol_derate
954 954 956 956
954 954 956 956
iol:tarc_padi2di_idly_en_5:idly:padi:di iol_derate
1071 1071 1075 1075
1071 1071 1075 1075
iol:tarc_padi2di_idly_en_6:idly:padi:di iol_derate
1160 1160 1163 1163
1160 1160 1163 1163
iol:tarc_padi2di_idly_en_7:idly:padi:di iol_derate
1277 1277 1282 1282
1277 1277 1282 1282
iol:tarc_padi2di_idly_en_8:idly:padi:di iol_derate
1395 1395 1399 1399
1395 1395 1399 1399
iol:tarc_padi2di_idly_en_9:idly:padi:di iol_derate
1512 1512 1517 1517
1512 1512 1517 1517
iol:tarc_recovery_SRMODE_ASYNC:iol_to_dff:rst:outclk iol_derate
-87 -91 -32 -33
-87 -91 -32 -33
iol:tarc_remove_SRMODE_ASYNC:iol_to_dff:rst:outclk iol_derate
225 234 280 292
225 234 280 292
iol:tarc_rst2qc_IN_DFFMODE_FF_SRMODE_ASYNC:iol_idff:rst:icomp iol_derate
315 328 441 459
315 328 441 459
iol:tarc_rst2qt_DO_DFFMODE_FF_ODDRMODE_ON_SRMODE_ASYNC:iol_oddr:rst:otrue_virtual iol_derate
627 653 639 666
627 653 639 666
iol:tarc_rst2qt_DO_DFFMODE_FF_SRMODE_ASYNC:iol_do_dff:rst:otrue_virtual iol_derate
359 374 372 388
359 374 372 388
iol:tarc_rst2qt_IN_DFFMODE_FF_SRMODE_ASYNC:iol_idff:rst:itrue iol_derate
315 328 441 459
315 328 441 459
iol:tarc_rst2qt_TO_DFFMODE_FF_SRMODE_ASYNC:iol_to_dff:rst:ts_virtual iol_derate
173 180 132 137
173 180 132 137
iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:ce:outclk iol_derate
-220 -229 -124 -129
-220 -229 -124 -129
iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:d:outclk iol_derate
5 5 59 61
5 5 59 61
iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:ocomp:outclk iol_derate
5 5 59 61
5 5 59 61
iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:otrue:outclk iol_derate
5 5 59 61
5 5 59 61
iol:tarc_setup_DO_DFFMODE_FF:iol_do_dff:rst:outclk iol_derate
-183 -191 -128 -133
-183 -191 -128 -133
iol:tarc_setup_IN_DFFMODE_FF:iol_idff:d:inclk iol_derate
-198 -206 -170 -177
-198 -206 -170 -177
iol:tarc_setup_IN_DFFMODE_FF:iol_idff:di:inclk iol_derate
-198 -206 -170 -177
-198 -206 -170 -177
iol:tarc_setup_IN_DFFMODE_FF:iol_idff:ince:inclk iol_derate
-210 -219 -115 -120
-210 -219 -115 -120
iol:tarc_setup_IN_DFFMODE_FF:iol_idff:inrst:inclk iol_derate
-175 -182 -118 -123
-175 -182 -118 -123
iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:ce:outclk iol_derate
-220 -229 -124 -129
-220 -229 -124 -129
iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:d:outclk iol_derate
43 45 100 104
43 45 100 104
iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:rst:outclk iol_derate
-183 -191 -128 -133
-183 -191 -128 -133
iol:tarc_setup_TO_DFFMODE_FF:iol_to_dff:ts:outclk iol_derate
43 45 100 104
43 45 100 104
lutdelay:dmux:dmux:f:d cell_derate
95 99 103 107
95 99 103 107
lutdelay:dmux:dmux:fx:d cell_derate
93 97 100 104
93 97 100 104
lutdelay:dmux:dmux:mi:d cell_derate
125 130 108 113
125 130 108 113
lutdelay:lslice_f6mux:lslice_f6mux:func5_0:func6 cell_derate
215 224 189 197
215 224 189 197
lutdelay:lslice_f6mux:lslice_f6mux:func5_1:func6 cell_derate
215 224 189 197
215 224 189 197
lutdelay:lslice_f6mux:lslice_f6mux:mi:func6 cell_derate
245 255 245 255
245 255 245 255
lutdelay:lslice_f7mux:lslice_f7mux:func6_0:func7 cell_derate
83 86 74 77
83 86 74 77
lutdelay:lslice_f7mux:lslice_f7mux:func6_1:func7 cell_derate
83 86 74 77
83 86 74 77
lutdelay:lslice_f7mux:lslice_f7mux:mi:func7 cell_derate
245 255 245 255
245 255 245 255
lutdelay:lslice_fco1:lslice_adder2:a0:fco1 cell_derate
769 801 749 780
769 801 749 780
lutdelay:lslice_fco1:lslice_adder2:b0:fco1 cell_derate
672 700 672 700
672 700 672 700
lutdelay:lslice_fco1:lslice_adder2:c0:fco1 cell_derate
714 744 701 730
714 744 701 730
lutdelay:lslice_fco1:lslice_adder2:d0:fco1 cell_derate
624 650 624 650
624 650 624 650
lutdelay:lslice_fco1:lslice_adder2:e0:fco1 cell_derate
624 650 624 650
624 650 624 650
lutdelay:lslice_fco1:lslice_adder2:fci:fco1 cell_derate
58 60 58 60
58 60 58 60
lutdelay:lslice_fco1:lslice_adder2:mi:fco1 cell_derate
624 650 624 650
624 650 624 650
lutdelay:lslice_lut4f:lslice_lut4f:a:f cell_derate
330 344 344 358
330 344 344 358
lutdelay:lslice_lut4f:lslice_lut4f:b:f cell_derate
351 366 336 350
351 366 336 350
lutdelay:lslice_lut4f:lslice_lut4f:c:f cell_derate
275 286 309 322
275 286 309 322
lutdelay:lslice_lut4f:lslice_lut4f:d:f cell_derate
176 183 156 163
176 183 156 163
lutdelay:lslice_lut4f:lslice_lut4f:mi:f cell_derate
288 300 303 316
288 300 303 316
lutdelay:lslice_lut4g:lslice_lut4g:a:f cell_derate
364 379 332 346
364 379 332 346
lutdelay:lslice_lut4g:lslice_lut4g:b:f cell_derate
351 366 369 384
351 366 369 384
lutdelay:lslice_lut4g:lslice_lut4g:c:f cell_derate
268 279 299 311
268 279 299 311
lutdelay:lslice_lut4g:lslice_lut4g:d:f cell_derate
233 243 192 200
233 243 192 200
lutdelay:lslice_lut4g:lslice_lut4g:e:f cell_derate
209 218 184 192
209 218 184 192
lutdelay:lslice_lut5:lslice_lut5:a:f cell_derate
359 374 370 385
359 374 370 385
lutdelay:lslice_lut5:lslice_lut5:b:f cell_derate
365 380 376 392
365 380 376 392
lutdelay:lslice_lut5:lslice_lut5:c:f cell_derate
270 281 303 316
270 281 303 316
lutdelay:lslice_lut5:lslice_lut5:d:f cell_derate
228 238 204 212
228 238 204 212
lutdelay:lslice_lut5:lslice_lut5:e:f cell_derate
245 255 246 256
245 255 246 256
lutdelay:lslice_lut5:lslice_lut5:mi:f cell_derate
331 345 363 378
331 345 363 378
lutdelay:lslice_sum0:lslice_adder2:a0:sum0 cell_derate
584 608 613 639
584 608 613 639
lutdelay:lslice_sum0:lslice_adder2:b0:sum0 cell_derate
0 0 0 0
0 0 0 0
lutdelay:lslice_sum0:lslice_adder2:c0:sum0 cell_derate
559 582 559 582
559 582 559 582
lutdelay:lslice_sum0:lslice_adder2:d0:sum0 cell_derate
559 582 559 582
559 582 559 582
lutdelay:lslice_sum0:lslice_adder2:fci:sum0 cell_derate
173 180 160 167
173 180 160 167
lutdelay:lslice_sum0:lslice_adder2:mi:sum0 cell_derate
538 560 572 596
538 560 572 596
lutdelay:lslice_sum1:lslice_adder2:a0:sum1 cell_derate
775 807 831 866
775 807 831 866
lutdelay:lslice_sum1:lslice_adder2:b0:sum1 cell_derate
720 750 720 750
720 750 720 750
lutdelay:lslice_sum1:lslice_adder2:c0:sum1 cell_derate
718 748 777 809
718 748 777 809
lutdelay:lslice_sum1:lslice_adder2:d0:sum1 cell_derate
720 750 720 750
720 750 720 750
lutdelay:lslice_sum1:lslice_adder2:e0:sum1 cell_derate
672 700 672 700
672 700 672 700
lutdelay:lslice_sum1:lslice_adder2:fci:sum1 cell_derate
338 352 338 352
338 352 338 352
lutdelay:lslice_sum1:lslice_adder2:mi:sum1 cell_derate
672 700 672 700
672 700 672 700
lutdelay:mslice_co0:mslice_adder2:a0:co0 cell_derate
657 684 634 660
657 684 634 660
lutdelay:mslice_co0:mslice_adder2:b0:co0 cell_derate
602 627 569 593
602 627 569 593
lutdelay:mslice_co0:mslice_adder2:c0:co0 cell_derate
557 580 451 470
557 580 451 470
lutdelay:mslice_co0:mslice_adder2:d0:co0 cell_derate
509 530 422 440
509 530 422 440
lutdelay:mslice_co0:mslice_adder2:fci:co0 cell_derate
249 259 266 277
249 259 266 277
lutdelay:mslice_co1:mslice_adder2:a0:co1 cell_derate
645 672 631 657
645 672 631 657
lutdelay:mslice_co1:mslice_adder2:a1:co1 cell_derate
602 627 569 593
602 627 569 593
lutdelay:mslice_co1:mslice_adder2:b0:co1 cell_derate
576 600 564 587
576 600 564 587
lutdelay:mslice_co1:mslice_adder2:b1:co1 cell_derate
557 580 451 470
557 580 451 470
lutdelay:mslice_co1:mslice_adder2:c0:co1 cell_derate
547 570 451 470
547 570 451 470
lutdelay:mslice_co1:mslice_adder2:c1:co1 cell_derate
509 530 422 440
509 530 422 440
lutdelay:mslice_co1:mslice_adder2:d0:co1 cell_derate
657 684 634 660
657 684 634 660
lutdelay:mslice_co1:mslice_adder2:d1:co1 cell_derate
249 259 266 277
249 259 266 277
lutdelay:mslice_co1:mslice_adder2:fci:co1 cell_derate
301 312 284 294
301 312 284 294
lutdelay:mslice_f5mux:mslice_f5mux:lut4_0:func5 cell_derate
172 179 183 191
172 179 183 191
lutdelay:mslice_f5mux:mslice_f5mux:lut4_1:func5 cell_derate
172 179 183 191
172 179 183 191
lutdelay:mslice_f5mux:mslice_f5mux:mi:func5 cell_derate
262 273 246 256
262 273 246 256
lutdelay:mslice_f6mux:mslice_f6mux:func5_0:func6 cell_derate
124 129 124 129
124 129 124 129
lutdelay:mslice_f6mux:mslice_f6mux:func5_1:func6 cell_derate
124 129 124 129
124 129 124 129
lutdelay:mslice_f6mux:mslice_f6mux:mi:func6 cell_derate
245 255 248 258
245 255 248 258
lutdelay:mslice_fco1:mslice_adder2:a0:fco1 cell_derate
507 528 616 642
507 528 616 642
lutdelay:mslice_fco1:mslice_adder2:a1:fco1 cell_derate
430 448 547 570
430 448 547 570
lutdelay:mslice_fco1:mslice_adder2:b0:fco1 cell_derate
449 468 547 570
449 468 547 570
lutdelay:mslice_fco1:mslice_adder2:b1:fco1 cell_derate
372 388 470 490
372 388 470 490
lutdelay:mslice_fco1:mslice_adder2:c0:fco1 cell_derate
403 420 432 450
403 420 432 450
lutdelay:mslice_fco1:mslice_adder2:c1:fco1 cell_derate
326 340 356 371
326 340 356 371
lutdelay:mslice_fco1:mslice_adder2:d0:fco1 cell_derate
311 324 299 311
311 324 299 311
lutdelay:mslice_fco1:mslice_adder2:d1:fco1 cell_derate
241 251 224 233
241 251 224 233
lutdelay:mslice_fco1:mslice_adder2:fci:fco1 cell_derate
63 66 63 66
63 66 63 66
lutdelay:mslice_lut4:mslice_lut4:a:f cell_derate
321 334 356 371
321 334 356 371
lutdelay:mslice_lut4:mslice_lut4:b:f cell_derate
267 278 291 303
267 278 291 303
lutdelay:mslice_lut4:mslice_lut4:c:f cell_derate
219 228 172 179
219 228 172 179
lutdelay:mslice_lut4:mslice_lut4:d:f cell_derate
179 186 144 150
179 186 144 150
lutdelay:mslice_sum0:mslice_adder2:a0:sum0 cell_derate
414 431 443 461
414 431 443 461
lutdelay:mslice_sum0:mslice_adder2:b0:sum0 cell_derate
363 378 377 393
363 378 377 393
lutdelay:mslice_sum0:mslice_adder2:c0:sum0 cell_derate
315 328 259 270
315 328 259 270
lutdelay:mslice_sum0:mslice_adder2:d0:sum0 cell_derate
275 286 230 240
275 286 230 240
lutdelay:mslice_sum0:mslice_adder2:fci:sum0 cell_derate
80 83 126 131
80 83 126 131
lutdelay:mslice_sum1:mslice_adder2:a0:sum1 cell_derate
658 685 718 748
658 685 718 748
lutdelay:mslice_sum1:mslice_adder2:a1:sum1 cell_derate
414 431 443 461
414 431 443 461
lutdelay:mslice_sum1:mslice_adder2:b0:sum1 cell_derate
595 620 646 673
595 620 646 673
lutdelay:mslice_sum1:mslice_adder2:b1:sum1 cell_derate
363 378 377 393
363 378 377 393
lutdelay:mslice_sum1:mslice_adder2:c0:sum1 cell_derate
547 570 584 608
547 570 584 608
lutdelay:mslice_sum1:mslice_adder2:c1:sum1 cell_derate
315 328 259 270
315 328 259 270
lutdelay:mslice_sum1:mslice_adder2:d0:sum1 cell_derate
515 536 499 520
515 536 499 520
lutdelay:mslice_sum1:mslice_adder2:d1:sum1 cell_derate
275 286 230 240
275 286 230 240
lutdelay:mslice_sum1:mslice_adder2:fci:sum1 cell_derate
290 302 310 323
290 302 310 323
slicedisram:tarc_dwt2q:slice_disram:clk:q dff_derate
718 748 718 748
718 748 718 748
slicedisram:tarc_hold:slice_disram:wa0:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wa1:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wa2:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wa3:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wd0:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wd1:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wd2:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:wd3:clk dff_derate
129 134 129 134
129 134 129 134
slicedisram:tarc_hold:slice_disram:we:clk dff_derate
199 207 199 207
199 207 199 207
slicedisram:tarc_setup:slice_disram:wa0:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wa1:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wa2:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wa3:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wd0:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wd1:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wd2:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:wd3:clk dff_derate
105 109 105 109
105 109 105 109
slicedisram:tarc_setup:slice_disram:we:clk dff_derate
105 109 105 109
105 109 105 109
sliceseq:tarc_hold:slice_dff:ce:clk dff_derate
14 15 14 15
14 15 14 15
sliceseq:tarc_hold:slice_dff:d:clk dff_derate
71 74 71 74
71 74 71 74
sliceseq:tarc_hold:slice_dff:reset:clk dff_derate
10 10 10 10
10 10 10 10
sliceseq:tarc_hold:slice_dff:sr:clk dff_derate
10 10 10 10
10 10 10 10
sliceseq:tarc_hold:slice_latch:ce:clk dff_derate
14 15 14 15
14 15 14 15
sliceseq:tarc_hold:slice_latch:d:clk dff_derate
71 74 71 74
71 74 71 74
sliceseq:tarc_hold:slice_latch:reset:clk dff_derate
10 10 10 10
10 10 10 10
sliceseq:tarc_hold:slice_latch:sr:clk dff_derate
10 10 10 10
10 10 10 10
sliceseq:tarc_input2q:slice_dff:clk:q dff_derate
140 146 137 143
140 146 137 143
sliceseq:tarc_input2q:slice_dff:reset:q dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_input2q:slice_dff:sr:q dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_input2q:slice_latch:clk:q dff_derate
140 146 137 143
140 146 137 143
sliceseq:tarc_input2q:slice_latch:reset:q dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_input2q:slice_latch:sr:q dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_recovery:slice_dff:reset:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_recovery:slice_dff:sr:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_recovery:slice_latch:reset:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_recovery:slice_latch:sr:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_remove:slice_dff:reset:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_remove:slice_dff:sr:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_remove:slice_latch:reset:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_remove:slice_latch:sr:clk dff_derate
288 300 288 300
288 300 288 300
sliceseq:tarc_setup:slice_dff:ce:clk dff_derate
152 158 152 158
152 158 152 158
sliceseq:tarc_setup:slice_dff:d:clk dff_derate
111 116 111 116
111 116 111 116
sliceseq:tarc_setup:slice_dff:reset:clk dff_derate
180 187 180 187
180 187 180 187
sliceseq:tarc_setup:slice_dff:sr:clk dff_derate
180 187 180 187
180 187 180 187
sliceseq:tarc_setup:slice_latch:ce:clk dff_derate
152 158 152 158
152 158 152 158
sliceseq:tarc_setup:slice_latch:d:clk dff_derate
111 116 111 116
111 116 111 116
sliceseq:tarc_setup:slice_latch:reset:clk dff_derate
180 187 180 187
180 187 180 187
sliceseq:tarc_setup:slice_latch:sr:clk dff_derate
180 187 180 187
180 187 180 187
gclk:clkdiv_hpmx routing_rerate 1 1
2
1137 1155 1130 1130
1137 1155 1130 1130
gclk:clkdiv_vpmx routing_rerate 1 1
2
1180 1200 1166 1186
1180 1200 1166 1186
gclk:csbo_htk routing_rerate 1 1
2
369 369 371 371
369 369 371 371
gclk:dpclkio_hpmx routing_rerate 1 1
2
305 326 312 315
305 326 312 315
gclk:dpclkio_vpmx routing_rerate 1 1
2
348 372 348 371
348 372 348 371
gclk:hpmx_htk routing_rerate 1 1
2
226 267 232 272
226 267 232 272
gclk:htk_vspx routing_rerate 1 1
2
600 615 623 638
600 615 623 638
gclk:pclkio_hpmx routing_rerate 1 1
2
300 318 306 307
300 318 306 307
gclk:pclkio_vpmx routing_rerate 1 1
2
342 363 342 363
342 363 342 363
gclk:pibclk_csbi routing_derate 1 1
2
1 1 1 1
1 1 1 1
gclk:pibclk_hpmx routing_rerate 1 1
2
301 323 315 312
301 323 315 312
gclk:pibclk_vpmx routing_rerate 1 1
2
343 368 352 368
343 368 352 368
gclk:plllr_hpmx routing_rerate 1 1
2
429 459 442 442
429 459 442 442
gclk:plllr_vpmx routing_rerate 1 1
2
472 504 478 498
472 504 478 498
gclk:plltb_hpmx routing_rerate 1 1
2
470 488 629 639
470 488 629 639
gclk:plltb_vpmx routing_rerate 1 1
2
512 533 666 695
512 533 666 695
gclk:vpmx_htk routing_rerate 1 1
2
171 198 174 201
171 198 174 201
gclk:vspx_hpbx routing_rerate 1 1
2
112 171 120 168
112 171 120 168
pll:pllio_refclk routing_rerate 1 1
2
381 504 387 512
381 504 387 512
wiredelay:clk_sclk routing_derate 4 4
4 8 16 24
171 190 171 190 203 225 203 225 230 255 230 255 257 285 257 285
171 190 171 190 203 225 203 225 230 255 230 255 257 285 257 285
wiredelay:clk_x1 routing_derate 4 4
2 4 8 12
167 185 160 178 175 194 175 194 197 219 206 229 222 247 269 299
167 185 160 178 175 194 175 194 197 219 206 229 222 247 269 299
wiredelay:f_isb routing_derate 4 4
2 4 8 12
130 144 118 131 140 155 123 137 160 178 137 152 182 202 150 167
130 144 118 131 140 155 123 137 160 178 137 152 182 202 150 167
wiredelay:f_x1 routing_derate 4 4
2 4 8 12
129 143 111 123 140 155 117 130 161 179 131 146 185 206 147 163
129 143 111 123 140 155 117 130 161 179 131 146 185 206 147 163
wiredelay:f_x2 routing_derate 4 4
2 4 8 12
124 138 113 125 134 149 119 132 155 172 133 148 178 198 149 165
124 138 113 125 134 149 119 132 155 172 133 148 178 198 149 165
wiredelay:f_x6 routing_derate 4 4
2 4 8 12
124 138 109 121 134 149 116 129 155 172 131 145 179 199 147 163
124 138 109 121 134 149 116 129 155 172 131 145 179 199 147 163
wiredelay:gclk_isb routing_derate 4 4
4 8 16 24
73 81 73 81 109 121 109 121 154 171 154 171 167 185 163 181
73 81 73 81 109 121 109 121 154 171 154 171 167 185 163 181
wiredelay:isb_f routing_derate 4 4
2 4 8 12
250 250 250 250 250 250 250 250 250 250 250 250 250 250 250 250
250 250 250 250 250 250 250 250 250 250 250 250 250 250 250 250
wiredelay:isb_q routing_derate 4 4
2 4 8 12
200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200
200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200
wiredelay:lfx_isb routing_derate 4 4
2 4 8 12
130 144 116 129 139 154 122 135 158 176 134 149 180 200 149 165
130 144 116 129 139 154 122 135 158 176 134 149 180 200 149 165
wiredelay:lfx_x1 routing_derate 4 4
2 4 8 12
131 146 110 122 141 157 116 129 165 183 131 145 189 210 146 162
131 146 110 122 141 157 116 129 165 183 131 145 189 210 146 162
wiredelay:lfx_x2 routing_derate 4 4
2 4 8 12
127 141 111 123 137 152 118 131 158 176 132 147 184 204 148 164
127 141 111 123 137 152 118 131 158 176 132 147 184 204 148 164
wiredelay:lfx_x6 routing_derate 4 4
2 4 8 12
127 141 107 119 137 152 114 127 159 177 129 143 185 206 145 161
127 141 107 119 137 152 114 127 159 177 129 143 185 206 145 161
wiredelay:mfx_isb routing_derate 4 4
2 4 8 12
166 184 142 158 181 201 152 169 214 238 174 193 251 279 195 217
166 184 142 158 181 201 152 169 214 238 174 193 251 279 195 217
wiredelay:mfx_x1 routing_derate 4 4
2 4 8 12
168 187 137 152 184 205 148 164 222 247 171 190 264 293 194 215
168 187 137 152 184 205 148 164 222 247 171 190 264 293 194 215
wiredelay:mfx_x2 routing_derate 4 4
2 4 8 12
164 182 139 154 180 200 149 166 216 240 174 193 258 287 197 219
164 182 139 154 180 200 149 166 216 240 174 193 258 287 197 219
wiredelay:mfx_x6 routing_derate 4 4
2 4 8 12
164 182 135 150 180 200 147 163 218 242 170 189 261 290 194 215
164 182 135 150 180 200 147 163 218 242 170 189 261 290 194 215
wiredelay:q_isb routing_derate 4 4
2 4 8 12
141 157 126 140 154 171 134 149 181 201 152 169 211 234 171 190
141 157 126 140 154 171 134 149 181 201 152 169 211 234 171 190
wiredelay:q_x1 routing_derate 4 4
2 4 8 12
142 158 120 133 156 173 129 143 184 205 147 163 218 242 167 186
142 158 120 133 156 173 129 143 184 205 147 163 218 242 167 186
wiredelay:q_x2 routing_derate 4 4
2 4 8 12
143 159 120 133 155 172 128 142 183 203 146 162 216 240 167 185
143 159 120 133 155 172 128 142 183 203 146 162 216 240 167 185
wiredelay:q_x6 routing_derate 4 4
2 4 8 12
143 159 120 133 156 173 128 142 184 204 147 163 219 243 167 186
143 159 120 133 156 173 128 142 184 204 147 163 219 243 167 186
wiredelay:x0_clk routing_derate 4 4
2 4 8 12
210 233 248 275 235 261 278 309 272 302 320 355 328 364 373 414
210 233 248 275 235 261 278 309 272 302 320 355 328 364 373 414
wiredelay:x0_isb routing_derate 4 4
2 4 8 12
210 233 248 275 235 261 278 309 272 302 320 355 328 364 373 414
210 233 248 275 235 261 278 309 272 302 320 355 328 364 373 414
wiredelay:x1_isb routing_derate 4 4
2 4 8 12
124 138 126 140 136 151 136 151 161 179 159 177 188 209 183 203
124 138 126 140 136 151 136 151 161 179 159 177 188 209 183 203
wiredelay:x1_isb_md routing_derate 4 4
2 4 8 12
180 200 176 196 194 216 189 210 227 252 217 241 261 290 243 270
180 200 176 196 194 216 189 210 227 252 217 241 261 290 243 270
wiredelay:x1_x0 routing_derate 4 4
2 4 8 12
167 185 160 178 175 194 175 194 197 219 206 229 222 247 269 299
167 185 160 178 175 194 175 194 197 219 206 229 222 247 269 299
wiredelay:x1_x2 routing_derate 4 4
2 4 8 12
121 134 121 134 132 147 132 147 158 176 157 174 188 209 182 202
121 134 121 134 132 147 132 147 158 176 157 174 188 209 182 202
wiredelay:x1_x2_md routing_derate 4 4
2 4 8 12
176 196 173 192 192 213 187 208 226 251 216 240 263 292 243 270
176 196 173 192 192 213 187 208 226 251 216 240 263 292 243 270
wiredelay:x1_x6 routing_derate 4 4
2 4 8 12
122 135 118 131 133 148 129 143 160 178 154 171 191 212 179 199
122 135 118 131 133 148 129 143 160 178 154 171 191 212 179 199
wiredelay:x1_x6_md routing_derate 4 4
2 4 8 12
177 197 170 189 194 215 184 205 229 254 213 237 267 297 240 267
177 197 170 189 194 215 184 205 229 254 213 237 267 297 240 267
wiredelay:x2_isb routing_derate 4 4
2 4 8 12
127 141 137 152 137 152 146 162 157 174 167 185 179 199 189 210
127 141 137 152 137 152 146 162 157 174 167 185 179 199 189 210
wiredelay:x2_isb_md routing_derate 4 4
2 4 8 12
176 195 184 204 189 210 195 217 217 241 220 244 248 276 246 273
176 195 184 204 189 210 195 217 217 241 220 244 248 276 246 273
wiredelay:x2_x0 routing_derate 4 4
2 4 8 12
112 124 125 139 120 133 135 150 139 154 156 173 158 176 179 199
112 124 125 139 120 133 135 150 139 154 156 173 158 176 179 199
wiredelay:x2_x0_md routing_derate 4 4
2 4 8 12
157 174 172 191 169 188 184 205 195 217 210 233 224 249 237 263
157 174 172 191 169 188 184 205 195 217 210 233 224 249 237 263
wiredelay:x2_x2 routing_derate 4 4
2 4 8 12
124 138 133 148 134 149 143 159 155 172 164 182 178 198 188 209
124 138 133 148 134 149 143 159 155 172 164 182 178 198 188 209
wiredelay:x2_x2_md routing_derate 4 4
2 4 8 12
173 192 181 201 187 208 194 215 217 241 220 244 250 278 247 274
173 192 181 201 187 208 194 215 217 241 220 244 250 278 247 274
wiredelay:x2_x6 routing_derate 4 4
2 4 8 12
124 138 133 148 134 149 143 159 155 172 164 182 178 198 188 209
124 138 133 148 134 149 143 159 155 172 164 182 178 198 188 209
wiredelay:x2_x6_md routing_derate 4 4
2 4 8 12
173 192 181 201 187 208 194 215 217 241 220 244 250 278 247 274
173 192 181 201 187 208 194 215 217 241 220 244 250 278 247 274
wiredelay:x6_isb routing_derate 4 4
2 4 8 12
160 178 165 183 174 193 176 196 203 226 202 224 235 261 227 252
160 178 165 183 174 193 176 196 203 226 202 224 235 261 227 252
wiredelay:x6_isb_md routing_derate 4 4
2 4 8 12
198 220 203 225 211 235 214 238 239 265 238 264 267 297 260 289
198 220 203 225 211 235 214 238 239 265 238 264 267 297 260 289
wiredelay:x6_x2 routing_derate 4 4
2 4 8 12
160 178 165 183 174 193 176 196 203 226 202 224 235 261 227 252
160 178 165 183 174 193 176 196 203 226 202 224 235 261 227 252
wiredelay:x6_x2_md routing_derate 4 4
2 4 8 12
208 231 211 234 226 251 225 250 265 294 254 282 307 341 282 313
208 231 211 234 226 251 225 250 265 294 254 282 307 341 282 313
wiredelay:x6_x6 routing_derate 4 4
2 4 8 12
160 178 161 179 175 194 174 193 205 228 198 220 237 263 223 248
160 178 161 179 175 194 174 193 205 228 198 220 237 263 223 248
wiredelay:x6_x6_md routing_derate 4 4
2 4 8 12
208 231 207 230 227 252 221 246 266 296 250 278 310 344 278 309
208 231 207 230 227 252 221 246 266 296 250 278 310 344 278 309
cell_derate 96 1.000000 1.000000 1 3 6
110 120 126
-40 0 25 85 100 125
TT
92 95 96 100 101 104 85 88 92 94 95 96 80 82 84 86 87 90

dff_derate 100 1.000000 1.000000 1 3 6
110 120 126
-40 0 25 85 100 125
TT
92 95 96 100 101 104 85 88 92 94 95 96 80 82 84 86 87 90

dsp_derate 100 1.000000 1.000000 1 3 6
110 120 126
-40 0 25 85 100 125
TT
92 95 96 100 101 104 85 88 92 94 95 96 80 82 84 86 87 90

emb_derate 100 1.000000 1.000000 1 3 6
110 120 126
-40 0 25 85 100 125
SS
92 95 96 100 101 104 85 88 92 94 95 96 80 82 84 86 87 90

iob_derate_lvcmosi12 100 1.000000 1.000000 4 3 6
114 120 126
-40 0 25 85 105 125
FF
80 81 81 81 81 81 74 75 75 75 75 75 68 69 69 69 69 69
SS
80 81 81 81 81 81 74 75 75 75 75 75 68 69 69 69 69 69
SSS
80 81 81 81 81 81 74 75 75 75 75 75 68 69 69 69 69 69
TT
80 81 81 81 81 81 74 75 75 75 75 75 68 69 69 69 69 69

iob_derate_lvcmosi15 100 1.000000 1.000000 4 3 6
143 150 158
-40 0 25 85 105 125
FF
68 72 75 81 83 85 63 67 70 76 78 80 59 63 66 71 73 75
SS
68 72 75 81 83 85 63 67 70 76 78 80 59 63 66 71 73 75
SSS
68 72 75 81 83 85 63 67 70 76 78 80 59 63 66 71 73 75
TT
68 72 75 81 83 85 63 67 70 76 78 80 59 63 66 71 73 75

iob_derate_lvcmosi18 100 1.000000 1.000000 4 3 6
171 180 189
-40 0 25 85 105 125
FF
68 73 76 84 86 88 63 69 72 79 81 84 60 65 68 75 78 80
SS
68 73 76 84 86 88 63 69 72 79 81 84 60 65 68 75 78 80
SSS
68 73 76 84 86 88 63 69 72 79 81 84 60 65 68 75 78 80
TT
68 73 76 84 86 88 63 69 72 79 81 84 60 65 68 75 78 80

iob_derate_lvcmosi25 100 1.000000 1.000000 4 3 6
238 250 263
-40 0 25 85 105 125
FF
66 72 76 85 88 91 63 69 73 81 84 87 61 67 70 79 81 84
SS
66 72 76 85 88 91 63 69 73 81 84 87 61 67 70 79 81 84
SSS
66 72 76 85 88 91 63 69 73 81 84 87 61 67 70 79 81 84
TT
66 72 76 85 88 91 63 69 73 81 84 87 61 67 70 79 81 84

iob_derate_lvcmosi33 100 1.000000 1.000000 4 3 6
314 330 347
-40 0 25 85 105 125
FF
67 73 77 86 89 92 66 71 75 84 86 89 64 70 73 82 84 87
SS
67 73 77 86 89 92 66 71 75 84 86 89 64 70 73 82 84 87
SSS
67 73 77 86 89 92 66 71 75 84 86 89 64 70 73 82 84 87
TT
67 73 77 86 89 92 66 71 75 84 86 89 64 70 73 82 84 87

iob_derate_lvcmoso12 100 1.000000 1.000000 4 3 6
114 120 126
-40 0 25 85 105 125
FF
65 69 71 76 77 77 56 61 63 68 69 70 50 54 57 61 62 63
SS
65 69 71 76 77 77 56 61 63 68 69 70 50 54 57 61 62 63
SSS
65 69 71 76 77 77 56 61 63 68 69 70 50 54 57 61 62 63
TT
65 69 71 76 77 77 56 61 63 68 69 70 50 54 57 61 62 63

iob_derate_lvcmoso15 100 1.000000 1.000000 4 3 6
143 150 158
-40 0 25 85 105 125
FF
63 69 72 80 82 84 57 62 66 73 75 77 52 57 61 67 69 71
SS
63 69 72 80 82 84 57 62 66 73 75 77 52 57 61 67 69 71
SSS
63 69 72 80 82 84 57 62 66 73 75 77 52 57 61 67 69 71
TT
63 69 72 80 82 84 57 62 66 73 75 77 52 57 61 67 69 71

iob_derate_lvcmoso18 100 1.000000 1.000000 4 3 6
171 180 189
-40 0 25 85 105 125
FF
62 69 73 82 85 88 58 64 68 76 79 82 54 60 63 72 74 77
SS
62 69 73 82 85 88 58 64 68 76 79 82 54 60 63 72 74 77
SSS
62 69 73 82 85 88 58 64 68 76 79 82 54 60 63 72 74 77
TT
62 69 73 82 85 88 58 64 68 76 79 82 54 60 63 72 74 77

iob_derate_lvcmoso25 100 1.000000 1.000000 4 3 6
238 250 263
-40 0 25 85 105 125
FF
63 70 75 85 88 91 60 67 71 81 84 87 58 64 68 77 80 83
SS
63 70 75 85 88 91 60 67 71 81 84 87 58 64 68 77 80 83
SSS
63 70 75 85 88 91 60 67 71 81 84 87 58 64 68 77 80 83
TT
63 70 75 85 88 91 60 67 71 81 84 87 58 64 68 77 80 83

iob_derate_lvcmoso33 100 1.000000 1.000000 4 3 6
314 330 347
-40 0 25 85 105 125
FF
65 72 76 86 90 93 63 70 74 83 86 89 62 68 71 81 84 87
SS
65 72 76 86 90 93 63 70 74 83 86 89 62 68 71 81 84 87
SSS
65 72 76 86 90 93 63 70 74 83 86 89 62 68 71 81 84 87
TT
65 72 76 86 90 93 63 70 74 83 86 89 62 68 71 81 84 87

iob_derate_lvdsi25 100 1.000000 1.000000 4 3 6
238 250 263
-40 0 25 85 105 125
FF
77 81 82 86 87 87 77 80 82 86 86 87 76 79 80 82 83 83
SS
77 81 82 86 87 87 77 80 82 86 86 87 76 79 80 82 83 83
SSS
77 81 82 86 87 87 77 80 82 86 86 87 76 79 80 82 83 83
TT
77 81 82 86 87 87 77 80 82 86 86 87 76 79 80 82 83 83

iob_derate_lvdso25 100 1.000000 1.000000 4 3 6
238 250 263
-40 0 25 85 105 125
FF
79 83 85 91 92 94 78 82 84 89 91 93 78 81 83 88 90 92
SS
79 83 85 91 92 94 78 82 84 89 91 93 78 81 83 88 90 92
SSS
79 83 85 91 92 94 78 82 84 89 91 93 78 81 83 88 90 92
TT
79 83 85 91 92 94 78 82 84 89 91 93 78 81 83 88 90 92

iob_derate_sstli15 100 1.000000 1.000000 4 3 6
143 150 158
-40 0 25 85 105 125
FF
80 80 80 81 81 81 73 74 75 77 77 77 68 69 70 73 74 74
SS
80 80 80 81 81 81 73 74 75 77 77 77 68 69 70 73 74 74
SSS
80 80 80 81 81 81 73 74 75 77 77 77 68 69 70 73 74 74
TT
80 80 80 81 81 81 73 74 75 77 77 77 68 69 70 73 74 74

iob_derate_sstli18 100 1.000000 1.000000 4 3 6
171 180 189
-40 0 25 85 105 125
FF
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80
SS
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80
SSS
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80
TT
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80

iob_derate_sstli25 100 1.000000 1.000000 4 3 6
238 250 263
-40 0 25 85 105 125
FF
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80
SS
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80
SSS
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80
TT
74 77 79 83 84 85 71 74 76 80 81 83 68 72 74 78 79 80

iob_derate_sstlo15 100 1.000000 1.000000 4 3 6
143 150 158
-40 0 25 85 105 125
FF
67 72 75 82 84 86 62 67 70 77 79 81 58 63 65 72 74 76
SS
67 72 75 82 84 86 62 67 70 77 79 81 58 63 65 72 74 76
SSS
67 72 75 82 84 86 62 67 70 77 79 81 58 63 65 72 74 76
TT
67 72 75 82 84 86 62 67 70 77 79 81 58 63 65 72 74 76

iob_derate_sstlo18 100 1.000000 1.000000 4 3 6
171 180 189
-40 0 25 85 105 125
FF
67 72 76 84 87 89 63 68 72 80 82 85 60 65 68 76 78 81
SS
67 72 76 84 87 89 63 68 72 80 82 85 60 65 68 76 78 81
SSS
67 72 76 84 87 89 63 68 72 80 82 85 60 65 68 76 78 81
TT
67 72 76 84 87 89 63 68 72 80 82 85 60 65 68 76 78 81

iob_derate_sstlo25 100 1.000000 1.000000 4 3 6
238 250 263
-40 0 25 85 105 125
FF
68 74 77 86 89 91 66 71 75 83 86 88 64 69 73 81 83 86
SS
68 74 77 86 89 91 66 71 75 83 86 88 64 69 73 81 83 86
SSS
68 74 77 86 89 91 66 71 75 83 86 88 64 69 73 81 83 86
TT
68 74 77 86 89 91 66 71 75 83 86 88 64 69 73 81 83 86

iol_derate 100 1.000000 1.000000 4 3 6
114 120 126
-40 0 25 85 105 125
FF
70 74 76 81 83 84 65 69 71 76 78 79 61 65 67 72 73 75
SS
70 74 76 81 83 84 65 69 71 76 78 79 61 65 67 72 73 75
SSS
70 74 76 81 83 84 65 69 71 76 78 79 61 65 67 72 73 75
TT
70 74 76 81 83 84 65 69 71 76 78 79 61 65 67 72 73 75

routing_derate 90 1.000000 1.000000 1 3 6
110 120 126
-40 0 25 85 100 125
TT
92 95 96 100 101 104 85 88 92 94 95 96 80 82 84 86 87 90


bcc_info 45
clkdiv_bk1 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UL 1 31 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UL 1 24 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UL 1 10 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX1OUT,CLKDIVMUX1IN1)

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UL 1 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UL 1 15 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UL 1 12 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UL 1 13 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UL 1 14 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UL 1 17 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UL 1 16 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UL 1 9 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UL 1 20 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UL 1 6 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UL 1 23 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk2 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UL 1 34 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UL 1 39 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UL 1 44 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX2OUT,CLKDIVMUX2IN1)

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UL 1 36 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UL 1 51 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UL 1 50 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UL 1 48 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UL 1 47 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UL 1 46 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UL 1 49 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UL 1 53 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UL 1 42 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UL 1 52 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UL 1 45 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk3 0 0 14
MC1_DIV2 MISCS_MIC_IO_B 2 15 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_B 0 8 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_B 2 14 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX3OUT,CLKDIVMUX3IN1)

MC1_GSRN_DIS MISCS_MIC_IO_B 2 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_B 3 16 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_B 2 12 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_B 2 16 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_B 0 9 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_B 0 11 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_B 0 7 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_B 2 13 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_B 0 6 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_B 1 17 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_B 0 10 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk4 0 0 14
MC1_DIV2 MISCS_MIC_IO_B 1 17 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_B 2 17 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_B 0 6 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX4OUT,CLKDIVMUX4IN1)

MC1_GSRN_DIS MISCS_MIC_IO_B 2 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_B 0 7 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_B 0 11 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_B 0 9 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_B 2 16 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_B 2 12 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_B 3 16 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_B 0 10 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_B 2 14 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_B 0 8 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_B 2 15 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk5 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UR 0 34 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UR 0 39 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UR 0 50 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX5OUT,CLKDIVMUX5IN1)

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UR 0 36 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UR 0 44 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UR 0 51 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UR 0 49 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UR 0 42 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UR 0 47 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UR 0 48 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UR 0 53 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UR 0 45 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UR 0 52 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UR 0 40 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk6 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UR 0 31 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UR 0 24 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UR 0 13 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX6OUT,CLKDIVMUX6IN1)

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UR 0 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UR 0 15 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UR 0 12 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UR 0 10 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UR 0 14 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UR 0 17 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UR 0 16 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UR 0 9 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UR 0 20 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UR 0 6 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UR 0 23 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk7 0 0 14
MC1_DIV2 MISCS_MIC_IO_T 1 36 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_T 2 36 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_T 0 47 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX7OUT,CLKDIVMUX7IN1)

MC1_GSRN_DIS MISCS_MIC_IO_T 2 40 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_T 0 46 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_T 0 42 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_T 0 44 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_T 2 37 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_T 2 41 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_T 3 37 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_T 0 43 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_T 2 39 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_T 0 45 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_T 2 38 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


clkdiv_bk8 0 0 14
MC1_DIV2 MISCS_MIC_IO_T 2 38 0 0 0 1 0 1 1 1
A

A

A MEMORY(CLKDIV,DIV,1)

MC1_DIV_EN MISCS_MIC_IO_T 0 45 0 0 0 1 0 1 1 1
A

A

A COMP(CLKDIV)

MC1_DIV_SRC MISCS_MIC_IO_T 2 39 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKDIVMUX8OUT,CLKDIVMUX8IN1)

MC1_GSRN_DIS MISCS_MIC_IO_T 2 36 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CLKDIV.GSR,DISABLE)

MC1_SEL_5 MISCS_MIC_IO_T 3 37 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_4 MISCS_MIC_IO_T 2 41 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_3 MISCS_MIC_IO_T 2 37 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_2 MISCS_MIC_IO_T 0 44 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_1 MISCS_MIC_IO_T 0 42 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_0 MISCS_MIC_IO_T 0 46 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_1 MISCS_MIC_IO_T 2 40 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SLCL_N_0 MISCS_MIC_IO_T 0 47 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_1 MISCS_MIC_IO_T 1 36 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STOP_0 MISCS_MIC_IO_T 0 43 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE


emb32k_b0 0 0 37
TOP.XI322.MCS0 PIB 9 24 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENAMUX,INV)
B PROPERTY(EMB32K0.CENAMUX,1)

TOP.XI322.MC06 PIB 7 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENAMUX,0)
B PROPERTY(EMB32K0.CENAMUX,1)

TOP.XI322.MC01 PIB 8 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENAMUX,0)
B PROPERTY(EMB32K0.CENAMUX,1)

TOP.XI322.MCS0 PIB 9 24 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENBMUX,INV)
B PROPERTY(EMB32K0.CENBMUX,1)

TOP.XI322.MC06 PIB 7 25 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENBMUX,0)
B PROPERTY(EMB32K0.CENBMUX,1)

TOP.XI322.MC01 PIB 8 25 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENBMUX,0)
B PROPERTY(EMB32K0.CENBMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENAMUX,INV)
B PROPERTY(EMB32K0.WENAMUX,1)

TOP.XI284.MC01 PIB 14 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENAMUX,0)
B PROPERTY(EMB32K0.WENAMUX,1)

TOP.XI284.MC06 PIB 13 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENAMUX,0)
B PROPERTY(EMB32K0.WENAMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENBMUX,INV)
B PROPERTY(EMB32K0.WENBMUX,1)

TOP.XI284.MC01 PIB 14 25 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENBMUX,0)
B PROPERTY(EMB32K0.WENBMUX,1)

TOP.XI284.MC06 PIB 13 25 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENBMUX,0)
B PROPERTY(EMB32K0.WENBMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTAMUX,INV)
B PROPERTY(EMB32K0.RSTAMUX,1)

TOP.XI284.MC01 PIB 14 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTAMUX,0)
B PROPERTY(EMB32K0.RSTAMUX,1)

TOP.XI284.MC06 PIB 13 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTAMUX,0)
B PROPERTY(EMB32K0.RSTAMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTBMUX,INV)
B PROPERTY(EMB32K0.RSTBMUX,1)

TOP.XI284.MC01 PIB 14 25 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTBMUX,0)
B PROPERTY(EMB32K0.RSTBMUX,1)

TOP.XI284.MC06 PIB 13 25 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTBMUX,0)
B PROPERTY(EMB32K0.RSTBMUX,1)

TOP.XI322.MCS0 PIB 9 24 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEAMUX,INV)
B PROPERTY(EMB32K0.OCEAMUX,1)

TOP.XI322.MC06 PIB 7 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEAMUX,0)
B PROPERTY(EMB32K0.OCEAMUX,1)

TOP.XI322.MC01 PIB 8 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEAMUX,0)
B PROPERTY(EMB32K0.OCEAMUX,1)

TOP.XI322.MCS0 PIB 9 24 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEBMUX,INV)
B PROPERTY(EMB32K0.OCEBMUX,1)

TOP.XI322.MC06 PIB 7 25 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEBMUX,0)
B PROPERTY(EMB32K0.OCEBMUX,1)

TOP.XI322.MC01 PIB 8 25 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEBMUX,0)
B PROPERTY(EMB32K0.OCEBMUX,1)

MC1_CLK_1 PIB 26 26 0 1 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.CLKAMUX,INV)

MC1_CLK_1 PIB 26 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.CLKBMUX,INV)

F_X18N_B MISCS_MIC_IO_B 3 28 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.DATA_WIDTH_B,8)

F_WT_B MISCS_MIC_IO_B 3 24 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.WRITEMODE_B,WRITETHROUGH)

F_DIRECTN_B MISCS_MIC_IO_B 3 26 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.REGMODE_B,OUTREG)

F_ASYNC MISCS_MIC_IO_B 3 20 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.SRMODE,ASYNC)

F_SYNC MISCS_MIC_IO_B 3 22 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.SRMODE,SYNC)

F_SRVALUE MISCS_MIC_IO_B 3 29 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.SYNC_RESET_MODE,SET)

F_X18N_A MISCS_MIC_IO_B 3 18 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.DATA_WIDTH_A,8)

F_DIRECTN_A MISCS_MIC_IO_B 3 25 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.REGMODE_A,OUTREG)

F_WT_A MISCS_MIC_IO_B 3 27 -3 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.WRITEMODE_A,WRITETHROUGH)

F_SPC_0 MISCS_MIC_IO_B 3 21 -3 0 0 1 0 1 1 1
A

A

A SELECTOR(EMB32K0,MFG_SPC,0)

F_SPC_1 MISCS_MIC_IO_B 3 23 -3 0 0 1 0 1 1 1
A

A

A SELECTOR(EMB32K0,MFG_SPC,1)


emb32k_b1 0 0 37
TOP.XI322.MCS0 PIB 9 24 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENAMUX,INV)
B PROPERTY(EMB32K0.CENAMUX,1)

TOP.XI322.MC06 PIB 7 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENAMUX,0)
B PROPERTY(EMB32K0.CENAMUX,1)

TOP.XI322.MC01 PIB 8 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENAMUX,0)
B PROPERTY(EMB32K0.CENAMUX,1)

TOP.XI322.MCS0 PIB 9 24 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENBMUX,INV)
B PROPERTY(EMB32K0.CENBMUX,1)

TOP.XI322.MC06 PIB 7 25 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENBMUX,0)
B PROPERTY(EMB32K0.CENBMUX,1)

TOP.XI322.MC01 PIB 8 25 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.CENBMUX,0)
B PROPERTY(EMB32K0.CENBMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENAMUX,INV)
B PROPERTY(EMB32K0.WENAMUX,1)

TOP.XI284.MC01 PIB 14 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENAMUX,0)
B PROPERTY(EMB32K0.WENAMUX,1)

TOP.XI284.MC06 PIB 13 25 -2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENAMUX,0)
B PROPERTY(EMB32K0.WENAMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENBMUX,INV)
B PROPERTY(EMB32K0.WENBMUX,1)

TOP.XI284.MC01 PIB 14 25 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENBMUX,0)
B PROPERTY(EMB32K0.WENBMUX,1)

TOP.XI284.MC06 PIB 13 25 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.WENBMUX,0)
B PROPERTY(EMB32K0.WENBMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTAMUX,INV)
B PROPERTY(EMB32K0.RSTAMUX,1)

TOP.XI284.MC01 PIB 14 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTAMUX,0)
B PROPERTY(EMB32K0.RSTAMUX,1)

TOP.XI284.MC06 PIB 13 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTAMUX,0)
B PROPERTY(EMB32K0.RSTAMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTBMUX,INV)
B PROPERTY(EMB32K0.RSTBMUX,1)

TOP.XI284.MC01 PIB 14 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTBMUX,0)
B PROPERTY(EMB32K0.RSTBMUX,1)

TOP.XI284.MC06 PIB 13 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.RSTBMUX,0)
B PROPERTY(EMB32K0.RSTBMUX,1)

TOP.XI322.MCS0 PIB 9 24 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEAMUX,INV)
B PROPERTY(EMB32K0.OCEAMUX,1)

TOP.XI322.MC06 PIB 7 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEAMUX,0)
B PROPERTY(EMB32K0.OCEAMUX,1)

TOP.XI322.MC01 PIB 8 25 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEAMUX,0)
B PROPERTY(EMB32K0.OCEAMUX,1)

TOP.XI322.MCS0 PIB 9 24 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEBMUX,INV)
B PROPERTY(EMB32K0.OCEBMUX,1)

TOP.XI322.MC06 PIB 7 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEBMUX,0)
B PROPERTY(EMB32K0.OCEBMUX,1)

TOP.XI322.MC01 PIB 8 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB32K0.OCEBMUX,0)
B PROPERTY(EMB32K0.OCEBMUX,1)

MC1_CLK_0 PIB 26 24 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.CLKAMUX,INV)

MC1_CLK_1 PIB 26 26 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.CLKBMUX,INV)

F_X18N_B MISCS_MIC_IO_B 3 28 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.DATA_WIDTH_B,8)

F_WT_B MISCS_MIC_IO_B 3 24 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.WRITEMODE_B,WRITETHROUGH)

F_DIRECTN_B MISCS_MIC_IO_B 3 26 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.REGMODE_B,OUTREG)

F_ASYNC MISCS_MIC_IO_B 3 20 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.SRMODE,ASYNC)

F_SYNC MISCS_MIC_IO_B 3 22 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.SRMODE,SYNC)

F_SRVALUE MISCS_MIC_IO_B 3 29 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.SYNC_RESET_MODE,SET)

F_X18N_A MISCS_MIC_IO_B 3 18 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.DATA_WIDTH_A,8)

F_DIRECTN_A MISCS_MIC_IO_B 3 25 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.REGMODE_A,OUTREG)

F_WT_A MISCS_MIC_IO_B 3 27 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB32K0.WRITEMODE_A,WRITETHROUGH)

F_SPC_0 MISCS_MIC_IO_B 3 21 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(EMB32K0,MFG_SPC,0)

F_SPC_1 MISCS_MIC_IO_B 3 23 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(EMB32K0,MFG_SPC,1)


emb_slice 2 486 1116
TOP.XI321.MCS0 PIB 9 29 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.OCEAMUX,INV)
B PROPERTY(EMB0.OCEAMUX,1)

TOP.XI321.MC01 PIB 8 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.OCEAMUX,0)
B PROPERTY(EMB0.OCEAMUX,1)

TOP.XI321.MC06 PIB 7 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.OCEAMUX,0)
B PROPERTY(EMB0.OCEAMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.OCEAMUX,INV)
B PROPERTY(EMB1.OCEAMUX,1)

TOP.XI321.MC01 PIB 8 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.OCEAMUX,0)
B PROPERTY(EMB1.OCEAMUX,1)

TOP.XI321.MC06 PIB 7 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.OCEAMUX,0)
B PROPERTY(EMB1.OCEAMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.OCEAMUX,INV)
B PROPERTY(EMB2.OCEAMUX,1)

TOP.XI321.MC01 PIB 8 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.OCEAMUX,0)
B PROPERTY(EMB2.OCEAMUX,1)

TOP.XI321.MC06 PIB 7 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.OCEAMUX,0)
B PROPERTY(EMB2.OCEAMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.OCEAMUX,INV)
B PROPERTY(EMB3.OCEAMUX,1)

TOP.XI321.MC01 PIB 8 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.OCEAMUX,0)
B PROPERTY(EMB3.OCEAMUX,1)

TOP.XI321.MC06 PIB 7 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.OCEAMUX,0)
B PROPERTY(EMB3.OCEAMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.OCEBMUX,INV)
B PROPERTY(EMB0.OCEBMUX,1)

TOP.XI321.MC01 PIB 8 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.OCEBMUX,0)
B PROPERTY(EMB0.OCEBMUX,1)

TOP.XI321.MC06 PIB 7 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.OCEBMUX,0)
B PROPERTY(EMB0.OCEBMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.OCEBMUX,INV)
B PROPERTY(EMB1.OCEBMUX,1)

TOP.XI321.MC01 PIB 8 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.OCEBMUX,0)
B PROPERTY(EMB1.OCEBMUX,1)

TOP.XI321.MC06 PIB 7 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.OCEBMUX,0)
B PROPERTY(EMB1.OCEBMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.OCEBMUX,INV)
B PROPERTY(EMB2.OCEBMUX,1)

TOP.XI321.MC01 PIB 8 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.OCEBMUX,0)
B PROPERTY(EMB2.OCEBMUX,1)

TOP.XI321.MC06 PIB 7 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.OCEBMUX,0)
B PROPERTY(EMB2.OCEBMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.OCEBMUX,INV)
B PROPERTY(EMB3.OCEBMUX,1)

TOP.XI321.MC01 PIB 8 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.OCEBMUX,0)
B PROPERTY(EMB3.OCEBMUX,1)

TOP.XI321.MC06 PIB 7 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.OCEBMUX,0)
B PROPERTY(EMB3.OCEBMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CEAMUX,INV)
B PROPERTY(EMB0.CEAMUX,1)

TOP.XI321.MC11 PIB 9 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CEAMUX,0)
B PROPERTY(EMB0.CEAMUX,1)

TOP.XI321.MC16 PIB 5 29 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CEAMUX,0)
B PROPERTY(EMB0.CEAMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CEAMUX,INV)
B PROPERTY(EMB1.CEAMUX,1)

TOP.XI321.MC11 PIB 9 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CEAMUX,0)
B PROPERTY(EMB1.CEAMUX,1)

TOP.XI321.MC16 PIB 5 29 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CEAMUX,0)
B PROPERTY(EMB1.CEAMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CEAMUX,INV)
B PROPERTY(EMB2.CEAMUX,1)

TOP.XI321.MC11 PIB 9 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CEAMUX,0)
B PROPERTY(EMB2.CEAMUX,1)

TOP.XI321.MC16 PIB 5 29 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CEAMUX,0)
B PROPERTY(EMB2.CEAMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CEAMUX,INV)
B PROPERTY(EMB3.CEAMUX,1)

TOP.XI321.MC11 PIB 9 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CEAMUX,0)
B PROPERTY(EMB3.CEAMUX,1)

TOP.XI321.MC16 PIB 5 29 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CEAMUX,0)
B PROPERTY(EMB3.CEAMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CEBMUX,INV)
B PROPERTY(EMB0.CEBMUX,1)

TOP.XI321.MC11 PIB 9 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CEBMUX,0)
B PROPERTY(EMB0.CEBMUX,1)

TOP.XI321.MC16 PIB 5 29 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CEBMUX,0)
B PROPERTY(EMB0.CEBMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CEBMUX,INV)
B PROPERTY(EMB1.CEBMUX,1)

TOP.XI321.MC11 PIB 9 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CEBMUX,0)
B PROPERTY(EMB1.CEBMUX,1)

TOP.XI321.MC16 PIB 5 29 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CEBMUX,0)
B PROPERTY(EMB1.CEBMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CEBMUX,INV)
B PROPERTY(EMB2.CEBMUX,1)

TOP.XI321.MC11 PIB 9 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CEBMUX,0)
B PROPERTY(EMB2.CEBMUX,1)

TOP.XI321.MC16 PIB 5 29 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CEBMUX,0)
B PROPERTY(EMB2.CEBMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CEBMUX,INV)
B PROPERTY(EMB3.CEBMUX,1)

TOP.XI321.MC11 PIB 9 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CEBMUX,0)
B PROPERTY(EMB3.CEBMUX,1)

TOP.XI321.MC16 PIB 5 29 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CEBMUX,0)
B PROPERTY(EMB3.CEBMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.RSTAMUX,INV)
B PROPERTY(EMB0.RSTAMUX,1)

TOP.XI283.MC01 PIB 14 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.RSTAMUX,0)
B PROPERTY(EMB0.RSTAMUX,1)

TOP.XI283.MC06 PIB 13 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.RSTAMUX,0)
B PROPERTY(EMB0.RSTAMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.RSTAMUX,INV)
B PROPERTY(EMB1.RSTAMUX,1)

TOP.XI283.MC01 PIB 14 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.RSTAMUX,0)
B PROPERTY(EMB1.RSTAMUX,1)

TOP.XI283.MC06 PIB 13 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.RSTAMUX,0)
B PROPERTY(EMB1.RSTAMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.RSTAMUX,INV)
B PROPERTY(EMB2.RSTAMUX,1)

TOP.XI283.MC01 PIB 14 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.RSTAMUX,0)
B PROPERTY(EMB2.RSTAMUX,1)

TOP.XI283.MC06 PIB 13 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.RSTAMUX,0)
B PROPERTY(EMB2.RSTAMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.RSTAMUX,INV)
B PROPERTY(EMB3.RSTAMUX,1)

TOP.XI283.MC01 PIB 14 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.RSTAMUX,0)
B PROPERTY(EMB3.RSTAMUX,1)

TOP.XI283.MC06 PIB 13 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.RSTAMUX,0)
B PROPERTY(EMB3.RSTAMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.RSTBMUX,INV)
B PROPERTY(EMB0.RSTBMUX,1)

TOP.XI283.MC01 PIB 14 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.RSTBMUX,0)
B PROPERTY(EMB0.RSTBMUX,1)

TOP.XI283.MC06 PIB 13 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.RSTBMUX,0)
B PROPERTY(EMB0.RSTBMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.RSTBMUX,INV)
B PROPERTY(EMB1.RSTBMUX,1)

TOP.XI283.MC01 PIB 14 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.RSTBMUX,0)
B PROPERTY(EMB1.RSTBMUX,1)

TOP.XI283.MC06 PIB 13 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.RSTBMUX,0)
B PROPERTY(EMB1.RSTBMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.RSTBMUX,INV)
B PROPERTY(EMB2.RSTBMUX,1)

TOP.XI283.MC01 PIB 14 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.RSTBMUX,0)
B PROPERTY(EMB2.RSTBMUX,1)

TOP.XI283.MC06 PIB 13 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.RSTBMUX,0)
B PROPERTY(EMB2.RSTBMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.RSTBMUX,INV)
B PROPERTY(EMB3.RSTBMUX,1)

TOP.XI283.MC01 PIB 14 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.RSTBMUX,0)
B PROPERTY(EMB3.RSTBMUX,1)

TOP.XI283.MC06 PIB 13 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.RSTBMUX,0)
B PROPERTY(EMB3.RSTBMUX,1)

MC1_CLK_0 PIB 26 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(EMB0.CLKAMUX,INV)

MC1_CLK_0 PIB 26 24 0 2 0 1 0 1 1 1
A

A

A PROPERTY(EMB1.CLKAMUX,INV)

MC1_CLK_0 PIB 26 24 0 5 0 1 0 1 1 1
A

A

A PROPERTY(EMB2.CLKAMUX,INV)

MC1_CLK_0 PIB 26 24 0 7 0 1 0 1 1 1
A

A

A PROPERTY(EMB3.CLKAMUX,INV)

MC1_CLK_0 PIB 26 24 0 1 0 1 0 1 1 1
A

A

A PROPERTY(EMB0.CLKBMUX,INV)

MC1_CLK_0 PIB 26 24 0 3 0 1 0 1 1 1
A

A

A PROPERTY(EMB1.CLKBMUX,INV)

MC1_CLK_0 PIB 26 24 0 6 0 1 0 1 1 1
A

A

A PROPERTY(EMB2.CLKBMUX,INV)

MC1_CLK_0 PIB 26 24 0 8 0 1 0 1 1 1
A

A

A PROPERTY(EMB3.CLKBMUX,INV)

TOP.XI322.MC06 PIB 7 25 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.WEAMUX,0)
B PROPERTY(EMB0.WEAMUX,1)

TOP.XI322.MC01 PIB 8 25 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.WEAMUX,0)
B PROPERTY(EMB0.WEAMUX,1)

TOP.XI322.MC06 PIB 7 25 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.WEAMUX,0)
B PROPERTY(EMB1.WEAMUX,1)

TOP.XI322.MC01 PIB 8 25 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.WEAMUX,0)
B PROPERTY(EMB1.WEAMUX,1)

TOP.XI322.MC06 PIB 7 25 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.WEAMUX,0)
B PROPERTY(EMB2.WEAMUX,1)

TOP.XI322.MC01 PIB 8 25 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.WEAMUX,0)
B PROPERTY(EMB2.WEAMUX,1)

TOP.XI322.MC06 PIB 7 25 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.WEAMUX,0)
B PROPERTY(EMB3.WEAMUX,1)

TOP.XI322.MC01 PIB 8 25 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.WEAMUX,0)
B PROPERTY(EMB3.WEAMUX,1)

TOP.XI322.MC06 PIB 7 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.WEBMUX,0)
B PROPERTY(EMB0.WEBMUX,1)

TOP.XI322.MC01 PIB 8 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.WEBMUX,0)
B PROPERTY(EMB0.WEBMUX,1)

TOP.XI322.MC06 PIB 7 25 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.WEBMUX,0)
B PROPERTY(EMB1.WEBMUX,1)

TOP.XI322.MC01 PIB 8 25 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.WEBMUX,0)
B PROPERTY(EMB1.WEBMUX,1)

TOP.XI322.MC06 PIB 7 25 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.WEBMUX,0)
B PROPERTY(EMB2.WEBMUX,1)

TOP.XI322.MC01 PIB 8 25 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.WEBMUX,0)
B PROPERTY(EMB2.WEBMUX,1)

TOP.XI322.MC06 PIB 7 25 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.WEBMUX,0)
B PROPERTY(EMB3.WEBMUX,1)

TOP.XI322.MC01 PIB 8 25 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.WEBMUX,0)
B PROPERTY(EMB3.WEBMUX,1)

TOP.XI376.MC03 PIB 21 41 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSA0,0)
B PROPERTY(EMB0.CSA0,1)

TOP.XI376.MC09 PIB 24 39 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSA0,0)
B PROPERTY(EMB0.CSA0,1)

TOP.XI382.MC03 PIB 21 17 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSA0,0)
B PROPERTY(EMB1.CSA0,1)

TOP.XI382.MC09 PIB 24 15 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSA0,0)
B PROPERTY(EMB1.CSA0,1)

TOP.XI382.MC03 PIB 21 17 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSA0,0)
B PROPERTY(EMB2.CSA0,1)

TOP.XI382.MC09 PIB 24 15 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSA0,0)
B PROPERTY(EMB2.CSA0,1)

TOP.XI377.MC19 PIB 25 30 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSA0,0)
B PROPERTY(EMB3.CSA0,1)

TOP.XI377.MC13 PIB 22 30 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSA0,0)
B PROPERTY(EMB3.CSA0,1)

TOP.XI373.MC09 PIB 24 50 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSA1,0)
B PROPERTY(EMB0.CSA1,1)

TOP.XI373.MC03 PIB 21 48 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSA1,0)
B PROPERTY(EMB0.CSA1,1)

TOP.XI385.MC03 PIB 21 0 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSA1,0)
B PROPERTY(EMB1.CSA1,1)

TOP.XI385.MC09 PIB 24 2 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSA1,0)
B PROPERTY(EMB1.CSA1,1)

TOP.XI385.MC03 PIB 21 0 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSA1,0)
B PROPERTY(EMB2.CSA1,1)

TOP.XI385.MC09 PIB 24 2 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSA1,0)
B PROPERTY(EMB2.CSA1,1)

TOP.XI371.MC03 PIB 21 47 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSA1,0)
B PROPERTY(EMB3.CSA1,1)

TOP.XI371.MC09 PIB 24 45 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSA1,0)
B PROPERTY(EMB3.CSA1,1)

TOP.XI283.MC11 PIB 15 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSA2,0)
B PROPERTY(EMB0.CSA2,1)

TOP.XI283.MC16 PIB 17 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSA2,0)
B PROPERTY(EMB0.CSA2,1)

TOP.XI283.MC11 PIB 15 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSA2,0)
B PROPERTY(EMB1.CSA2,1)

TOP.XI283.MC16 PIB 17 28 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSA2,0)
B PROPERTY(EMB1.CSA2,1)

TOP.XI283.MC11 PIB 15 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSA2,0)
B PROPERTY(EMB2.CSA2,1)

TOP.XI283.MC16 PIB 17 28 0 5 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSA2,0)
B PROPERTY(EMB2.CSA2,1)

TOP.XI283.MC11 PIB 15 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSA2,0)
B PROPERTY(EMB3.CSA2,1)

TOP.XI283.MC16 PIB 17 28 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSA2,0)
B PROPERTY(EMB3.CSA2,1)

TOP.XI376.MC13 PIB 22 41 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSB0,0)
B PROPERTY(EMB0.CSB0,1)

TOP.XI376.MC19 PIB 25 41 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSB0,0)
B PROPERTY(EMB0.CSB0,1)

TOP.XI382.MC13 PIB 22 17 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSB0,0)
B PROPERTY(EMB1.CSB0,1)

TOP.XI382.MC19 PIB 25 17 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSB0,0)
B PROPERTY(EMB1.CSB0,1)

TOP.XI382.MC13 PIB 22 17 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSB0,0)
B PROPERTY(EMB2.CSB0,1)

TOP.XI382.MC19 PIB 25 17 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSB0,0)
B PROPERTY(EMB2.CSB0,1)

TOP.XI386.MC03 PIB 21 5 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSB0,0)
B PROPERTY(EMB3.CSB0,1)

TOP.XI386.MC09 PIB 24 3 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSB0,0)
B PROPERTY(EMB3.CSB0,1)

TOP.XI373.MC19 PIB 25 48 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSB1,0)
B PROPERTY(EMB0.CSB1,1)

TOP.XI373.MC13 PIB 22 48 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSB1,0)
B PROPERTY(EMB0.CSB1,1)

TOP.XI385.MC13 PIB 22 0 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSB1,0)
B PROPERTY(EMB1.CSB1,1)

TOP.XI385.MC19 PIB 25 0 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSB1,0)
B PROPERTY(EMB1.CSB1,1)

TOP.XI385.MC13 PIB 22 0 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSB1,0)
B PROPERTY(EMB2.CSB1,1)

TOP.XI385.MC19 PIB 25 0 0 4 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSB1,0)
B PROPERTY(EMB2.CSB1,1)

TOP.XI381.MC19 PIB 25 12 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSB1,0)
B PROPERTY(EMB3.CSB1,1)

TOP.XI381.MC13 PIB 22 12 0 7 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSB1,0)
B PROPERTY(EMB3.CSB1,1)

TOP.XI283.MC11 PIB 15 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSB2,0)
B PROPERTY(EMB0.CSB2,1)

TOP.XI283.MC16 PIB 17 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.CSB2,0)
B PROPERTY(EMB0.CSB2,1)

TOP.XI283.MC11 PIB 15 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSB2,0)
B PROPERTY(EMB1.CSB2,1)

TOP.XI283.MC16 PIB 17 28 0 3 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.CSB2,0)
B PROPERTY(EMB1.CSB2,1)

TOP.XI283.MC11 PIB 15 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSB2,0)
B PROPERTY(EMB2.CSB2,1)

TOP.XI283.MC16 PIB 17 28 0 6 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.CSB2,0)
B PROPERTY(EMB2.CSB2,1)

TOP.XI283.MC11 PIB 15 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSB2,0)
B PROPERTY(EMB3.CSB2,1)

TOP.XI283.MC16 PIB 17 28 0 8 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.CSB2,0)
B PROPERTY(EMB3.CSB2,1)

NET188_2_NET188_2 NONE 0 0 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET188_1_NET188_1 NONE 0 1 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET188_0_NET188_0 NONE 0 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PF_13_EMB3 NONE 0 3 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,13)

F_PF_12_EMB3 NONE 0 4 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,12)

F_PF_11_EMB3 NONE 0 5 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,11)

F_PF_10_EMB3 NONE 0 6 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,10)

F_PF_9_EMB3 NONE 0 7 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,9)

F_PF_8_EMB3 NONE 0 8 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,8)

F_PF_7_EMB3 NONE 0 9 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,7)

F_PF_6_EMB3 NONE 0 10 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,6)

F_PF_5_EMB3 NONE 0 11 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,5)

F_PF_4_EMB3 NONE 0 12 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,4)

F_PF_3_EMB3 NONE 0 13 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,3)

F_PF_2_EMB3 NONE 0 14 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,2)

F_PF_1_EMB3 NONE 0 15 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,1)

F_PF_0_EMB3 NONE 0 16 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,F,0)

F_PAE_13_EMB3 NONE 0 17 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,13)

F_PAE_12_EMB3 NONE 0 18 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,12)

F_PAE_11_EMB3 NONE 0 19 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,11)

F_PAE_10_EMB3 NONE 0 20 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,10)

F_PAE_9_EMB3 NONE 0 21 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,9)

F_PAE_8_EMB3 NONE 0 22 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,8)

F_PAE_7_EMB3 NONE 0 23 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,7)

F_PAE_6_EMB3 NONE 0 24 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,6)

F_PAE_5_EMB3 NONE 0 25 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,5)

F_PAE_4_EMB3 NONE 0 26 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,4)

F_PAE_3_EMB3 NONE 0 27 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,3)

F_PAE_2_EMB3 NONE 0 28 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,2)

F_PAE_1_EMB3 NONE 0 29 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,1)

F_PAE_0_EMB3 NONE 0 30 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AE,0)

F_PAF_13_EMB3 NONE 0 31 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,13)

F_PAF_12_EMB3 NONE 0 32 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,12)

F_PAF_11_EMB3 NONE 0 33 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,11)

F_PAF_10_EMB3 NONE 0 34 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,10)

F_PAF_9_EMB3 NONE 0 35 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,9)

F_PAF_8_EMB3 NONE 0 36 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,8)

F_PAF_7_EMB3 NONE 0 37 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,7)

F_PAF_6_EMB3 NONE 0 38 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,6)

F_PAF_5_EMB3 NONE 0 39 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,5)

F_PAF_4_EMB3 NONE 0 40 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,4)

F_PAF_3_EMB3 NONE 0 41 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,3)

F_PAF_2_EMB3 NONE 0 42 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,2)

F_PAF_1_EMB3 NONE 0 43 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,1)

F_PAF_0_EMB3 NONE 0 44 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AF,0)

F_MIN_DELAY_EMB3 NONE 0 45 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_EP1_0_EMB3 NONE 0 46 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,EP1,0)

F_EP1_1_EMB3 NONE 0 47 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,EP1,1)

F_EP1_2_EMB3 NONE 0 48 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,EP1,2)

F_EP1_3_EMB3 NONE 0 49 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,EP1,3)

F_EP1_4_EMB3 NONE 0 50 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,EP1,4)

F_EP1_5_EMB3 NONE 0 51 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,EP1,5)

F_TRIM_FIFO_HPLPN_EMB3 NONE 0 52 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_OREGSELA_EMB3 NONE 0 53 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.REGMODE_A,OUTREG)

F_WTA_EMB3 NONE 0 54 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB3.WRITEMODE_A,WRITETHROUGH)
B PROPERTY(EMB3.MODE,DP8K)
C PROPERTY(EMB3.MODE,SP8K)

F_DOUBLEWIDEA_EMB3 NONE 0 55 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB3.DATA_WIDTH_A,18)
B PROPERTY(EMB3.MODE,PDPW8K)
C PROPERTY(EMB3.MODE,FIFO8K)

NET497_EMB3 NONE 0 56 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_W_CTRL_B_0_EMB3 NONE 0 57 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.DATA_WIDTH_B,1)

F_W_CTRL_B_1_EMB3 NONE 0 58 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.DATA_WIDTH_B,1)
B PROPERTY(EMB3.DATA_WIDTH_B,2)

F_W_CTRL_B_2_EMB3 NONE 0 59 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB3.DATA_WIDTH_B,1)
B PROPERTY(EMB3.DATA_WIDTH_B,2)
C PROPERTY(EMB3.DATA_WIDTH_B,4)

F_PCSB_0_EMB3 NONE 0 60 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB3)
B PROPERTY(EMB3.CSB0,INV)
C PROPERTY(EMB3.CSB0,1)

F_PCSB_1_EMB3 NONE 0 61 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB3)
B PROPERTY(EMB3.CSB1,INV)
C PROPERTY(EMB3.CSB1,1)

F_PCSB_2_EMB3 NONE 0 62 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB3)
B PROPERTY(EMB3.CSB2,INV)
C PROPERTY(EMB3.CSB2,1)

F_PW_RA_EMB3 NONE 0 63 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.WEAMUX,INV)
B PROPERTY(EMB3.WEAMUX,1)

F_MFG_CLKA_0_EMB3 NONE 0 64 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_CLKA_0,1)

F_MFG_CLKA_1_EMB3 NONE 0 65 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_CLKA_1,1)

F_RST_SYNC_DIS_EMB3 NONE 0 66 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.ASYNC_RESET_RELEASE,ASYNC)

F_FDBKEN_N_EMB3 NONE 0 67 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RBWA_EMB3 NONE 0 68 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.WRITEMODE_A,READBEFOREWRITE)

NET329_3_EMB3 NONE 0 69 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_2_EMB3 NONE 0 70 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_1_EMB3 NONE 0 71 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_0_EMB3 NONE 0 72 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_0_EMB3 NONE 0 73 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_0,1)

F_MFG_MEM_1_EMB3 NONE 0 74 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_1,1)

F_MFG_MEM_2_EMB3 NONE 0 75 0 0 0 0 0 17 13 7
A
+
(
B
*
C
*
D
)
+
(
E
*
F
*
G
)

A
B
C
*
D
*
+
E
F
*
G
*
+

A PROPERTY(EMB3.MFG_MEM_2,1)
B PROPERTY(EMB3.MODE,DP8K)
C PROPERTY(EMB3.WRITEMODE_A,READBEFOREWRITE)
D PROPERTY(EMB3.PDP_RWIDTH_18,NO)
E PROPERTY(EMB3.MODE,DP8K)
F PROPERTY(EMB3.WRITEMODE_B,READBEFOREWRITE)
G PROPERTY(EMB3.PDP_RWIDTH_18,NO)

F_MFG_MEM_3_EMB3 NONE 0 76 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_3,1)

F_MFG_MEM_4_EMB3 NONE 0 77 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_4,1)

F_MFG_MEM_5_EMB3 NONE 0 78 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_5,1)

F_SPC_EMB3 NONE 0 79 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.SPC,1)

F_N_EDGE_EMB3 NONE 0 80 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.N_EDGE,1)

FN_ADDRB_0_EMB3 NONE 0 81 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB3.MODE,PDPW8K)
B PROPERTY(EMB3.ADR0,0)
C PROPERTY(EMB3.ADR0,1)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.ADB0,0)
F PROPERTY(EMB3.ADB0,1)

FN_ADDRB_P_0_EMB3 NONE 0 82 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB3.MODE,PDPW8K)
B PROPERTY(EMB3.ADR0,1)
C PROPERTY(EMB3.ADR0,INV)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.ADB0,1)
F PROPERTY(EMB3.ADB0,INV)

FN_ADDRA_P_0_EMB3 NONE 0 83 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB3.MODE,PDPW8K)
B PROPERTY(EMB3.BE0,1)
C PROPERTY(EMB3.BE0,INV)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.ADA0,1)
F PROPERTY(EMB3.ADA0,INV)
G PROPERTY(EMB3.MODE,SP8K)
H PROPERTY(EMB3.AD0,1)
I PROPERTY(EMB3.AD0,INV)

FN_ADDRA_P_1_EMB3 NONE 0 84 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB3.MODE,PDPW8K)
B PROPERTY(EMB3.BE1,1)
C PROPERTY(EMB3.BE1,INV)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.ADA1,1)
F PROPERTY(EMB3.ADA1,INV)
G PROPERTY(EMB3.MODE,SP8K)
H PROPERTY(EMB3.AD1,1)
I PROPERTY(EMB3.AD1,INV)

FN_ADDRA_0_EMB3 NONE 0 85 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB3.MODE,PDPW8K)
B PROPERTY(EMB3.BE0,0)
C PROPERTY(EMB3.BE0,1)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.ADA0,0)
F PROPERTY(EMB3.ADA0,1)
G PROPERTY(EMB3.MODE,SP8K)
H PROPERTY(EMB3.AD0,0)
I PROPERTY(EMB3.AD0,1)

FN_ADDRA_1_EMB3 NONE 0 86 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB3.MODE,PDPW8K)
B PROPERTY(EMB3.BE1,0)
C PROPERTY(EMB3.BE1,1)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.ADA1,0)
F PROPERTY(EMB3.ADA1,1)
G PROPERTY(EMB3.MODE,SP8K)
H PROPERTY(EMB3.AD1,0)
I PROPERTY(EMB3.AD1,1)

NET567_EMB3 NONE 0 87 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_23_EMB3 NONE 0 88 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_22_EMB3 NONE 0 89 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_21_EMB3 NONE 0 90 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_20_EMB3 NONE 0 91 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_19_EMB3 NONE 0 92 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_18_EMB3 NONE 0 93 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_17_EMB3 NONE 0 94 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_16_EMB3 NONE 0 95 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_15_EMB3 NONE 0 96 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_14_EMB3 NONE 0 97 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_13_EMB3 NONE 0 98 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_12_EMB3 NONE 0 99 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_11_EMB3 NONE 0 100 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_10_EMB3 NONE 0 101 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_9_EMB3 NONE 0 102 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_8_EMB3 NONE 0 103 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_7_EMB3 NONE 0 104 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_6_EMB3 NONE 0 105 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_5_EMB3 NONE 0 106 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_4_EMB3 NONE 0 107 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_3_EMB3 NONE 0 108 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_2_EMB3 NONE 0 109 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_1_EMB3 NONE 0 110 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_0_EMB3 NONE 0 111 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_WID_0_EMB3 NONE 0 112 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,0)

F_WID_1_EMB3 NONE 0 113 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,1)

F_WID_2_EMB3 NONE 0 114 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,2)

F_WID_3_EMB3 NONE 0 115 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,3)

F_WID_4_EMB3 NONE 0 116 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,4)

F_WID_5_EMB3 NONE 0 117 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,5)

F_WID_6_EMB3 NONE 0 118 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,6)

F_WID_7_EMB3 NONE 0 119 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,7)

F_WID_8_EMB3 NONE 0 120 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,WID,8)

NET0104_1_EMB3 NONE 0 121 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0104_0_EMB3 NONE 0 122 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PF_13_EMB2 NONE 0 123 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,13)

F_PF_12_EMB2 NONE 0 124 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,12)

F_PF_11_EMB2 NONE 0 125 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,11)

F_PF_10_EMB2 NONE 0 126 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,10)

F_PF_9_EMB2 NONE 0 127 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,9)

F_PF_8_EMB2 NONE 0 128 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,8)

F_PF_7_EMB2 NONE 0 129 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,7)

F_PF_6_EMB2 NONE 0 130 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,6)

F_PF_5_EMB2 NONE 0 131 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,5)

F_PF_4_EMB2 NONE 0 132 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,4)

F_PF_3_EMB2 NONE 0 133 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,3)

F_PF_2_EMB2 NONE 0 134 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,2)

F_PF_1_EMB2 NONE 0 135 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,1)

F_PF_0_EMB2 NONE 0 136 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,F,0)

F_PAE_13_EMB2 NONE 0 137 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,13)

F_PAE_12_EMB2 NONE 0 138 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,12)

F_PAE_11_EMB2 NONE 0 139 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,11)

F_PAE_10_EMB2 NONE 0 140 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,10)

F_PAE_9_EMB2 NONE 0 141 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,9)

F_PAE_8_EMB2 NONE 0 142 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,8)

F_PAE_7_EMB2 NONE 0 143 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,7)

F_PAE_6_EMB2 NONE 0 144 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,6)

F_PAE_5_EMB2 NONE 0 145 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,5)

F_PAE_4_EMB2 NONE 0 146 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,4)

F_PAE_3_EMB2 NONE 0 147 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,3)

F_PAE_2_EMB2 NONE 0 148 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,2)

F_PAE_1_EMB2 NONE 0 149 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,1)

F_PAE_0_EMB2 NONE 0 150 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AE,0)

F_PAF_13_EMB2 NONE 0 151 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,13)

F_PAF_12_EMB2 NONE 0 152 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,12)

F_PAF_11_EMB2 NONE 0 153 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,11)

F_PAF_10_EMB2 NONE 0 154 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,10)

F_PAF_9_EMB2 NONE 0 155 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,9)

F_PAF_8_EMB2 NONE 0 156 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,8)

F_PAF_7_EMB2 NONE 0 157 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,7)

F_PAF_6_EMB2 NONE 0 158 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,6)

F_PAF_5_EMB2 NONE 0 159 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,5)

F_PAF_4_EMB2 NONE 0 160 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,4)

F_PAF_3_EMB2 NONE 0 161 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,3)

F_PAF_2_EMB2 NONE 0 162 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,2)

F_PAF_1_EMB2 NONE 0 163 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,1)

F_PAF_0_EMB2 NONE 0 164 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AF,0)

F_MIN_DELAY_EMB2 NONE 0 165 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_EP1_0_EMB2 NONE 0 166 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,EP1,0)

F_EP1_1_EMB2 NONE 0 167 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,EP1,1)

F_EP1_2_EMB2 NONE 0 168 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,EP1,2)

F_EP1_3_EMB2 NONE 0 169 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,EP1,3)

F_EP1_4_EMB2 NONE 0 170 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,EP1,4)

F_EP1_5_EMB2 NONE 0 171 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,EP1,5)

F_TRIM_FIFO_HPLPN_EMB2 NONE 0 172 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_OREGSELA_EMB2 NONE 0 173 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.REGMODE_A,OUTREG)

F_WTA_EMB2 NONE 0 174 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB2.WRITEMODE_A,WRITETHROUGH)
B PROPERTY(EMB2.MODE,DP8K)
C PROPERTY(EMB2.MODE,SP8K)

F_DOUBLEWIDEA_EMB2 NONE 0 175 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB2.DATA_WIDTH_A,18)
B PROPERTY(EMB2.MODE,PDPW8K)
C PROPERTY(EMB2.MODE,FIFO8K)

NET497_EMB2 NONE 0 176 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_W_CTRL_B_0_EMB2 NONE 0 177 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.DATA_WIDTH_B,1)

F_W_CTRL_B_1_EMB2 NONE 0 178 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.DATA_WIDTH_B,1)
B PROPERTY(EMB2.DATA_WIDTH_B,2)

F_W_CTRL_B_2_EMB2 NONE 0 179 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB2.DATA_WIDTH_B,1)
B PROPERTY(EMB2.DATA_WIDTH_B,2)
C PROPERTY(EMB2.DATA_WIDTH_B,4)

F_PCSB_0_EMB2 NONE 0 180 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB2)
B PROPERTY(EMB2.CSB0,INV)
C PROPERTY(EMB2.CSB0,1)

F_PCSB_1_EMB2 NONE 0 181 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB2)
B PROPERTY(EMB2.CSB1,INV)
C PROPERTY(EMB2.CSB1,1)

F_PCSB_2_EMB2 NONE 0 182 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB2)
B PROPERTY(EMB2.CSB2,INV)
C PROPERTY(EMB2.CSB2,1)

F_PW_RA_EMB2 NONE 0 183 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.WEAMUX,INV)
B PROPERTY(EMB2.WEAMUX,1)

F_MFG_CLKA_0_EMB2 NONE 0 184 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_CLKA_0,1)

F_MFG_CLKA_1_EMB2 NONE 0 185 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_CLKA_1,1)

F_RST_SYNC_DIS_EMB2 NONE 0 186 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.ASYNC_RESET_RELEASE,ASYNC)

F_FDBKEN_N_EMB2 NONE 0 187 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RBWA_EMB2 NONE 0 188 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.WRITEMODE_A,READBEFOREWRITE)

NET329_3_EMB2 NONE 0 189 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_2_EMB2 NONE 0 190 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_1_EMB2 NONE 0 191 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_0_EMB2 NONE 0 192 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_0_EMB2 NONE 0 193 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_0,1)

F_MFG_MEM_1_EMB2 NONE 0 194 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_1,1)

F_MFG_MEM_2_EMB2 NONE 0 195 0 0 0 0 0 17 13 7
A
+
(
B
*
C
*
D
)
+
(
E
*
F
*
G
)

A
B
C
*
D
*
+
E
F
*
G
*
+

A PROPERTY(EMB2.MFG_MEM_2,1)
B PROPERTY(EMB2.MODE,DP8K)
C PROPERTY(EMB2.WRITEMODE_A,READBEFOREWRITE)
D PROPERTY(EMB2.PDP_RWIDTH_18,NO)
E PROPERTY(EMB2.MODE,DP8K)
F PROPERTY(EMB2.WRITEMODE_B,READBEFOREWRITE)
G PROPERTY(EMB2.PDP_RWIDTH_18,NO)

F_MFG_MEM_3_EMB2 NONE 0 196 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_3,1)

F_MFG_MEM_4_EMB2 NONE 0 197 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_4,1)

F_MFG_MEM_5_EMB2 NONE 0 198 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_5,1)

F_SPC_EMB2 NONE 0 199 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.SPC,1)

F_N_EDGE_EMB2 NONE 0 200 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.N_EDGE,1)

FN_ADDRB_0_EMB2 NONE 0 201 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB2.MODE,PDPW8K)
B PROPERTY(EMB2.ADR0,0)
C PROPERTY(EMB2.ADR0,1)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.ADB0,0)
F PROPERTY(EMB2.ADB0,1)

FN_ADDRB_P_0_EMB2 NONE 0 202 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB2.MODE,PDPW8K)
B PROPERTY(EMB2.ADR0,1)
C PROPERTY(EMB2.ADR0,INV)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.ADB0,1)
F PROPERTY(EMB2.ADB0,INV)

FN_ADDRA_P_0_EMB2 NONE 0 203 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB2.MODE,PDPW8K)
B PROPERTY(EMB2.BE0,1)
C PROPERTY(EMB2.BE0,INV)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.ADA0,1)
F PROPERTY(EMB2.ADA0,INV)
G PROPERTY(EMB2.MODE,SP8K)
H PROPERTY(EMB2.AD0,1)
I PROPERTY(EMB2.AD0,INV)

FN_ADDRA_P_1_EMB2 NONE 0 204 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB2.MODE,PDPW8K)
B PROPERTY(EMB2.BE1,1)
C PROPERTY(EMB2.BE1,INV)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.ADA1,1)
F PROPERTY(EMB2.ADA1,INV)
G PROPERTY(EMB2.MODE,SP8K)
H PROPERTY(EMB2.AD1,1)
I PROPERTY(EMB2.AD1,INV)

FN_ADDRA_0_EMB2 NONE 0 205 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB2.MODE,PDPW8K)
B PROPERTY(EMB2.BE0,0)
C PROPERTY(EMB2.BE0,1)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.ADA0,0)
F PROPERTY(EMB2.ADA0,1)
G PROPERTY(EMB2.MODE,SP8K)
H PROPERTY(EMB2.AD0,0)
I PROPERTY(EMB2.AD0,1)

FN_ADDRA_1_EMB2 NONE 0 206 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB2.MODE,PDPW8K)
B PROPERTY(EMB2.BE1,0)
C PROPERTY(EMB2.BE1,1)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.ADA1,0)
F PROPERTY(EMB2.ADA1,1)
G PROPERTY(EMB2.MODE,SP8K)
H PROPERTY(EMB2.AD1,0)
I PROPERTY(EMB2.AD1,1)

NET567_EMB2 NONE 0 207 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_23_EMB2 NONE 0 208 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_22_EMB2 NONE 0 209 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_21_EMB2 NONE 0 210 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_20_EMB2 NONE 0 211 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_19_EMB2 NONE 0 212 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_18_EMB2 NONE 0 213 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_17_EMB2 NONE 0 214 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_16_EMB2 NONE 0 215 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_15_EMB2 NONE 0 216 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_14_EMB2 NONE 0 217 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_13_EMB2 NONE 0 218 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_12_EMB2 NONE 0 219 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_11_EMB2 NONE 0 220 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_10_EMB2 NONE 0 221 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_9_EMB2 NONE 0 222 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_8_EMB2 NONE 0 223 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_7_EMB2 NONE 0 224 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_6_EMB2 NONE 0 225 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_5_EMB2 NONE 0 226 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_4_EMB2 NONE 0 227 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_3_EMB2 NONE 0 228 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_2_EMB2 NONE 0 229 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_1_EMB2 NONE 0 230 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_0_EMB2 NONE 0 231 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_WID_0_EMB2 NONE 0 232 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,0)

F_WID_1_EMB2 NONE 0 233 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,1)

F_WID_2_EMB2 NONE 0 234 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,2)

F_WID_3_EMB2 NONE 0 235 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,3)

F_WID_4_EMB2 NONE 0 236 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,4)

F_WID_5_EMB2 NONE 0 237 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,5)

F_WID_6_EMB2 NONE 0 238 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,6)

F_WID_7_EMB2 NONE 0 239 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,7)

F_WID_8_EMB2 NONE 0 240 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,WID,8)

NET0104_1_EMB2 NONE 0 241 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0104_0_EMB2 NONE 0 242 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PF_13_EMB1 NONE 0 243 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,13)

F_PF_12_EMB1 NONE 0 244 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,12)

F_PF_11_EMB1 NONE 0 245 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,11)

F_PF_10_EMB1 NONE 0 246 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,10)

F_PF_9_EMB1 NONE 0 247 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,9)

F_PF_8_EMB1 NONE 0 248 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,8)

F_PF_7_EMB1 NONE 0 249 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,7)

F_PF_6_EMB1 NONE 0 250 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,6)

F_PF_5_EMB1 NONE 0 251 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,5)

F_PF_4_EMB1 NONE 0 252 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,4)

F_PF_3_EMB1 NONE 0 253 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,3)

F_PF_2_EMB1 NONE 0 254 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,2)

F_PF_1_EMB1 NONE 0 255 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,1)

F_PF_0_EMB1 NONE 0 256 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,F,0)

F_PAE_13_EMB1 NONE 0 257 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,13)

F_PAE_12_EMB1 NONE 0 258 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,12)

F_PAE_11_EMB1 NONE 0 259 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,11)

F_PAE_10_EMB1 NONE 0 260 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,10)

F_PAE_9_EMB1 NONE 0 261 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,9)

F_PAE_8_EMB1 NONE 0 262 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,8)

F_PAE_7_EMB1 NONE 0 263 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,7)

F_PAE_6_EMB1 NONE 0 264 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,6)

F_PAE_5_EMB1 NONE 0 265 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,5)

F_PAE_4_EMB1 NONE 0 266 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,4)

F_PAE_3_EMB1 NONE 0 267 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,3)

F_PAE_2_EMB1 NONE 0 268 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,2)

F_PAE_1_EMB1 NONE 0 269 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,1)

F_PAE_0_EMB1 NONE 0 270 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AE,0)

F_PAF_13_EMB1 NONE 0 271 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,13)

F_PAF_12_EMB1 NONE 0 272 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,12)

F_PAF_11_EMB1 NONE 0 273 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,11)

F_PAF_10_EMB1 NONE 0 274 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,10)

F_PAF_9_EMB1 NONE 0 275 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,9)

F_PAF_8_EMB1 NONE 0 276 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,8)

F_PAF_7_EMB1 NONE 0 277 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,7)

F_PAF_6_EMB1 NONE 0 278 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,6)

F_PAF_5_EMB1 NONE 0 279 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,5)

F_PAF_4_EMB1 NONE 0 280 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,4)

F_PAF_3_EMB1 NONE 0 281 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,3)

F_PAF_2_EMB1 NONE 0 282 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,2)

F_PAF_1_EMB1 NONE 0 283 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,1)

F_PAF_0_EMB1 NONE 0 284 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AF,0)

F_MIN_DELAY_EMB1 NONE 0 285 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_EP1_0_EMB1 NONE 0 286 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,EP1,0)

F_EP1_1_EMB1 NONE 0 287 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,EP1,1)

F_EP1_2_EMB1 NONE 0 288 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,EP1,2)

F_EP1_3_EMB1 NONE 0 289 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,EP1,3)

F_EP1_4_EMB1 NONE 0 290 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,EP1,4)

F_EP1_5_EMB1 NONE 0 291 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,EP1,5)

F_TRIM_FIFO_HPLPN_EMB1 NONE 0 292 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_OREGSELA_EMB1 NONE 0 293 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.REGMODE_A,OUTREG)

F_WTA_EMB1 NONE 0 294 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB1.WRITEMODE_A,WRITETHROUGH)
B PROPERTY(EMB1.MODE,DP8K)
C PROPERTY(EMB1.MODE,SP8K)

F_DOUBLEWIDEA_EMB1 NONE 0 295 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB1.DATA_WIDTH_A,18)
B PROPERTY(EMB1.MODE,PDPW8K)
C PROPERTY(EMB1.MODE,FIFO8K)

NET497_EMB1 NONE 0 296 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_W_CTRL_B_0_EMB1 NONE 0 297 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.DATA_WIDTH_B,1)

F_W_CTRL_B_1_EMB1 NONE 0 298 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.DATA_WIDTH_B,1)
B PROPERTY(EMB1.DATA_WIDTH_B,2)

F_W_CTRL_B_2_EMB1 NONE 0 299 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB1.DATA_WIDTH_B,1)
B PROPERTY(EMB1.DATA_WIDTH_B,2)
C PROPERTY(EMB1.DATA_WIDTH_B,4)

F_PCSB_0_EMB1 NONE 0 300 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB1)
B PROPERTY(EMB1.CSB0,INV)
C PROPERTY(EMB1.CSB0,1)

F_PCSB_1_EMB1 NONE 0 301 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB1)
B PROPERTY(EMB1.CSB1,INV)
C PROPERTY(EMB1.CSB1,1)

F_PCSB_2_EMB1 NONE 0 302 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB1)
B PROPERTY(EMB1.CSB2,INV)
C PROPERTY(EMB1.CSB2,1)

F_PW_RA_EMB1 NONE 0 303 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.WEAMUX,INV)
B PROPERTY(EMB1.WEAMUX,1)

F_MFG_CLKA_0_EMB1 NONE 0 304 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_CLKA_0,1)

F_MFG_CLKA_1_EMB1 NONE 0 305 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_CLKA_1,1)

F_RST_SYNC_DIS_EMB1 NONE 0 306 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.ASYNC_RESET_RELEASE,ASYNC)

F_FDBKEN_N_EMB1 NONE 0 307 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RBWA_EMB1 NONE 0 308 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.WRITEMODE_A,READBEFOREWRITE)

NET329_3_EMB1 NONE 0 309 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_2_EMB1 NONE 0 310 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_1_EMB1 NONE 0 311 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_0_EMB1 NONE 0 312 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_0_EMB1 NONE 0 313 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_0,1)

F_MFG_MEM_1_EMB1 NONE 0 314 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_1,1)

F_MFG_MEM_2_EMB1 NONE 0 315 0 0 0 0 0 17 13 7
A
+
(
B
*
C
*
D
)
+
(
E
*
F
*
G
)

A
B
C
*
D
*
+
E
F
*
G
*
+

A PROPERTY(EMB1.MFG_MEM_2,1)
B PROPERTY(EMB1.MODE,DP8K)
C PROPERTY(EMB1.WRITEMODE_A,READBEFOREWRITE)
D PROPERTY(EMB1.PDP_RWIDTH_18,NO)
E PROPERTY(EMB1.MODE,DP8K)
F PROPERTY(EMB1.WRITEMODE_B,READBEFOREWRITE)
G PROPERTY(EMB1.PDP_RWIDTH_18,NO)

F_MFG_MEM_3_EMB1 NONE 0 316 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_3,1)

F_MFG_MEM_4_EMB1 NONE 0 317 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_4,1)

F_MFG_MEM_5_EMB1 NONE 0 318 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_5,1)

F_SPC_EMB1 NONE 0 319 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.SPC,1)

F_N_EDGE_EMB1 NONE 0 320 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.N_EDGE,1)

FN_ADDRB_0_EMB1 NONE 0 321 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB1.MODE,PDPW8K)
B PROPERTY(EMB1.ADR0,0)
C PROPERTY(EMB1.ADR0,1)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.ADB0,0)
F PROPERTY(EMB1.ADB0,1)

FN_ADDRB_P_0_EMB1 NONE 0 322 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB1.MODE,PDPW8K)
B PROPERTY(EMB1.ADR0,1)
C PROPERTY(EMB1.ADR0,INV)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.ADB0,1)
F PROPERTY(EMB1.ADB0,INV)

FN_ADDRA_P_0_EMB1 NONE 0 323 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB1.MODE,PDPW8K)
B PROPERTY(EMB1.BE0,1)
C PROPERTY(EMB1.BE0,INV)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.ADA0,1)
F PROPERTY(EMB1.ADA0,INV)
G PROPERTY(EMB1.MODE,SP8K)
H PROPERTY(EMB1.AD0,1)
I PROPERTY(EMB1.AD0,INV)

FN_ADDRA_P_1_EMB1 NONE 0 324 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB1.MODE,PDPW8K)
B PROPERTY(EMB1.BE1,1)
C PROPERTY(EMB1.BE1,INV)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.ADA1,1)
F PROPERTY(EMB1.ADA1,INV)
G PROPERTY(EMB1.MODE,SP8K)
H PROPERTY(EMB1.AD1,1)
I PROPERTY(EMB1.AD1,INV)

FN_ADDRA_0_EMB1 NONE 0 325 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB1.MODE,PDPW8K)
B PROPERTY(EMB1.BE0,0)
C PROPERTY(EMB1.BE0,1)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.ADA0,0)
F PROPERTY(EMB1.ADA0,1)
G PROPERTY(EMB1.MODE,SP8K)
H PROPERTY(EMB1.AD0,0)
I PROPERTY(EMB1.AD0,1)

FN_ADDRA_1_EMB1 NONE 0 326 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB1.MODE,PDPW8K)
B PROPERTY(EMB1.BE1,0)
C PROPERTY(EMB1.BE1,1)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.ADA1,0)
F PROPERTY(EMB1.ADA1,1)
G PROPERTY(EMB1.MODE,SP8K)
H PROPERTY(EMB1.AD1,0)
I PROPERTY(EMB1.AD1,1)

NET567_EMB1 NONE 0 327 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_23_EMB1 NONE 0 328 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_22_EMB1 NONE 0 329 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_21_EMB1 NONE 0 330 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_20_EMB1 NONE 0 331 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_19_EMB1 NONE 0 332 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_18_EMB1 NONE 0 333 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_17_EMB1 NONE 0 334 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_16_EMB1 NONE 0 335 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_15_EMB1 NONE 0 336 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_14_EMB1 NONE 0 337 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_13_EMB1 NONE 0 338 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_12_EMB1 NONE 0 339 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_11_EMB1 NONE 0 340 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_10_EMB1 NONE 0 341 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_9_EMB1 NONE 0 342 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_8_EMB1 NONE 0 343 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_7_EMB1 NONE 0 344 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_6_EMB1 NONE 0 345 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_5_EMB1 NONE 0 346 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_4_EMB1 NONE 0 347 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_3_EMB1 NONE 0 348 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_2_EMB1 NONE 0 349 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_1_EMB1 NONE 0 350 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_0_EMB1 NONE 0 351 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_WID_0_EMB1 NONE 0 352 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,0)

F_WID_1_EMB1 NONE 0 353 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,1)

F_WID_2_EMB1 NONE 0 354 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,2)

F_WID_3_EMB1 NONE 0 355 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,3)

F_WID_4_EMB1 NONE 0 356 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,4)

F_WID_5_EMB1 NONE 0 357 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,5)

F_WID_6_EMB1 NONE 0 358 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,6)

F_WID_7_EMB1 NONE 0 359 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,7)

F_WID_8_EMB1 NONE 0 360 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,WID,8)

NET0104_1_EMB1 NONE 0 361 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0104_0_EMB1 NONE 0 362 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PF_13_EMB0 NONE 0 363 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,13)

F_PF_12_EMB0 NONE 0 364 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,12)

F_PF_11_EMB0 NONE 0 365 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,11)

F_PF_10_EMB0 NONE 0 366 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,10)

F_PF_9_EMB0 NONE 0 367 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,9)

F_PF_8_EMB0 NONE 0 368 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,8)

F_PF_7_EMB0 NONE 0 369 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,7)

F_PF_6_EMB0 NONE 0 370 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,6)

F_PF_5_EMB0 NONE 0 371 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,5)

F_PF_4_EMB0 NONE 0 372 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,4)

F_PF_3_EMB0 NONE 0 373 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,3)

F_PF_2_EMB0 NONE 0 374 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,2)

F_PF_1_EMB0 NONE 0 375 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,1)

F_PF_0_EMB0 NONE 0 376 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,F,0)

F_PAE_13_EMB0 NONE 0 377 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,13)

F_PAE_12_EMB0 NONE 0 378 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,12)

F_PAE_11_EMB0 NONE 0 379 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,11)

F_PAE_10_EMB0 NONE 0 380 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,10)

F_PAE_9_EMB0 NONE 0 381 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,9)

F_PAE_8_EMB0 NONE 0 382 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,8)

F_PAE_7_EMB0 NONE 0 383 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,7)

F_PAE_6_EMB0 NONE 0 384 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,6)

F_PAE_5_EMB0 NONE 0 385 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,5)

F_PAE_4_EMB0 NONE 0 386 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,4)

F_PAE_3_EMB0 NONE 0 387 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,3)

F_PAE_2_EMB0 NONE 0 388 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,2)

F_PAE_1_EMB0 NONE 0 389 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,1)

F_PAE_0_EMB0 NONE 0 390 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AE,0)

F_PAF_13_EMB0 NONE 0 391 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,13)

F_PAF_12_EMB0 NONE 0 392 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,12)

F_PAF_11_EMB0 NONE 0 393 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,11)

F_PAF_10_EMB0 NONE 0 394 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,10)

F_PAF_9_EMB0 NONE 0 395 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,9)

F_PAF_8_EMB0 NONE 0 396 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,8)

F_PAF_7_EMB0 NONE 0 397 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,7)

F_PAF_6_EMB0 NONE 0 398 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,6)

F_PAF_5_EMB0 NONE 0 399 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,5)

F_PAF_4_EMB0 NONE 0 400 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,4)

F_PAF_3_EMB0 NONE 0 401 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,3)

F_PAF_2_EMB0 NONE 0 402 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,2)

F_PAF_1_EMB0 NONE 0 403 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,1)

F_PAF_0_EMB0 NONE 0 404 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AF,0)

F_MIN_DELAY_EMB0 NONE 0 405 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_EP1_0_EMB0 NONE 0 406 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,EP1,0)

F_EP1_1_EMB0 NONE 0 407 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,EP1,1)

F_EP1_2_EMB0 NONE 0 408 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,EP1,2)

F_EP1_3_EMB0 NONE 0 409 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,EP1,3)

F_EP1_4_EMB0 NONE 0 410 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,EP1,4)

F_EP1_5_EMB0 NONE 0 411 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,EP1,5)

F_TRIM_FIFO_HPLPN_EMB0 NONE 0 412 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_OREGSELA_EMB0 NONE 0 413 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.REGMODE_A,OUTREG)

F_WTA_EMB0 NONE 0 414 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB0.WRITEMODE_A,WRITETHROUGH)
B PROPERTY(EMB0.MODE,DP8K)
C PROPERTY(EMB0.MODE,SP8K)

F_DOUBLEWIDEA_EMB0 NONE 0 415 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB0.DATA_WIDTH_A,18)
B PROPERTY(EMB0.MODE,PDPW8K)
C PROPERTY(EMB0.MODE,FIFO8K)

NET497_EMB0 NONE 0 416 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_W_CTRL_B_0_EMB0 NONE 0 417 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.DATA_WIDTH_B,1)

F_W_CTRL_B_1_EMB0 NONE 0 418 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.DATA_WIDTH_B,1)
B PROPERTY(EMB0.DATA_WIDTH_B,2)

F_W_CTRL_B_2_EMB0 NONE 0 419 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB0.DATA_WIDTH_B,1)
B PROPERTY(EMB0.DATA_WIDTH_B,2)
C PROPERTY(EMB0.DATA_WIDTH_B,4)

F_PCSB_0_EMB0 NONE 0 420 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB0)
B PROPERTY(EMB0.CSB0,INV)
C PROPERTY(EMB0.CSB0,1)

F_PCSB_1_EMB0 NONE 0 421 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB0)
B PROPERTY(EMB0.CSB1,INV)
C PROPERTY(EMB0.CSB1,1)

F_PCSB_2_EMB0 NONE 0 422 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB0)
B PROPERTY(EMB0.CSB2,INV)
C PROPERTY(EMB0.CSB2,1)

F_PW_RA_EMB0 NONE 0 423 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.WEAMUX,INV)
B PROPERTY(EMB0.WEAMUX,1)

F_MFG_CLKA_0_EMB0 NONE 0 424 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_CLKA_0,1)

F_MFG_CLKA_1_EMB0 NONE 0 425 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_CLKA_1,1)

F_RST_SYNC_DIS_EMB0 NONE 0 426 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.ASYNC_RESET_RELEASE,ASYNC)

F_FDBKEN_N_EMB0 NONE 0 427 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RBWA_EMB0 NONE 0 428 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.WRITEMODE_A,READBEFOREWRITE)

NET329_3_EMB0 NONE 0 429 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_2_EMB0 NONE 0 430 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_1_EMB0 NONE 0 431 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET329_0_EMB0 NONE 0 432 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_0_EMB0 NONE 0 433 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_0,1)

F_MFG_MEM_1_EMB0 NONE 0 434 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_1,1)

F_MFG_MEM_2_EMB0 NONE 0 435 0 0 0 0 0 17 13 7
A
+
(
B
*
C
*
D
)
+
(
E
*
F
*
G
)

A
B
C
*
D
*
+
E
F
*
G
*
+

A PROPERTY(EMB0.MFG_MEM_2,1)
B PROPERTY(EMB0.MODE,DP8K)
C PROPERTY(EMB0.WRITEMODE_A,READBEFOREWRITE)
D PROPERTY(EMB0.PDP_RWIDTH_18,NO)
E PROPERTY(EMB0.MODE,DP8K)
F PROPERTY(EMB0.WRITEMODE_B,READBEFOREWRITE)
G PROPERTY(EMB0.PDP_RWIDTH_18,NO)

F_MFG_MEM_3_EMB0 NONE 0 436 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_3,1)

F_MFG_MEM_4_EMB0 NONE 0 437 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_4,1)

F_MFG_MEM_5_EMB0 NONE 0 438 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_5,1)

F_SPC_EMB0 NONE 0 439 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.SPC,1)

F_N_EDGE_EMB0 NONE 0 440 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.N_EDGE,1)

FN_ADDRB_0_EMB0 NONE 0 441 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB0.MODE,PDPW8K)
B PROPERTY(EMB0.ADR0,0)
C PROPERTY(EMB0.ADR0,1)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.ADB0,0)
F PROPERTY(EMB0.ADB0,1)

FN_ADDRB_P_0_EMB0 NONE 0 442 0 0 0 0 0 15 11 6
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)

A
B
C
+
*
D
E
F
+
*
+

A PROPERTY(EMB0.MODE,PDPW8K)
B PROPERTY(EMB0.ADR0,1)
C PROPERTY(EMB0.ADR0,INV)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.ADB0,1)
F PROPERTY(EMB0.ADB0,INV)

FN_ADDRA_P_0_EMB0 NONE 0 443 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB0.MODE,PDPW8K)
B PROPERTY(EMB0.BE0,1)
C PROPERTY(EMB0.BE0,INV)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.ADA0,1)
F PROPERTY(EMB0.ADA0,INV)
G PROPERTY(EMB0.MODE,SP8K)
H PROPERTY(EMB0.AD0,1)
I PROPERTY(EMB0.AD0,INV)

FN_ADDRA_P_1_EMB0 NONE 0 444 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB0.MODE,PDPW8K)
B PROPERTY(EMB0.BE1,1)
C PROPERTY(EMB0.BE1,INV)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.ADA1,1)
F PROPERTY(EMB0.ADA1,INV)
G PROPERTY(EMB0.MODE,SP8K)
H PROPERTY(EMB0.AD1,1)
I PROPERTY(EMB0.AD1,INV)

FN_ADDRA_0_EMB0 NONE 0 445 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB0.MODE,PDPW8K)
B PROPERTY(EMB0.BE0,0)
C PROPERTY(EMB0.BE0,1)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.ADA0,0)
F PROPERTY(EMB0.ADA0,1)
G PROPERTY(EMB0.MODE,SP8K)
H PROPERTY(EMB0.AD0,0)
I PROPERTY(EMB0.AD0,1)

FN_ADDRA_1_EMB0 NONE 0 446 0 0 0 0 0 23 17 9
A
*
(
B
+
C
)
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
)

A
B
C
+
*
D
E
F
+
*
+
G
H
I
+
*
+

A PROPERTY(EMB0.MODE,PDPW8K)
B PROPERTY(EMB0.BE1,0)
C PROPERTY(EMB0.BE1,1)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.ADA1,0)
F PROPERTY(EMB0.ADA1,1)
G PROPERTY(EMB0.MODE,SP8K)
H PROPERTY(EMB0.AD1,0)
I PROPERTY(EMB0.AD1,1)

NET567_EMB0 NONE 0 447 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_23_EMB0 NONE 0 448 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_22_EMB0 NONE 0 449 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_21_EMB0 NONE 0 450 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_20_EMB0 NONE 0 451 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_19_EMB0 NONE 0 452 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_18_EMB0 NONE 0 453 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_17_EMB0 NONE 0 454 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_16_EMB0 NONE 0 455 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_15_EMB0 NONE 0 456 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_14_EMB0 NONE 0 457 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_13_EMB0 NONE 0 458 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_12_EMB0 NONE 0 459 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_11_EMB0 NONE 0 460 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_10_EMB0 NONE 0 461 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_9_EMB0 NONE 0 462 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_8_EMB0 NONE 0 463 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_7_EMB0 NONE 0 464 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_6_EMB0 NONE 0 465 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_5_EMB0 NONE 0 466 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_4_EMB0 NONE 0 467 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_3_EMB0 NONE 0 468 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_2_EMB0 NONE 0 469 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_1_EMB0 NONE 0 470 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET343_0_EMB0 NONE 0 471 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_WID_0_EMB0 NONE 0 472 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,0)

F_WID_1_EMB0 NONE 0 473 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,1)

F_WID_2_EMB0 NONE 0 474 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,2)

F_WID_3_EMB0 NONE 0 475 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,3)

F_WID_4_EMB0 NONE 0 476 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,4)

F_WID_5_EMB0 NONE 0 477 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,5)

F_WID_6_EMB0 NONE 0 478 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,6)

F_WID_7_EMB0 NONE 0 479 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,7)

F_WID_8_EMB0 NONE 0 480 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,WID,8)

NET0104_1_EMB0 NONE 0 481 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0104_0_EMB0 NONE 0 482 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET195_2_NET195_2 NONE 0 483 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET195_1_NET195_1 NONE 0 484 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET195_0_NET195_0 NONE 0 485 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET181_2_NET181_2 NONE 1 0 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET181_1_NET181_1 NONE 1 1 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET181_0_NET181_0 NONE 1 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PFM1_13_EMB3 NONE 1 3 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,13)

F_PFM1_12_EMB3 NONE 1 4 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,12)

F_PFM1_11_EMB3 NONE 1 5 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,11)

F_PFM1_10_EMB3 NONE 1 6 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,10)

F_PFM1_9_EMB3 NONE 1 7 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,9)

F_PFM1_8_EMB3 NONE 1 8 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,8)

F_PFM1_7_EMB3 NONE 1 9 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,7)

F_PFM1_6_EMB3 NONE 1 10 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,6)

F_PFM1_5_EMB3 NONE 1 11 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,5)

F_PFM1_4_EMB3 NONE 1 12 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,4)

F_PFM1_3_EMB3 NONE 1 13 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,3)

F_PFM1_2_EMB3 NONE 1 14 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,2)

F_PFM1_1_EMB3 NONE 1 15 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,1)

F_PFM1_0_EMB3 NONE 1 16 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,FM1,0)

F_PAEP1_13_EMB3 NONE 1 17 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,13)

F_PAEP1_12_EMB3 NONE 1 18 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,12)

F_PAEP1_11_EMB3 NONE 1 19 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,11)

F_PAEP1_10_EMB3 NONE 1 20 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,10)

F_PAEP1_9_EMB3 NONE 1 21 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,9)

F_PAEP1_8_EMB3 NONE 1 22 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,8)

F_PAEP1_7_EMB3 NONE 1 23 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,7)

F_PAEP1_6_EMB3 NONE 1 24 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,6)

F_PAEP1_5_EMB3 NONE 1 25 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,5)

F_PAEP1_4_EMB3 NONE 1 26 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,4)

F_PAEP1_3_EMB3 NONE 1 27 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,3)

F_PAEP1_2_EMB3 NONE 1 28 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,2)

F_PAEP1_1_EMB3 NONE 1 29 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,1)

F_PAEP1_0_EMB3 NONE 1 30 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AEP1,0)

F_PAFM1_13_EMB3 NONE 1 31 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,13)

F_PAFM1_12_EMB3 NONE 1 32 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,12)

F_PAFM1_11_EMB3 NONE 1 33 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,11)

F_PAFM1_10_EMB3 NONE 1 34 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,10)

F_PAFM1_9_EMB3 NONE 1 35 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,9)

F_PAFM1_8_EMB3 NONE 1 36 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,8)

F_PAFM1_7_EMB3 NONE 1 37 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,7)

F_PAFM1_6_EMB3 NONE 1 38 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,6)

F_PAFM1_5_EMB3 NONE 1 39 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,5)

F_PAFM1_4_EMB3 NONE 1 40 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,4)

F_PAFM1_3_EMB3 NONE 1 41 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,3)

F_PAFM1_2_EMB3 NONE 1 42 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,2)

F_PAFM1_1_EMB3 NONE 1 43 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,1)

F_PAFM1_0_EMB3 NONE 1 44 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,AFM1,0)

F_MAX_DELAY_EMB3 NONE 1 45 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_1SHOT_EMB3 NONE 1 46 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB3)
B PROPERTY(EMB3.MODE,FIFO8K)

F_E_0_EMB3 NONE 1 47 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,E,0)

F_E_1_EMB3 NONE 1 48 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,E,1)

F_E_2_EMB3 NONE 1 49 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,E,2)

F_E_3_EMB3 NONE 1 50 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,E,3)

F_E_4_EMB3 NONE 1 51 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,E,4)

F_FIFO_EN_EMB3 NONE 1 52 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB3)
B PROPERTY(EMB3.MODE,FIFO8K)

F_OREGSELB_EMB3 NONE 1 53 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.REGMODE_B,OUTREG)

F_WTB_EMB3 NONE 1 54 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A PROPERTY(EMB3.WRITEMODE_B,WRITETHROUGH)
B PROPERTY(EMB3.MODE,DP8K)

F_DOUBLEWIDEB_EMB3 NONE 1 55 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB3.DATA_WIDTH_B,18)
B PROPERTY(EMB3.MODE,PDPW8K)
C PROPERTY(EMB3.MODE,FIFO8K)

F_SYNC_EMB3 NONE 1 56 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.RESETMODE,SYNC)

F_W_CTRL_A_0_EMB3 NONE 1 57 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.DATA_WIDTH_A,1)

F_W_CTRL_A_1_EMB3 NONE 1 58 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.DATA_WIDTH_A,1)
B PROPERTY(EMB3.DATA_WIDTH_A,2)

F_W_CTRL_A_2_EMB3 NONE 1 59 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB3.DATA_WIDTH_A,1)
B PROPERTY(EMB3.DATA_WIDTH_A,2)
C PROPERTY(EMB3.DATA_WIDTH_A,4)

F_PCSA_0_EMB3 NONE 1 60 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB3)
B PROPERTY(EMB3.CSA0,INV)
C PROPERTY(EMB3.CSA0,1)

F_PCSA_1_EMB3 NONE 1 61 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB3)
B PROPERTY(EMB3.CSA1,INV)
C PROPERTY(EMB3.CSA1,1)

F_PCSA_2_EMB3 NONE 1 62 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB3)
B PROPERTY(EMB3.CSA2,INV)
C PROPERTY(EMB3.CSA2,1)

F_PW_RB_EMB3 NONE 1 63 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB3.WEBMUX,INV)
B PROPERTY(EMB3.WEBMUX,1)

F_MFG_CLKB_0_EMB3 NONE 1 64 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_CLKB_0,1)

F_MFG_CLKB_1_EMB3 NONE 1 65 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_CLKB_1,1)

F_GRDIS_EMB3 NONE 1 66 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.GSR,DISABLE)

F_EBR_ENABLE_EMB3 NONE 1 67 0 0 0 0 0 1 1 1
A

A

A COMP(EMB3)

F_RBWB_EMB3 NONE 1 68 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.WRITEMODE_B,READBEFOREWRITE)

NET322_3_EMB3 NONE 1 69 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_2_EMB3 NONE 1 70 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_1_EMB3 NONE 1 71 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_0_EMB3 NONE 1 72 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_6_EMB3 NONE 1 73 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_6,1)

F_MFG_MEM_7_EMB3 NONE 1 74 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_7,1)

F_MFG_MEM_8_EMB3 NONE 1 75 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_8,1)

F_MFG_MEM_9_EMB3 NONE 1 76 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_9,1)

F_MFG_MEM9_EN_EMB3 NONE 1 77 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM9_EN,1)

F_MFG_MEM_10_EMB3 NONE 1 78 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_MEM_10,1)

F_MFG_SPC_0_EMB3 NONE 1 79 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_SPC_0,1)

F_MFG_SPC_1_EMB3 NONE 1 80 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_SPC_1,1)

F_MFG_SPC_2_EMB3 NONE 1 81 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_SPC_2,1)

F_MFG_SPC_3_EMB3 NONE 1 82 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_SPC_3,1)

F_MFG_SPC_4_EMB3 NONE 1 83 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.MFG_SPC_4,1)

F_REN_EMB3 NONE 1 84 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB3)
B PROPERTY(EMB3.DEBUGGABLE,YES)
C PROPERTY(EMB3.MODE,DP8K)
D PROPERTY(EMB3.MODE,PDPW8K)
E PROPERTY(EMB3.MODE,FIFO8K)

F_ESCLKINV_EMB3 NONE 1 85 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB3.ESCLK,INV)

F_WEN_0_EMB3 NONE 1 86 0 0 0 0 0 13 11 6
A
*
(
B
+
C
+
D
+
E
+
F
)

A
B
C
+
D
+
E
+
F
+
*

A COMP(EMB3)
B PROPERTY(EMB3.READBACK,OFF)
C PROPERTY(EMB3.DEBUGGABLE,NO)
D PROPERTY(EMB3.MODE,DP8K)
E PROPERTY(EMB3.MODE,PDPW8K)
F PROPERTY(EMB3.MODE,FIFO8K)

F_WEN_1_EMB3 NONE 1 87 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB3)
B PROPERTY(EMB3.DEBUGGABLE,YES)
C PROPERTY(EMB3.MODE,DP8K)
D PROPERTY(EMB3.MODE,PDPW8K)
E PROPERTY(EMB3.MODE,FIFO8K)

NET336_23_EMB3 NONE 1 88 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_22_EMB3 NONE 1 89 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_21_EMB3 NONE 1 90 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_20_EMB3 NONE 1 91 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_19_EMB3 NONE 1 92 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_18_EMB3 NONE 1 93 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_17_EMB3 NONE 1 94 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_16_EMB3 NONE 1 95 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_15_EMB3 NONE 1 96 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_14_EMB3 NONE 1 97 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_13_EMB3 NONE 1 98 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_12_EMB3 NONE 1 99 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_11_EMB3 NONE 1 100 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_10_EMB3 NONE 1 101 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_9_EMB3 NONE 1 102 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_8_EMB3 NONE 1 103 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_7_EMB3 NONE 1 104 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_6_EMB3 NONE 1 105 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_5_EMB3 NONE 1 106 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_4_EMB3 NONE 1 107 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_3_EMB3 NONE 1 108 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_2_EMB3 NONE 1 109 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_1_EMB3 NONE 1 110 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_0_EMB3 NONE 1 111 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RID_0_EMB3 NONE 1 112 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,0)

F_RID_1_EMB3 NONE 1 113 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,1)

F_RID_2_EMB3 NONE 1 114 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,2)

F_RID_3_EMB3 NONE 1 115 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,3)

F_RID_4_EMB3 NONE 1 116 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,4)

F_RID_5_EMB3 NONE 1 117 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,5)

F_RID_6_EMB3 NONE 1 118 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,6)

F_RID_7_EMB3 NONE 1 119 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,7)

F_RID_8_EMB3 NONE 1 120 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB3,RID,8)

NET0111_1_EMB3 NONE 1 121 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0111_0_EMB3 NONE 1 122 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PFM1_13_EMB2 NONE 1 123 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,13)

F_PFM1_12_EMB2 NONE 1 124 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,12)

F_PFM1_11_EMB2 NONE 1 125 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,11)

F_PFM1_10_EMB2 NONE 1 126 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,10)

F_PFM1_9_EMB2 NONE 1 127 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,9)

F_PFM1_8_EMB2 NONE 1 128 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,8)

F_PFM1_7_EMB2 NONE 1 129 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,7)

F_PFM1_6_EMB2 NONE 1 130 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,6)

F_PFM1_5_EMB2 NONE 1 131 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,5)

F_PFM1_4_EMB2 NONE 1 132 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,4)

F_PFM1_3_EMB2 NONE 1 133 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,3)

F_PFM1_2_EMB2 NONE 1 134 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,2)

F_PFM1_1_EMB2 NONE 1 135 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,1)

F_PFM1_0_EMB2 NONE 1 136 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,FM1,0)

F_PAEP1_13_EMB2 NONE 1 137 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,13)

F_PAEP1_12_EMB2 NONE 1 138 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,12)

F_PAEP1_11_EMB2 NONE 1 139 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,11)

F_PAEP1_10_EMB2 NONE 1 140 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,10)

F_PAEP1_9_EMB2 NONE 1 141 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,9)

F_PAEP1_8_EMB2 NONE 1 142 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,8)

F_PAEP1_7_EMB2 NONE 1 143 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,7)

F_PAEP1_6_EMB2 NONE 1 144 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,6)

F_PAEP1_5_EMB2 NONE 1 145 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,5)

F_PAEP1_4_EMB2 NONE 1 146 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,4)

F_PAEP1_3_EMB2 NONE 1 147 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,3)

F_PAEP1_2_EMB2 NONE 1 148 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,2)

F_PAEP1_1_EMB2 NONE 1 149 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,1)

F_PAEP1_0_EMB2 NONE 1 150 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AEP1,0)

F_PAFM1_13_EMB2 NONE 1 151 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,13)

F_PAFM1_12_EMB2 NONE 1 152 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,12)

F_PAFM1_11_EMB2 NONE 1 153 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,11)

F_PAFM1_10_EMB2 NONE 1 154 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,10)

F_PAFM1_9_EMB2 NONE 1 155 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,9)

F_PAFM1_8_EMB2 NONE 1 156 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,8)

F_PAFM1_7_EMB2 NONE 1 157 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,7)

F_PAFM1_6_EMB2 NONE 1 158 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,6)

F_PAFM1_5_EMB2 NONE 1 159 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,5)

F_PAFM1_4_EMB2 NONE 1 160 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,4)

F_PAFM1_3_EMB2 NONE 1 161 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,3)

F_PAFM1_2_EMB2 NONE 1 162 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,2)

F_PAFM1_1_EMB2 NONE 1 163 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,1)

F_PAFM1_0_EMB2 NONE 1 164 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,AFM1,0)

F_MAX_DELAY_EMB2 NONE 1 165 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_1SHOT_EMB2 NONE 1 166 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB2)
B PROPERTY(EMB2.MODE,FIFO8K)

F_E_0_EMB2 NONE 1 167 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,E,0)

F_E_1_EMB2 NONE 1 168 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,E,1)

F_E_2_EMB2 NONE 1 169 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,E,2)

F_E_3_EMB2 NONE 1 170 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,E,3)

F_E_4_EMB2 NONE 1 171 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,E,4)

F_FIFO_EN_EMB2 NONE 1 172 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB2)
B PROPERTY(EMB2.MODE,FIFO8K)

F_OREGSELB_EMB2 NONE 1 173 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.REGMODE_B,OUTREG)

F_WTB_EMB2 NONE 1 174 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A PROPERTY(EMB2.WRITEMODE_B,WRITETHROUGH)
B PROPERTY(EMB2.MODE,DP8K)

F_DOUBLEWIDEB_EMB2 NONE 1 175 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB2.DATA_WIDTH_B,18)
B PROPERTY(EMB2.MODE,PDPW8K)
C PROPERTY(EMB2.MODE,FIFO8K)

F_SYNC_EMB2 NONE 1 176 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.RESETMODE,SYNC)

F_W_CTRL_A_0_EMB2 NONE 1 177 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.DATA_WIDTH_A,1)

F_W_CTRL_A_1_EMB2 NONE 1 178 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.DATA_WIDTH_A,1)
B PROPERTY(EMB2.DATA_WIDTH_A,2)

F_W_CTRL_A_2_EMB2 NONE 1 179 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB2.DATA_WIDTH_A,1)
B PROPERTY(EMB2.DATA_WIDTH_A,2)
C PROPERTY(EMB2.DATA_WIDTH_A,4)

F_PCSA_0_EMB2 NONE 1 180 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB2)
B PROPERTY(EMB2.CSA0,INV)
C PROPERTY(EMB2.CSA0,1)

F_PCSA_1_EMB2 NONE 1 181 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB2)
B PROPERTY(EMB2.CSA1,INV)
C PROPERTY(EMB2.CSA1,1)

F_PCSA_2_EMB2 NONE 1 182 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB2)
B PROPERTY(EMB2.CSA2,INV)
C PROPERTY(EMB2.CSA2,1)

F_PW_RB_EMB2 NONE 1 183 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB2.WEBMUX,INV)
B PROPERTY(EMB2.WEBMUX,1)

F_MFG_CLKB_0_EMB2 NONE 1 184 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_CLKB_0,1)

F_MFG_CLKB_1_EMB2 NONE 1 185 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_CLKB_1,1)

F_GRDIS_EMB2 NONE 1 186 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.GSR,DISABLE)

F_EBR_ENABLE_EMB2 NONE 1 187 0 0 0 0 0 1 1 1
A

A

A COMP(EMB2)

F_RBWB_EMB2 NONE 1 188 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.WRITEMODE_B,READBEFOREWRITE)

NET322_3_EMB2 NONE 1 189 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_2_EMB2 NONE 1 190 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_1_EMB2 NONE 1 191 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_0_EMB2 NONE 1 192 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_6_EMB2 NONE 1 193 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_6,1)

F_MFG_MEM_7_EMB2 NONE 1 194 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_7,1)

F_MFG_MEM_8_EMB2 NONE 1 195 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_8,1)

F_MFG_MEM_9_EMB2 NONE 1 196 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_9,1)

F_MFG_MEM9_EN_EMB2 NONE 1 197 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM9_EN,1)

F_MFG_MEM_10_EMB2 NONE 1 198 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_MEM_10,1)

F_MFG_SPC_0_EMB2 NONE 1 199 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_SPC_0,1)

F_MFG_SPC_1_EMB2 NONE 1 200 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_SPC_1,1)

F_MFG_SPC_2_EMB2 NONE 1 201 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_SPC_2,1)

F_MFG_SPC_3_EMB2 NONE 1 202 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_SPC_3,1)

F_MFG_SPC_4_EMB2 NONE 1 203 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.MFG_SPC_4,1)

F_REN_EMB2 NONE 1 204 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB2)
B PROPERTY(EMB2.DEBUGGABLE,YES)
C PROPERTY(EMB2.MODE,DP8K)
D PROPERTY(EMB2.MODE,PDPW8K)
E PROPERTY(EMB2.MODE,FIFO8K)

F_ESCLKINV_EMB2 NONE 1 205 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB2.ESCLK,INV)

F_WEN_0_EMB2 NONE 1 206 0 0 0 0 0 13 11 6
A
*
(
B
+
C
+
D
+
E
+
F
)

A
B
C
+
D
+
E
+
F
+
*

A COMP(EMB2)
B PROPERTY(EMB2.READBACK,OFF)
C PROPERTY(EMB2.DEBUGGABLE,NO)
D PROPERTY(EMB2.MODE,DP8K)
E PROPERTY(EMB2.MODE,PDPW8K)
F PROPERTY(EMB2.MODE,FIFO8K)

F_WEN_1_EMB2 NONE 1 207 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB2)
B PROPERTY(EMB2.DEBUGGABLE,YES)
C PROPERTY(EMB2.MODE,DP8K)
D PROPERTY(EMB2.MODE,PDPW8K)
E PROPERTY(EMB2.MODE,FIFO8K)

NET336_23_EMB2 NONE 1 208 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_22_EMB2 NONE 1 209 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_21_EMB2 NONE 1 210 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_20_EMB2 NONE 1 211 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_19_EMB2 NONE 1 212 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_18_EMB2 NONE 1 213 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_17_EMB2 NONE 1 214 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_16_EMB2 NONE 1 215 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_15_EMB2 NONE 1 216 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_14_EMB2 NONE 1 217 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_13_EMB2 NONE 1 218 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_12_EMB2 NONE 1 219 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_11_EMB2 NONE 1 220 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_10_EMB2 NONE 1 221 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_9_EMB2 NONE 1 222 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_8_EMB2 NONE 1 223 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_7_EMB2 NONE 1 224 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_6_EMB2 NONE 1 225 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_5_EMB2 NONE 1 226 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_4_EMB2 NONE 1 227 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_3_EMB2 NONE 1 228 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_2_EMB2 NONE 1 229 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_1_EMB2 NONE 1 230 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_0_EMB2 NONE 1 231 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RID_0_EMB2 NONE 1 232 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,0)

F_RID_1_EMB2 NONE 1 233 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,1)

F_RID_2_EMB2 NONE 1 234 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,2)

F_RID_3_EMB2 NONE 1 235 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,3)

F_RID_4_EMB2 NONE 1 236 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,4)

F_RID_5_EMB2 NONE 1 237 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,5)

F_RID_6_EMB2 NONE 1 238 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,6)

F_RID_7_EMB2 NONE 1 239 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,7)

F_RID_8_EMB2 NONE 1 240 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB2,RID,8)

NET0111_1_EMB2 NONE 1 241 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0111_0_EMB2 NONE 1 242 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PFM1_13_EMB1 NONE 1 243 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,13)

F_PFM1_12_EMB1 NONE 1 244 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,12)

F_PFM1_11_EMB1 NONE 1 245 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,11)

F_PFM1_10_EMB1 NONE 1 246 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,10)

F_PFM1_9_EMB1 NONE 1 247 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,9)

F_PFM1_8_EMB1 NONE 1 248 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,8)

F_PFM1_7_EMB1 NONE 1 249 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,7)

F_PFM1_6_EMB1 NONE 1 250 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,6)

F_PFM1_5_EMB1 NONE 1 251 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,5)

F_PFM1_4_EMB1 NONE 1 252 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,4)

F_PFM1_3_EMB1 NONE 1 253 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,3)

F_PFM1_2_EMB1 NONE 1 254 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,2)

F_PFM1_1_EMB1 NONE 1 255 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,1)

F_PFM1_0_EMB1 NONE 1 256 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,FM1,0)

F_PAEP1_13_EMB1 NONE 1 257 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,13)

F_PAEP1_12_EMB1 NONE 1 258 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,12)

F_PAEP1_11_EMB1 NONE 1 259 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,11)

F_PAEP1_10_EMB1 NONE 1 260 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,10)

F_PAEP1_9_EMB1 NONE 1 261 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,9)

F_PAEP1_8_EMB1 NONE 1 262 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,8)

F_PAEP1_7_EMB1 NONE 1 263 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,7)

F_PAEP1_6_EMB1 NONE 1 264 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,6)

F_PAEP1_5_EMB1 NONE 1 265 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,5)

F_PAEP1_4_EMB1 NONE 1 266 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,4)

F_PAEP1_3_EMB1 NONE 1 267 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,3)

F_PAEP1_2_EMB1 NONE 1 268 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,2)

F_PAEP1_1_EMB1 NONE 1 269 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,1)

F_PAEP1_0_EMB1 NONE 1 270 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AEP1,0)

F_PAFM1_13_EMB1 NONE 1 271 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,13)

F_PAFM1_12_EMB1 NONE 1 272 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,12)

F_PAFM1_11_EMB1 NONE 1 273 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,11)

F_PAFM1_10_EMB1 NONE 1 274 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,10)

F_PAFM1_9_EMB1 NONE 1 275 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,9)

F_PAFM1_8_EMB1 NONE 1 276 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,8)

F_PAFM1_7_EMB1 NONE 1 277 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,7)

F_PAFM1_6_EMB1 NONE 1 278 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,6)

F_PAFM1_5_EMB1 NONE 1 279 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,5)

F_PAFM1_4_EMB1 NONE 1 280 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,4)

F_PAFM1_3_EMB1 NONE 1 281 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,3)

F_PAFM1_2_EMB1 NONE 1 282 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,2)

F_PAFM1_1_EMB1 NONE 1 283 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,1)

F_PAFM1_0_EMB1 NONE 1 284 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,AFM1,0)

F_MAX_DELAY_EMB1 NONE 1 285 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_1SHOT_EMB1 NONE 1 286 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB1)
B PROPERTY(EMB1.MODE,FIFO8K)

F_E_0_EMB1 NONE 1 287 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,E,0)

F_E_1_EMB1 NONE 1 288 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,E,1)

F_E_2_EMB1 NONE 1 289 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,E,2)

F_E_3_EMB1 NONE 1 290 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,E,3)

F_E_4_EMB1 NONE 1 291 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,E,4)

F_FIFO_EN_EMB1 NONE 1 292 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB1)
B PROPERTY(EMB1.MODE,FIFO8K)

F_OREGSELB_EMB1 NONE 1 293 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.REGMODE_B,OUTREG)

F_WTB_EMB1 NONE 1 294 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A PROPERTY(EMB1.WRITEMODE_B,WRITETHROUGH)
B PROPERTY(EMB1.MODE,DP8K)

F_DOUBLEWIDEB_EMB1 NONE 1 295 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB1.DATA_WIDTH_B,18)
B PROPERTY(EMB1.MODE,PDPW8K)
C PROPERTY(EMB1.MODE,FIFO8K)

F_SYNC_EMB1 NONE 1 296 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.RESETMODE,SYNC)

F_W_CTRL_A_0_EMB1 NONE 1 297 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.DATA_WIDTH_A,1)

F_W_CTRL_A_1_EMB1 NONE 1 298 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.DATA_WIDTH_A,1)
B PROPERTY(EMB1.DATA_WIDTH_A,2)

F_W_CTRL_A_2_EMB1 NONE 1 299 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB1.DATA_WIDTH_A,1)
B PROPERTY(EMB1.DATA_WIDTH_A,2)
C PROPERTY(EMB1.DATA_WIDTH_A,4)

F_PCSA_0_EMB1 NONE 1 300 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB1)
B PROPERTY(EMB1.CSA0,INV)
C PROPERTY(EMB1.CSA0,1)

F_PCSA_1_EMB1 NONE 1 301 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB1)
B PROPERTY(EMB1.CSA1,INV)
C PROPERTY(EMB1.CSA1,1)

F_PCSA_2_EMB1 NONE 1 302 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB1)
B PROPERTY(EMB1.CSA2,INV)
C PROPERTY(EMB1.CSA2,1)

F_PW_RB_EMB1 NONE 1 303 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB1.WEBMUX,INV)
B PROPERTY(EMB1.WEBMUX,1)

F_MFG_CLKB_0_EMB1 NONE 1 304 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_CLKB_0,1)

F_MFG_CLKB_1_EMB1 NONE 1 305 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_CLKB_1,1)

F_GRDIS_EMB1 NONE 1 306 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.GSR,DISABLE)

F_EBR_ENABLE_EMB1 NONE 1 307 0 0 0 0 0 1 1 1
A

A

A COMP(EMB1)

F_RBWB_EMB1 NONE 1 308 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.WRITEMODE_B,READBEFOREWRITE)

NET322_3_EMB1 NONE 1 309 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_2_EMB1 NONE 1 310 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_1_EMB1 NONE 1 311 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_0_EMB1 NONE 1 312 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_6_EMB1 NONE 1 313 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_6,1)

F_MFG_MEM_7_EMB1 NONE 1 314 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_7,1)

F_MFG_MEM_8_EMB1 NONE 1 315 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_8,1)

F_MFG_MEM_9_EMB1 NONE 1 316 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_9,1)

F_MFG_MEM9_EN_EMB1 NONE 1 317 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM9_EN,1)

F_MFG_MEM_10_EMB1 NONE 1 318 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_MEM_10,1)

F_MFG_SPC_0_EMB1 NONE 1 319 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_SPC_0,1)

F_MFG_SPC_1_EMB1 NONE 1 320 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_SPC_1,1)

F_MFG_SPC_2_EMB1 NONE 1 321 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_SPC_2,1)

F_MFG_SPC_3_EMB1 NONE 1 322 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_SPC_3,1)

F_MFG_SPC_4_EMB1 NONE 1 323 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.MFG_SPC_4,1)

F_REN_EMB1 NONE 1 324 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB1)
B PROPERTY(EMB1.DEBUGGABLE,YES)
C PROPERTY(EMB1.MODE,DP8K)
D PROPERTY(EMB1.MODE,PDPW8K)
E PROPERTY(EMB1.MODE,FIFO8K)

F_ESCLKINV_EMB1 NONE 1 325 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB1.ESCLK,INV)

F_WEN_0_EMB1 NONE 1 326 0 0 0 0 0 13 11 6
A
*
(
B
+
C
+
D
+
E
+
F
)

A
B
C
+
D
+
E
+
F
+
*

A COMP(EMB1)
B PROPERTY(EMB1.READBACK,OFF)
C PROPERTY(EMB1.DEBUGGABLE,NO)
D PROPERTY(EMB1.MODE,DP8K)
E PROPERTY(EMB1.MODE,PDPW8K)
F PROPERTY(EMB1.MODE,FIFO8K)

F_WEN_1_EMB1 NONE 1 327 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB1)
B PROPERTY(EMB1.DEBUGGABLE,YES)
C PROPERTY(EMB1.MODE,DP8K)
D PROPERTY(EMB1.MODE,PDPW8K)
E PROPERTY(EMB1.MODE,FIFO8K)

NET336_23_EMB1 NONE 1 328 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_22_EMB1 NONE 1 329 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_21_EMB1 NONE 1 330 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_20_EMB1 NONE 1 331 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_19_EMB1 NONE 1 332 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_18_EMB1 NONE 1 333 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_17_EMB1 NONE 1 334 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_16_EMB1 NONE 1 335 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_15_EMB1 NONE 1 336 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_14_EMB1 NONE 1 337 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_13_EMB1 NONE 1 338 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_12_EMB1 NONE 1 339 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_11_EMB1 NONE 1 340 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_10_EMB1 NONE 1 341 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_9_EMB1 NONE 1 342 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_8_EMB1 NONE 1 343 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_7_EMB1 NONE 1 344 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_6_EMB1 NONE 1 345 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_5_EMB1 NONE 1 346 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_4_EMB1 NONE 1 347 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_3_EMB1 NONE 1 348 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_2_EMB1 NONE 1 349 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_1_EMB1 NONE 1 350 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_0_EMB1 NONE 1 351 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RID_0_EMB1 NONE 1 352 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,0)

F_RID_1_EMB1 NONE 1 353 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,1)

F_RID_2_EMB1 NONE 1 354 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,2)

F_RID_3_EMB1 NONE 1 355 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,3)

F_RID_4_EMB1 NONE 1 356 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,4)

F_RID_5_EMB1 NONE 1 357 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,5)

F_RID_6_EMB1 NONE 1 358 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,6)

F_RID_7_EMB1 NONE 1 359 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,7)

F_RID_8_EMB1 NONE 1 360 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB1,RID,8)

NET0111_1_EMB1 NONE 1 361 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0111_0_EMB1 NONE 1 362 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_PFM1_13_EMB0 NONE 1 363 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,13)

F_PFM1_12_EMB0 NONE 1 364 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,12)

F_PFM1_11_EMB0 NONE 1 365 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,11)

F_PFM1_10_EMB0 NONE 1 366 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,10)

F_PFM1_9_EMB0 NONE 1 367 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,9)

F_PFM1_8_EMB0 NONE 1 368 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,8)

F_PFM1_7_EMB0 NONE 1 369 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,7)

F_PFM1_6_EMB0 NONE 1 370 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,6)

F_PFM1_5_EMB0 NONE 1 371 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,5)

F_PFM1_4_EMB0 NONE 1 372 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,4)

F_PFM1_3_EMB0 NONE 1 373 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,3)

F_PFM1_2_EMB0 NONE 1 374 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,2)

F_PFM1_1_EMB0 NONE 1 375 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,1)

F_PFM1_0_EMB0 NONE 1 376 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,FM1,0)

F_PAEP1_13_EMB0 NONE 1 377 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,13)

F_PAEP1_12_EMB0 NONE 1 378 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,12)

F_PAEP1_11_EMB0 NONE 1 379 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,11)

F_PAEP1_10_EMB0 NONE 1 380 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,10)

F_PAEP1_9_EMB0 NONE 1 381 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,9)

F_PAEP1_8_EMB0 NONE 1 382 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,8)

F_PAEP1_7_EMB0 NONE 1 383 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,7)

F_PAEP1_6_EMB0 NONE 1 384 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,6)

F_PAEP1_5_EMB0 NONE 1 385 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,5)

F_PAEP1_4_EMB0 NONE 1 386 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,4)

F_PAEP1_3_EMB0 NONE 1 387 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,3)

F_PAEP1_2_EMB0 NONE 1 388 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,2)

F_PAEP1_1_EMB0 NONE 1 389 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,1)

F_PAEP1_0_EMB0 NONE 1 390 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AEP1,0)

F_PAFM1_13_EMB0 NONE 1 391 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,13)

F_PAFM1_12_EMB0 NONE 1 392 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,12)

F_PAFM1_11_EMB0 NONE 1 393 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,11)

F_PAFM1_10_EMB0 NONE 1 394 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,10)

F_PAFM1_9_EMB0 NONE 1 395 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,9)

F_PAFM1_8_EMB0 NONE 1 396 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,8)

F_PAFM1_7_EMB0 NONE 1 397 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,7)

F_PAFM1_6_EMB0 NONE 1 398 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,6)

F_PAFM1_5_EMB0 NONE 1 399 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,5)

F_PAFM1_4_EMB0 NONE 1 400 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,4)

F_PAFM1_3_EMB0 NONE 1 401 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,3)

F_PAFM1_2_EMB0 NONE 1 402 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,2)

F_PAFM1_1_EMB0 NONE 1 403 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,1)

F_PAFM1_0_EMB0 NONE 1 404 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,AFM1,0)

F_MAX_DELAY_EMB0 NONE 1 405 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_1SHOT_EMB0 NONE 1 406 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB0)
B PROPERTY(EMB0.MODE,FIFO8K)

F_E_0_EMB0 NONE 1 407 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,E,0)

F_E_1_EMB0 NONE 1 408 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,E,1)

F_E_2_EMB0 NONE 1 409 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,E,2)

F_E_3_EMB0 NONE 1 410 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,E,3)

F_E_4_EMB0 NONE 1 411 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,E,4)

F_FIFO_EN_EMB0 NONE 1 412 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A COMP(EMB0)
B PROPERTY(EMB0.MODE,FIFO8K)

F_OREGSELB_EMB0 NONE 1 413 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.REGMODE_B,OUTREG)

F_WTB_EMB0 NONE 1 414 0 0 0 0 0 3 3 2
A
*
B

A
B
*

A PROPERTY(EMB0.WRITEMODE_B,WRITETHROUGH)
B PROPERTY(EMB0.MODE,DP8K)

F_DOUBLEWIDEB_EMB0 NONE 1 415 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(EMB0.DATA_WIDTH_B,18)
B PROPERTY(EMB0.MODE,PDPW8K)
C PROPERTY(EMB0.MODE,FIFO8K)

F_SYNC_EMB0 NONE 1 416 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.RESETMODE,SYNC)

F_W_CTRL_A_0_EMB0 NONE 1 417 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.DATA_WIDTH_A,1)

F_W_CTRL_A_1_EMB0 NONE 1 418 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.DATA_WIDTH_A,1)
B PROPERTY(EMB0.DATA_WIDTH_A,2)

F_W_CTRL_A_2_EMB0 NONE 1 419 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(EMB0.DATA_WIDTH_A,1)
B PROPERTY(EMB0.DATA_WIDTH_A,2)
C PROPERTY(EMB0.DATA_WIDTH_A,4)

F_PCSA_0_EMB0 NONE 1 420 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB0)
B PROPERTY(EMB0.CSA0,INV)
C PROPERTY(EMB0.CSA0,1)

F_PCSA_1_EMB0 NONE 1 421 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB0)
B PROPERTY(EMB0.CSA1,INV)
C PROPERTY(EMB0.CSA1,1)

F_PCSA_2_EMB0 NONE 1 422 0 0 0 0 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A COMP(EMB0)
B PROPERTY(EMB0.CSA2,INV)
C PROPERTY(EMB0.CSA2,1)

F_PW_RB_EMB0 NONE 1 423 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(EMB0.WEBMUX,INV)
B PROPERTY(EMB0.WEBMUX,1)

F_MFG_CLKB_0_EMB0 NONE 1 424 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_CLKB_0,1)

F_MFG_CLKB_1_EMB0 NONE 1 425 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_CLKB_1,1)

F_GRDIS_EMB0 NONE 1 426 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.GSR,DISABLE)

F_EBR_ENABLE_EMB0 NONE 1 427 0 0 0 0 0 1 1 1
A

A

A COMP(EMB0)

F_RBWB_EMB0 NONE 1 428 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.WRITEMODE_B,READBEFOREWRITE)

NET322_3_EMB0 NONE 1 429 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_2_EMB0 NONE 1 430 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_1_EMB0 NONE 1 431 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET322_0_EMB0 NONE 1 432 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_MFG_MEM_6_EMB0 NONE 1 433 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_6,1)

F_MFG_MEM_7_EMB0 NONE 1 434 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_7,1)

F_MFG_MEM_8_EMB0 NONE 1 435 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_8,1)

F_MFG_MEM_9_EMB0 NONE 1 436 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_9,1)

F_MFG_MEM9_EN_EMB0 NONE 1 437 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM9_EN,1)

F_MFG_MEM_10_EMB0 NONE 1 438 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_MEM_10,1)

F_MFG_SPC_0_EMB0 NONE 1 439 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_SPC_0,1)

F_MFG_SPC_1_EMB0 NONE 1 440 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_SPC_1,1)

F_MFG_SPC_2_EMB0 NONE 1 441 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_SPC_2,1)

F_MFG_SPC_3_EMB0 NONE 1 442 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_SPC_3,1)

F_MFG_SPC_4_EMB0 NONE 1 443 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.MFG_SPC_4,1)

F_REN_EMB0 NONE 1 444 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB0)
B PROPERTY(EMB0.DEBUGGABLE,YES)
C PROPERTY(EMB0.MODE,DP8K)
D PROPERTY(EMB0.MODE,PDPW8K)
E PROPERTY(EMB0.MODE,FIFO8K)

F_ESCLKINV_EMB0 NONE 1 445 0 0 0 0 0 1 1 1
A

A

A PROPERTY(EMB0.ESCLK,INV)

F_WEN_0_EMB0 NONE 1 446 0 0 0 0 0 13 11 6
A
*
(
B
+
C
+
D
+
E
+
F
)

A
B
C
+
D
+
E
+
F
+
*

A COMP(EMB0)
B PROPERTY(EMB0.READBACK,OFF)
C PROPERTY(EMB0.DEBUGGABLE,NO)
D PROPERTY(EMB0.MODE,DP8K)
E PROPERTY(EMB0.MODE,PDPW8K)
F PROPERTY(EMB0.MODE,FIFO8K)

F_WEN_1_EMB0 NONE 1 447 0 0 0 0 0 12 12 5
A
*
B
*
~
C
*
~
D
*
~
E

A
B
*
C
~
*
D
~
*
E
~
*

A COMP(EMB0)
B PROPERTY(EMB0.DEBUGGABLE,YES)
C PROPERTY(EMB0.MODE,DP8K)
D PROPERTY(EMB0.MODE,PDPW8K)
E PROPERTY(EMB0.MODE,FIFO8K)

NET336_23_EMB0 NONE 1 448 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_22_EMB0 NONE 1 449 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_21_EMB0 NONE 1 450 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_20_EMB0 NONE 1 451 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_19_EMB0 NONE 1 452 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_18_EMB0 NONE 1 453 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_17_EMB0 NONE 1 454 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_16_EMB0 NONE 1 455 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_15_EMB0 NONE 1 456 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_14_EMB0 NONE 1 457 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_13_EMB0 NONE 1 458 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_12_EMB0 NONE 1 459 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_11_EMB0 NONE 1 460 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_10_EMB0 NONE 1 461 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_9_EMB0 NONE 1 462 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_8_EMB0 NONE 1 463 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_7_EMB0 NONE 1 464 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_6_EMB0 NONE 1 465 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_5_EMB0 NONE 1 466 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_4_EMB0 NONE 1 467 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_3_EMB0 NONE 1 468 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_2_EMB0 NONE 1 469 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_1_EMB0 NONE 1 470 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET336_0_EMB0 NONE 1 471 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

F_RID_0_EMB0 NONE 1 472 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,0)

F_RID_1_EMB0 NONE 1 473 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,1)

F_RID_2_EMB0 NONE 1 474 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,2)

F_RID_3_EMB0 NONE 1 475 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,3)

F_RID_4_EMB0 NONE 1 476 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,4)

F_RID_5_EMB0 NONE 1 477 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,5)

F_RID_6_EMB0 NONE 1 478 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,6)

F_RID_7_EMB0 NONE 1 479 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,7)

F_RID_8_EMB0 NONE 1 480 0 0 0 0 0 1 1 1
A

A

A SELECTOR(EMB0,RID,8)

NET0111_1_EMB0 NONE 1 481 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET0111_0_EMB0 NONE 1 482 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET202_2_NET202_2 NONE 1 483 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET202_1_NET202_1 NONE 1 484 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET202_0_NET202_0 NONE 1 485 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE


gclk_csb 0 0 58
MC1_CLK0_S_0 MISCS_MIC_IO_LR_CORNER_UR 1 2 0 0 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB0IN0)
B ARCVAL(CSB0IN0,GND)
C ARCVAL(CSB0IN0,GND)
D ARCVAL(CSB0IN0,VPMX2T)
E ARCVAL(CSB0IN0,HPMX0R)
F ARCVAL(CSB0IN0,HPMX6R)
G ARCVAL(CSB0IN0,VPMX4B)

MC1_CLK0_S_1 MISCS_MIC_IO_LR_CORNER_UR 1 5 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,HPMX0L)
B ARCVAL(CSB0IN0,HPMX5L)
C ARCVAL(CSB0IN0,VPMX3T)
D ARCVAL(CSB0IN0,HPMX1R)
E ARCVAL(CSB0IN0,HPMX7R)
F ARCVAL(CSB0IN0,VPMX5B)

MC1_CLK0_S_2 MISCS_MIC_IO_LR_CORNER_UR 0 2 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,HPMX1L)
B ARCVAL(CSB0IN0,HPMX6L)
C ARCVAL(CSB0IN0,VPMX4T)
D ARCVAL(CSB0IN0,HPMX2R)
E ARCVAL(CSB0IN0,VPMX0B)
F ARCVAL(CSB0IN0,VPMX6B)

MC1_CLK0_S_3 MISCS_MIC_IO_LR_CORNER_UR 0 5 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,HPMX2L)
B ARCVAL(CSB0IN0,HPMX7L)
C ARCVAL(CSB0IN0,VPMX5T)
D ARCVAL(CSB0IN0,HPMX3R)
E ARCVAL(CSB0IN0,VPMX1B)
F ARCVAL(CSB0IN0,VPMX7B)

MC1_CLK0_S_4 MISCS_MIC_IO_LR_CORNER_UR 1 4 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,HPMX3L)
B ARCVAL(CSB0IN0,VPMX0T)
C ARCVAL(CSB0IN0,VPMX6T)
D ARCVAL(CSB0IN0,HPMX4R)
E ARCVAL(CSB0IN0,VPMX2B)
F ARCVAL(CSB0IN0,PIBCLK0)

MC1_CLK0_S_5 MISCS_MIC_IO_LR_CORNER_UR 1 7 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,HPMX4L)
B ARCVAL(CSB0IN0,VPMX1T)
C ARCVAL(CSB0IN0,VPMX7T)
D ARCVAL(CSB0IN0,HPMX5R)
E ARCVAL(CSB0IN0,VPMX3B)
F ARCVAL(CSB0IN0,PIBCLK1)

MC1_CLK1_S_0 MISCS_MIC_IO_LR_CORNER_UR 0 3 0 0 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB0IN1)
B ARCVAL(CSB0IN1,GND)
C ARCVAL(CSB0IN1,GND)
D ARCVAL(CSB0IN1,VPMX2T)
E ARCVAL(CSB0IN1,HPMX0R)
F ARCVAL(CSB0IN1,HPMX6R)
G ARCVAL(CSB0IN1,VPMX4B)

MC1_CLK1_S_1 MISCS_MIC_IO_LR_CORNER_UR 0 0 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,HPMX0L)
B ARCVAL(CSB0IN1,HPMX5L)
C ARCVAL(CSB0IN1,VPMX3T)
D ARCVAL(CSB0IN1,HPMX1R)
E ARCVAL(CSB0IN1,HPMX7R)
F ARCVAL(CSB0IN1,VPMX5B)

MC1_CLK1_S_2 MISCS_MIC_IO_LR_CORNER_UR 1 3 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,HPMX1L)
B ARCVAL(CSB0IN1,HPMX6L)
C ARCVAL(CSB0IN1,VPMX4T)
D ARCVAL(CSB0IN1,HPMX2R)
E ARCVAL(CSB0IN1,VPMX0B)
F ARCVAL(CSB0IN1,VPMX6B)

MC1_CLK1_S_3 MISCS_MIC_IO_LR_CORNER_UR 1 0 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,HPMX2L)
B ARCVAL(CSB0IN1,HPMX7L)
C ARCVAL(CSB0IN1,VPMX5T)
D ARCVAL(CSB0IN1,HPMX3R)
E ARCVAL(CSB0IN1,VPMX1B)
F ARCVAL(CSB0IN1,VPMX7B)

MC1_CLK1_S_4 MISCS_MIC_IO_LR_CORNER_UR 0 1 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,HPMX3L)
B ARCVAL(CSB0IN1,VPMX0T)
C ARCVAL(CSB0IN1,VPMX6T)
D ARCVAL(CSB0IN1,HPMX4R)
E ARCVAL(CSB0IN1,VPMX2B)
F ARCVAL(CSB0IN1,PIBCLK0)

MC1_CLK1_S_5 MISCS_MIC_IO_LR_CORNER_UR 0 52 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,HPMX4L)
B ARCVAL(CSB0IN1,VPMX1T)
C ARCVAL(CSB0IN1,VPMX7T)
D ARCVAL(CSB0IN1,HPMX5R)
E ARCVAL(CSB0IN1,VPMX3B)
F ARCVAL(CSB0IN1,PIBCLK1)

MC1_CLK0_Z_0 MISCS_MIC_IO_LR_CORNER_UR 0 4 0 0 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB0IN0)
B ARCVAL(CSB0IN0,HPMX4L)
C ARCVAL(CSB0IN0,HPMX3L)
D ARCVAL(CSB0IN0,HPMX2L)
E ARCVAL(CSB0IN0,HPMX1L)
F ARCVAL(CSB0IN0,HPMX0L)
G ARCVAL(CSB0IN0,GND)

MC1_CLK0_Z_1 MISCS_MIC_IO_LR_CORNER_UR 0 7 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,VPMX1T)
B ARCVAL(CSB0IN0,VPMX0T)
C ARCVAL(CSB0IN0,HPMX7L)
D ARCVAL(CSB0IN0,HPMX6L)
E ARCVAL(CSB0IN0,HPMX5L)
F ARCVAL(CSB0IN0,GND)

MC1_CLK0_Z_2 MISCS_MIC_IO_LR_CORNER_UR 1 6 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,VPMX7T)
B ARCVAL(CSB0IN0,VPMX6T)
C ARCVAL(CSB0IN0,VPMX5T)
D ARCVAL(CSB0IN0,VPMX4T)
E ARCVAL(CSB0IN0,VPMX3T)
F ARCVAL(CSB0IN0,VPMX2T)

MC1_CLK0_Z_3 MISCS_MIC_IO_LR_CORNER_UR 1 9 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,HPMX5R)
B ARCVAL(CSB0IN0,HPMX4R)
C ARCVAL(CSB0IN0,HPMX3R)
D ARCVAL(CSB0IN0,HPMX2R)
E ARCVAL(CSB0IN0,HPMX1R)
F ARCVAL(CSB0IN0,HPMX0R)

MC1_CLK0_Z_4 MISCS_MIC_IO_LR_CORNER_UR 0 6 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,VPMX3B)
B ARCVAL(CSB0IN0,VPMX2B)
C ARCVAL(CSB0IN0,VPMX1B)
D ARCVAL(CSB0IN0,VPMX0B)
E ARCVAL(CSB0IN0,HPMX7R)
F ARCVAL(CSB0IN0,HPMX6R)

MC1_CLK0_Z_5 MISCS_MIC_IO_LR_CORNER_UR 0 9 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN0,PIBCLK1)
B ARCVAL(CSB0IN0,PIBCLK0)
C ARCVAL(CSB0IN0,VPMX7B)
D ARCVAL(CSB0IN0,VPMX6B)
E ARCVAL(CSB0IN0,VPMX5B)
F ARCVAL(CSB0IN0,VPMX4B)

MC1_CLK1_Z_0 MISCS_MIC_IO_LR_CORNER_UR 1 1 0 0 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB0IN1)
B ARCVAL(CSB0IN1,HPMX4L)
C ARCVAL(CSB0IN1,HPMX3L)
D ARCVAL(CSB0IN1,HPMX2L)
E ARCVAL(CSB0IN1,HPMX1L)
F ARCVAL(CSB0IN1,HPMX0L)
G ARCVAL(CSB0IN1,GND)

MC1_CLK1_Z_1 MISCS_MIC_IO_LR_CORNER_UR 1 52 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,VPMX1T)
B ARCVAL(CSB0IN1,VPMX0T)
C ARCVAL(CSB0IN1,HPMX7L)
D ARCVAL(CSB0IN1,HPMX6L)
E ARCVAL(CSB0IN1,HPMX5L)
F ARCVAL(CSB0IN1,GND)

MC1_CLK1_Z_2 MISCS_MIC_IO_LR_CORNER_UR 0 53 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,VPMX7T)
B ARCVAL(CSB0IN1,VPMX6T)
C ARCVAL(CSB0IN1,VPMX5T)
D ARCVAL(CSB0IN1,VPMX4T)
E ARCVAL(CSB0IN1,VPMX3T)
F ARCVAL(CSB0IN1,VPMX2T)

MC1_CLK1_Z_3 MISCS_MIC_IO_LR_CORNER_UR 0 50 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,HPMX5R)
B ARCVAL(CSB0IN1,HPMX4R)
C ARCVAL(CSB0IN1,HPMX3R)
D ARCVAL(CSB0IN1,HPMX2R)
E ARCVAL(CSB0IN1,HPMX1R)
F ARCVAL(CSB0IN1,HPMX0R)

MC1_CLK1_Z_4 MISCS_MIC_IO_LR_CORNER_UR 1 53 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,VPMX3B)
B ARCVAL(CSB0IN1,VPMX2B)
C ARCVAL(CSB0IN1,VPMX1B)
D ARCVAL(CSB0IN1,VPMX0B)
E ARCVAL(CSB0IN1,HPMX7R)
F ARCVAL(CSB0IN1,HPMX6R)

MC1_CLK1_Z_5 MISCS_MIC_IO_LR_CORNER_UR 1 50 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB0IN1,PIBCLK1)
B ARCVAL(CSB0IN1,PIBCLK0)
C ARCVAL(CSB0IN1,VPMX7B)
D ARCVAL(CSB0IN1,VPMX6B)
E ARCVAL(CSB0IN1,VPMX5B)
F ARCVAL(CSB0IN1,VPMX4B)

MC1_HOLD_0 MISCS_MIC_IO_LR_CORNER_UR 0 48 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_0.HOLD,YES)

MC1_FEDGE_N_0 MISCS_MIC_IO_LR_CORNER_UR 0 8 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CSB_0.INITOUT,POS)

MC1_PSLCT_0 MISCS_MIC_IO_LR_CORNER_UR 0 11 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CSB_0.PRESELECT,CLK0)

MC1_PSLCT_1 MISCS_MIC_IO_LR_CORNER_UR 0 51 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_0.PRESELECT,CLK1)

MC1_DCS_TEST_MD_0 MISCS_MIC_IO_LR_CORNER_UR 1 11 0 0 0 1 0 1 1 1
A

A

A PROPERTY(CSB_0.TESTMODE,ENABLE)

MC1_CLK0_S_6 MISCS_MIC_IO_LR_CORNER_UR 0 37 0 1 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB1IN0)
B ARCVAL(CSB1IN0,GND)
C ARCVAL(CSB1IN0,GND)
D ARCVAL(CSB1IN0,VPMX2T)
E ARCVAL(CSB1IN0,HPMX0R)
F ARCVAL(CSB1IN0,HPMX6R)
G ARCVAL(CSB1IN0,VPMX4B)

MC1_CLK0_S_7 MISCS_MIC_IO_LR_CORNER_UR 0 34 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,HPMX0L)
B ARCVAL(CSB1IN0,HPMX5L)
C ARCVAL(CSB1IN0,VPMX3T)
D ARCVAL(CSB1IN0,HPMX1R)
E ARCVAL(CSB1IN0,HPMX7R)
F ARCVAL(CSB1IN0,VPMX5B)

MC1_CLK0_S_8 MISCS_MIC_IO_LR_CORNER_UR 1 37 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,HPMX1L)
B ARCVAL(CSB1IN0,HPMX6L)
C ARCVAL(CSB1IN0,VPMX4T)
D ARCVAL(CSB1IN0,HPMX2R)
E ARCVAL(CSB1IN0,VPMX0B)
F ARCVAL(CSB1IN0,VPMX6B)

MC1_CLK0_S_9 MISCS_MIC_IO_LR_CORNER_UR 1 34 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,HPMX2L)
B ARCVAL(CSB1IN0,HPMX7L)
C ARCVAL(CSB1IN0,VPMX5T)
D ARCVAL(CSB1IN0,HPMX3R)
E ARCVAL(CSB1IN0,VPMX1B)
F ARCVAL(CSB1IN0,VPMX7B)

MC1_CLK0_S_10 MISCS_MIC_IO_LR_CORNER_UR 0 35 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,HPMX3L)
B ARCVAL(CSB1IN0,VPMX0T)
C ARCVAL(CSB1IN0,VPMX6T)
D ARCVAL(CSB1IN0,HPMX4R)
E ARCVAL(CSB1IN0,VPMX2B)
F ARCVAL(CSB1IN0,PIBCLK2)

MC1_CLK0_S_11 MISCS_MIC_IO_LR_CORNER_UR 0 32 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,HPMX4L)
B ARCVAL(CSB1IN0,VPMX1T)
C ARCVAL(CSB1IN0,VPMX7T)
D ARCVAL(CSB1IN0,HPMX5R)
E ARCVAL(CSB1IN0,VPMX3B)
F ARCVAL(CSB1IN0,PIBCLK3)

MC1_CLK1_S_6 MISCS_MIC_IO_LR_CORNER_UR 1 38 0 1 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB1IN1)
B ARCVAL(CSB1IN1,GND)
C ARCVAL(CSB1IN1,GND)
D ARCVAL(CSB1IN1,VPMX2T)
E ARCVAL(CSB1IN1,HPMX0R)
F ARCVAL(CSB1IN1,HPMX6R)
G ARCVAL(CSB1IN1,VPMX4B)

MC1_CLK1_S_7 MISCS_MIC_IO_LR_CORNER_UR 1 41 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,HPMX0L)
B ARCVAL(CSB1IN1,HPMX5L)
C ARCVAL(CSB1IN1,VPMX3T)
D ARCVAL(CSB1IN1,HPMX1R)
E ARCVAL(CSB1IN1,HPMX7R)
F ARCVAL(CSB1IN1,VPMX5B)

MC1_CLK1_S_8 MISCS_MIC_IO_LR_CORNER_UR 0 38 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,HPMX1L)
B ARCVAL(CSB1IN1,HPMX6L)
C ARCVAL(CSB1IN1,VPMX4T)
D ARCVAL(CSB1IN1,HPMX2R)
E ARCVAL(CSB1IN1,VPMX0B)
F ARCVAL(CSB1IN1,VPMX6B)

MC1_CLK1_S_9 MISCS_MIC_IO_LR_CORNER_UR 0 41 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,HPMX2L)
B ARCVAL(CSB1IN1,HPMX7L)
C ARCVAL(CSB1IN1,VPMX5T)
D ARCVAL(CSB1IN1,HPMX3R)
E ARCVAL(CSB1IN1,VPMX1B)
F ARCVAL(CSB1IN1,VPMX7B)

MC1_CLK1_S_10 MISCS_MIC_IO_LR_CORNER_UR 1 40 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,HPMX3L)
B ARCVAL(CSB1IN1,VPMX0T)
C ARCVAL(CSB1IN1,VPMX6T)
D ARCVAL(CSB1IN1,HPMX4R)
E ARCVAL(CSB1IN1,VPMX2B)
F ARCVAL(CSB1IN1,PIBCLK2)

MC1_CLK1_S_11 MISCS_MIC_IO_LR_CORNER_UR 1 43 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,HPMX4L)
B ARCVAL(CSB1IN1,VPMX1T)
C ARCVAL(CSB1IN1,VPMX7T)
D ARCVAL(CSB1IN1,HPMX5R)
E ARCVAL(CSB1IN1,VPMX3B)
F ARCVAL(CSB1IN1,PIBCLK3)

MC1_CLK0_Z_6 MISCS_MIC_IO_LR_CORNER_UR 1 35 0 1 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB1IN0)
B ARCVAL(CSB1IN0,HPMX4L)
C ARCVAL(CSB1IN0,HPMX3L)
D ARCVAL(CSB1IN0,HPMX2L)
E ARCVAL(CSB1IN0,HPMX1L)
F ARCVAL(CSB1IN0,HPMX0L)
G ARCVAL(CSB1IN0,GND)

MC1_CLK0_Z_7 MISCS_MIC_IO_LR_CORNER_UR 1 32 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,VPMX1T)
B ARCVAL(CSB1IN0,VPMX0T)
C ARCVAL(CSB1IN0,HPMX7L)
D ARCVAL(CSB1IN0,HPMX6L)
E ARCVAL(CSB1IN0,HPMX5L)
F ARCVAL(CSB1IN0,GND)

MC1_CLK0_Z_8 MISCS_MIC_IO_LR_CORNER_UR 0 33 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,VPMX7T)
B ARCVAL(CSB1IN0,VPMX6T)
C ARCVAL(CSB1IN0,VPMX5T)
D ARCVAL(CSB1IN0,VPMX4T)
E ARCVAL(CSB1IN0,VPMX3T)
F ARCVAL(CSB1IN0,VPMX2T)

MC1_CLK0_Z_9 MISCS_MIC_IO_LR_CORNER_UR 0 30 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,HPMX5R)
B ARCVAL(CSB1IN0,HPMX4R)
C ARCVAL(CSB1IN0,HPMX3R)
D ARCVAL(CSB1IN0,HPMX2R)
E ARCVAL(CSB1IN0,HPMX1R)
F ARCVAL(CSB1IN0,HPMX0R)

MC1_CLK0_Z_10 MISCS_MIC_IO_LR_CORNER_UR 1 33 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,VPMX3B)
B ARCVAL(CSB1IN0,VPMX2B)
C ARCVAL(CSB1IN0,VPMX1B)
D ARCVAL(CSB1IN0,VPMX0B)
E ARCVAL(CSB1IN0,HPMX7R)
F ARCVAL(CSB1IN0,HPMX6R)

MC1_CLK0_Z_11 MISCS_MIC_IO_LR_CORNER_UR 1 30 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN0,PIBCLK3)
B ARCVAL(CSB1IN0,PIBCLK2)
C ARCVAL(CSB1IN0,VPMX7B)
D ARCVAL(CSB1IN0,VPMX6B)
E ARCVAL(CSB1IN0,VPMX5B)
F ARCVAL(CSB1IN0,VPMX4B)

MC1_CLK1_Z_6 MISCS_MIC_IO_LR_CORNER_UR 0 40 0 1 1 1 0 16 14 7
A
*
~
(
B
+
C
+
D
+
E
+
F
+
G
)

A
B
C
+
D
+
E
+
F
+
G
+
~
*

A WIRE(CSB1IN1)
B ARCVAL(CSB1IN1,HPMX4L)
C ARCVAL(CSB1IN1,HPMX3L)
D ARCVAL(CSB1IN1,HPMX2L)
E ARCVAL(CSB1IN1,HPMX1L)
F ARCVAL(CSB1IN1,HPMX0L)
G ARCVAL(CSB1IN1,GND)

MC1_CLK1_Z_7 MISCS_MIC_IO_LR_CORNER_UR 0 43 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,VPMX1T)
B ARCVAL(CSB1IN1,VPMX0T)
C ARCVAL(CSB1IN1,HPMX7L)
D ARCVAL(CSB1IN1,HPMX6L)
E ARCVAL(CSB1IN1,HPMX5L)
F ARCVAL(CSB1IN1,GND)

MC1_CLK1_Z_8 MISCS_MIC_IO_LR_CORNER_UR 1 42 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,VPMX7T)
B ARCVAL(CSB1IN1,VPMX6T)
C ARCVAL(CSB1IN1,VPMX5T)
D ARCVAL(CSB1IN1,VPMX4T)
E ARCVAL(CSB1IN1,VPMX3T)
F ARCVAL(CSB1IN1,VPMX2T)

MC1_CLK1_Z_9 MISCS_MIC_IO_LR_CORNER_UR 1 45 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,HPMX5R)
B ARCVAL(CSB1IN1,HPMX4R)
C ARCVAL(CSB1IN1,HPMX3R)
D ARCVAL(CSB1IN1,HPMX2R)
E ARCVAL(CSB1IN1,HPMX1R)
F ARCVAL(CSB1IN1,HPMX0R)

MC1_CLK1_Z_10 MISCS_MIC_IO_LR_CORNER_UR 0 42 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,VPMX3B)
B ARCVAL(CSB1IN1,VPMX2B)
C ARCVAL(CSB1IN1,VPMX1B)
D ARCVAL(CSB1IN1,VPMX0B)
E ARCVAL(CSB1IN1,HPMX7R)
F ARCVAL(CSB1IN1,HPMX6R)

MC1_CLK1_Z_11 MISCS_MIC_IO_LR_CORNER_UR 0 45 0 1 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CSB1IN1,PIBCLK3)
B ARCVAL(CSB1IN1,PIBCLK2)
C ARCVAL(CSB1IN1,VPMX7B)
D ARCVAL(CSB1IN1,VPMX6B)
E ARCVAL(CSB1IN1,VPMX5B)
F ARCVAL(CSB1IN1,VPMX4B)

MC1_HOLD_1 MISCS_MIC_IO_LR_CORNER_UR 0 39 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_1.HOLD,YES)

MC1_FEDGE_N_1 MISCS_MIC_IO_LR_CORNER_UR 1 39 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_1.INITOUT,POS)

MC1_PSLCT_2 MISCS_MIC_IO_LR_CORNER_UR 1 36 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_1.PRESELECT,CLK0)

MC1_PSLCT_3 MISCS_MIC_IO_LR_CORNER_UR 0 36 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_1.PRESELECT,CLK1)

MC1_DCS_TEST_MD_1 MISCS_MIC_IO_LR_CORNER_UR 0 31 0 1 0 1 0 1 1 1
A

A

A PROPERTY(CSB_1.TESTMODE,ENABLE)


gclk_ctmux_l 0 0 113
MC1_S_0 MISCS_MIC_IO_LR_CORNER_UR 1 27 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX0)
B ARCVAL(VPSPX0,HTK0)
C ARCVAL(VPSPX0,HTK6)
D ARCVAL(VPSPX0,HTK12)
E ARCVAL(VPSPX0,HTK18)
F ARCVAL(VPSPX0,HTK24)
G ARCVAL(VPSPX0,HTK30)
H ARCVAL(VPSPX0,HTK0)
I ARCVAL(VPSPX0,HTK6)
J ARCVAL(VPSPX0,HTK12)
K ARCVAL(VPSPX0,HTK18)
L ARCVAL(VPSPX0,HTK24)
M ARCVAL(VPSPX0,HTK30)

MC1_S_1 MISCS_MIC_IO_LR_CORNER_UR 0 24 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK1)
B ARCVAL(VPSPX0,HTK7)
C ARCVAL(VPSPX0,HTK13)
D ARCVAL(VPSPX0,HTK19)
E ARCVAL(VPSPX0,HTK25)
F ARCVAL(VPSPX0,HTK31)
G ARCVAL(VPSPX0,HTK1)
H ARCVAL(VPSPX0,HTK7)
I ARCVAL(VPSPX0,HTK13)
J ARCVAL(VPSPX0,HTK19)
K ARCVAL(VPSPX0,HTK25)
L ARCVAL(VPSPX0,HTK31)

MC1_S_2 MISCS_MIC_IO_LR_CORNER_UR 0 27 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK2)
B ARCVAL(VPSPX0,HTK8)
C ARCVAL(VPSPX0,HTK14)
D ARCVAL(VPSPX0,HTK20)
E ARCVAL(VPSPX0,HTK26)
F ARCVAL(VPSPX0,HTK32)
G ARCVAL(VPSPX0,HTK2)
H ARCVAL(VPSPX0,HTK8)
I ARCVAL(VPSPX0,HTK14)
J ARCVAL(VPSPX0,HTK20)
K ARCVAL(VPSPX0,HTK26)
L ARCVAL(VPSPX0,HTK32)

MC1_S_3 MISCS_MIC_IO_LR_CORNER_UR 1 49 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK3)
B ARCVAL(VPSPX0,HTK9)
C ARCVAL(VPSPX0,HTK15)
D ARCVAL(VPSPX0,HTK21)
E ARCVAL(VPSPX0,HTK27)
F ARCVAL(VPSPX0,HTK33)
G ARCVAL(VPSPX0,HTK3)
H ARCVAL(VPSPX0,HTK9)
I ARCVAL(VPSPX0,HTK15)
J ARCVAL(VPSPX0,HTK21)
K ARCVAL(VPSPX0,HTK27)
L ARCVAL(VPSPX0,HTK33)

MC1_S_4 MISCS_MIC_IO_LR_CORNER_UR 0 46 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK4)
B ARCVAL(VPSPX0,HTK10)
C ARCVAL(VPSPX0,HTK16)
D ARCVAL(VPSPX0,HTK22)
E ARCVAL(VPSPX0,HTK28)
F ARCVAL(VPSPX0,PIBCLKB0)
G ARCVAL(VPSPX0,HTK4)
H ARCVAL(VPSPX0,HTK10)
I ARCVAL(VPSPX0,HTK16)
J ARCVAL(VPSPX0,HTK22)
K ARCVAL(VPSPX0,HTK28)
L ARCVAL(VPSPX0,PIBCLKB0)

MC1_S_5 MISCS_MIC_IO_LR_CORNER_UR 0 49 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK5)
B ARCVAL(VPSPX0,HTK11)
C ARCVAL(VPSPX0,HTK17)
D ARCVAL(VPSPX0,HTK23)
E ARCVAL(VPSPX0,HTK29)
F ARCVAL(VPSPX0,PIBCLKB1)
G ARCVAL(VPSPX0,HTK5)
H ARCVAL(VPSPX0,HTK11)
I ARCVAL(VPSPX0,HTK17)
J ARCVAL(VPSPX0,HTK23)
K ARCVAL(VPSPX0,HTK29)
L ARCVAL(VPSPX0,PIBCLKB1)

MC1_S_6 MISCS_MIC_IO_LR_CORNER_UR 0 25 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX1)
B ARCVAL(VPSPX1,HTK0)
C ARCVAL(VPSPX1,HTK6)
D ARCVAL(VPSPX1,HTK12)
E ARCVAL(VPSPX1,HTK18)
F ARCVAL(VPSPX1,HTK24)
G ARCVAL(VPSPX1,HTK30)
H ARCVAL(VPSPX1,HTK0)
I ARCVAL(VPSPX1,HTK6)
J ARCVAL(VPSPX1,HTK12)
K ARCVAL(VPSPX1,HTK18)
L ARCVAL(VPSPX1,HTK24)
M ARCVAL(VPSPX1,HTK30)

MC1_S_7 MISCS_MIC_IO_LR_CORNER_UR 0 22 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK1)
B ARCVAL(VPSPX1,HTK7)
C ARCVAL(VPSPX1,HTK13)
D ARCVAL(VPSPX1,HTK19)
E ARCVAL(VPSPX1,HTK25)
F ARCVAL(VPSPX1,HTK31)
G ARCVAL(VPSPX1,HTK1)
H ARCVAL(VPSPX1,HTK7)
I ARCVAL(VPSPX1,HTK13)
J ARCVAL(VPSPX1,HTK19)
K ARCVAL(VPSPX1,HTK25)
L ARCVAL(VPSPX1,HTK31)

MC1_S_8 MISCS_MIC_IO_LR_CORNER_UR 1 25 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK2)
B ARCVAL(VPSPX1,HTK8)
C ARCVAL(VPSPX1,HTK14)
D ARCVAL(VPSPX1,HTK20)
E ARCVAL(VPSPX1,HTK26)
F ARCVAL(VPSPX1,HTK32)
G ARCVAL(VPSPX1,HTK2)
H ARCVAL(VPSPX1,HTK8)
I ARCVAL(VPSPX1,HTK14)
J ARCVAL(VPSPX1,HTK20)
K ARCVAL(VPSPX1,HTK26)
L ARCVAL(VPSPX1,HTK32)

MC1_S_9 MISCS_MIC_IO_LR_CORNER_UR 1 22 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK3)
B ARCVAL(VPSPX1,HTK9)
C ARCVAL(VPSPX1,HTK15)
D ARCVAL(VPSPX1,HTK21)
E ARCVAL(VPSPX1,HTK27)
F ARCVAL(VPSPX1,HTK33)
G ARCVAL(VPSPX1,HTK3)
H ARCVAL(VPSPX1,HTK9)
I ARCVAL(VPSPX1,HTK15)
J ARCVAL(VPSPX1,HTK21)
K ARCVAL(VPSPX1,HTK27)
L ARCVAL(VPSPX1,HTK33)

MC1_S_10 MISCS_MIC_IO_LR_CORNER_UR 0 21 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK4)
B ARCVAL(VPSPX1,HTK10)
C ARCVAL(VPSPX1,HTK16)
D ARCVAL(VPSPX1,HTK22)
E ARCVAL(VPSPX1,HTK28)
F ARCVAL(VPSPX1,PIBCLKB0)
G ARCVAL(VPSPX1,HTK4)
H ARCVAL(VPSPX1,HTK10)
I ARCVAL(VPSPX1,HTK16)
J ARCVAL(VPSPX1,HTK22)
K ARCVAL(VPSPX1,HTK28)
L ARCVAL(VPSPX1,PIBCLKB0)

MC1_S_11 MISCS_MIC_IO_LR_CORNER_UR 0 18 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK5)
B ARCVAL(VPSPX1,HTK11)
C ARCVAL(VPSPX1,HTK17)
D ARCVAL(VPSPX1,HTK23)
E ARCVAL(VPSPX1,HTK29)
F ARCVAL(VPSPX1,PIBCLKB1)
G ARCVAL(VPSPX1,HTK5)
H ARCVAL(VPSPX1,HTK11)
I ARCVAL(VPSPX1,HTK17)
J ARCVAL(VPSPX1,HTK23)
K ARCVAL(VPSPX1,HTK29)
L ARCVAL(VPSPX1,PIBCLKB1)

MC1_S_12 MISCS_MIC_IO_LR_CORNER_UR 0 36 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX2)
B ARCVAL(VPSPX2,HTK0)
C ARCVAL(VPSPX2,HTK6)
D ARCVAL(VPSPX2,HTK12)
E ARCVAL(VPSPX2,HTK18)
F ARCVAL(VPSPX2,HTK24)
G ARCVAL(VPSPX2,HTK30)
H ARCVAL(VPSPX2,HTK0)
I ARCVAL(VPSPX2,HTK6)
J ARCVAL(VPSPX2,HTK12)
K ARCVAL(VPSPX2,HTK18)
L ARCVAL(VPSPX2,HTK24)
M ARCVAL(VPSPX2,HTK30)

MC1_S_13 MISCS_MIC_IO_LR_CORNER_UR 0 39 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK1)
B ARCVAL(VPSPX2,HTK7)
C ARCVAL(VPSPX2,HTK13)
D ARCVAL(VPSPX2,HTK19)
E ARCVAL(VPSPX2,HTK25)
F ARCVAL(VPSPX2,HTK31)
G ARCVAL(VPSPX2,HTK1)
H ARCVAL(VPSPX2,HTK7)
I ARCVAL(VPSPX2,HTK13)
J ARCVAL(VPSPX2,HTK19)
K ARCVAL(VPSPX2,HTK25)
L ARCVAL(VPSPX2,HTK31)

MC1_S_14 MISCS_MIC_IO_LR_CORNER_UR 1 14 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK2)
B ARCVAL(VPSPX2,HTK8)
C ARCVAL(VPSPX2,HTK14)
D ARCVAL(VPSPX2,HTK20)
E ARCVAL(VPSPX2,HTK26)
F ARCVAL(VPSPX2,HTK32)
G ARCVAL(VPSPX2,HTK2)
H ARCVAL(VPSPX2,HTK8)
I ARCVAL(VPSPX2,HTK14)
J ARCVAL(VPSPX2,HTK20)
K ARCVAL(VPSPX2,HTK26)
L ARCVAL(VPSPX2,HTK32)

MC1_S_15 MISCS_MIC_IO_LR_CORNER_UR 1 17 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK3)
B ARCVAL(VPSPX2,HTK9)
C ARCVAL(VPSPX2,HTK15)
D ARCVAL(VPSPX2,HTK21)
E ARCVAL(VPSPX2,HTK27)
F ARCVAL(VPSPX2,HTK33)
G ARCVAL(VPSPX2,HTK3)
H ARCVAL(VPSPX2,HTK9)
I ARCVAL(VPSPX2,HTK15)
J ARCVAL(VPSPX2,HTK21)
K ARCVAL(VPSPX2,HTK27)
L ARCVAL(VPSPX2,HTK33)

MC1_S_16 MISCS_MIC_IO_LR_CORNER_UR 0 14 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK4)
B ARCVAL(VPSPX2,HTK10)
C ARCVAL(VPSPX2,HTK16)
D ARCVAL(VPSPX2,HTK22)
E ARCVAL(VPSPX2,HTK28)
F ARCVAL(VPSPX2,PIBCLKB0)
G ARCVAL(VPSPX2,HTK4)
H ARCVAL(VPSPX2,HTK10)
I ARCVAL(VPSPX2,HTK16)
J ARCVAL(VPSPX2,HTK22)
K ARCVAL(VPSPX2,HTK28)
L ARCVAL(VPSPX2,PIBCLKB0)

MC1_S_17 MISCS_MIC_IO_LR_CORNER_UR 0 17 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK5)
B ARCVAL(VPSPX2,HTK11)
C ARCVAL(VPSPX2,HTK17)
D ARCVAL(VPSPX2,HTK23)
E ARCVAL(VPSPX2,HTK29)
F ARCVAL(VPSPX2,PIBCLKB1)
G ARCVAL(VPSPX2,HTK5)
H ARCVAL(VPSPX2,HTK11)
I ARCVAL(VPSPX2,HTK17)
J ARCVAL(VPSPX2,HTK23)
K ARCVAL(VPSPX2,HTK29)
L ARCVAL(VPSPX2,PIBCLKB1)

MC1_S_18 MISCS_MIC_IO_LR_CORNER_UR 0 35 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX3)
B ARCVAL(VPSPX3,HTK0)
C ARCVAL(VPSPX3,HTK6)
D ARCVAL(VPSPX3,HTK12)
E ARCVAL(VPSPX3,HTK18)
F ARCVAL(VPSPX3,HTK24)
G ARCVAL(VPSPX3,HTK30)
H ARCVAL(VPSPX3,HTK0)
I ARCVAL(VPSPX3,HTK6)
J ARCVAL(VPSPX3,HTK12)
K ARCVAL(VPSPX3,HTK18)
L ARCVAL(VPSPX3,HTK24)
M ARCVAL(VPSPX3,HTK30)

MC1_S_19 MISCS_MIC_IO_LR_CORNER_UR 0 32 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK1)
B ARCVAL(VPSPX3,HTK7)
C ARCVAL(VPSPX3,HTK13)
D ARCVAL(VPSPX3,HTK19)
E ARCVAL(VPSPX3,HTK25)
F ARCVAL(VPSPX3,HTK31)
G ARCVAL(VPSPX3,HTK1)
H ARCVAL(VPSPX3,HTK7)
I ARCVAL(VPSPX3,HTK13)
J ARCVAL(VPSPX3,HTK19)
K ARCVAL(VPSPX3,HTK25)
L ARCVAL(VPSPX3,HTK31)

MC1_S_20 MISCS_MIC_IO_LR_CORNER_UR 0 11 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK2)
B ARCVAL(VPSPX3,HTK8)
C ARCVAL(VPSPX3,HTK14)
D ARCVAL(VPSPX3,HTK20)
E ARCVAL(VPSPX3,HTK26)
F ARCVAL(VPSPX3,HTK32)
G ARCVAL(VPSPX3,HTK2)
H ARCVAL(VPSPX3,HTK8)
I ARCVAL(VPSPX3,HTK14)
J ARCVAL(VPSPX3,HTK20)
K ARCVAL(VPSPX3,HTK26)
L ARCVAL(VPSPX3,HTK32)

MC1_S_21 MISCS_MIC_IO_LR_CORNER_UR 0 8 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK3)
B ARCVAL(VPSPX3,HTK9)
C ARCVAL(VPSPX3,HTK15)
D ARCVAL(VPSPX3,HTK21)
E ARCVAL(VPSPX3,HTK27)
F ARCVAL(VPSPX3,HTK33)
G ARCVAL(VPSPX3,HTK3)
H ARCVAL(VPSPX3,HTK9)
I ARCVAL(VPSPX3,HTK15)
J ARCVAL(VPSPX3,HTK21)
K ARCVAL(VPSPX3,HTK27)
L ARCVAL(VPSPX3,HTK33)

MC1_S_22 MISCS_MIC_IO_LR_CORNER_UR 1 11 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK4)
B ARCVAL(VPSPX3,HTK10)
C ARCVAL(VPSPX3,HTK16)
D ARCVAL(VPSPX3,HTK22)
E ARCVAL(VPSPX3,HTK28)
F ARCVAL(VPSPX3,PIBCLKB0)
G ARCVAL(VPSPX3,HTK4)
H ARCVAL(VPSPX3,HTK10)
I ARCVAL(VPSPX3,HTK16)
J ARCVAL(VPSPX3,HTK22)
K ARCVAL(VPSPX3,HTK28)
L ARCVAL(VPSPX3,PIBCLKB0)

MC1_S_23 MISCS_MIC_IO_LR_CORNER_UR 1 8 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK5)
B ARCVAL(VPSPX3,HTK11)
C ARCVAL(VPSPX3,HTK17)
D ARCVAL(VPSPX3,HTK23)
E ARCVAL(VPSPX3,HTK29)
F ARCVAL(VPSPX3,PIBCLKB1)
G ARCVAL(VPSPX3,HTK5)
H ARCVAL(VPSPX3,HTK11)
I ARCVAL(VPSPX3,HTK17)
J ARCVAL(VPSPX3,HTK23)
K ARCVAL(VPSPX3,HTK29)
L ARCVAL(VPSPX3,PIBCLKB1)

MC1_S_24 MISCS_MIC_IO_LR_CORNER_UR 0 16 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX4)
B ARCVAL(VPSPX4,HTK0)
C ARCVAL(VPSPX4,HTK6)
D ARCVAL(VPSPX4,HTK12)
E ARCVAL(VPSPX4,HTK18)
F ARCVAL(VPSPX4,HTK24)
G ARCVAL(VPSPX4,HTK30)
H ARCVAL(VPSPX4,HTK0)
I ARCVAL(VPSPX4,HTK6)
J ARCVAL(VPSPX4,HTK12)
K ARCVAL(VPSPX4,HTK18)
L ARCVAL(VPSPX4,HTK24)
M ARCVAL(VPSPX4,HTK30)

MC1_S_25 MISCS_MIC_IO_LR_CORNER_UR 0 19 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK1)
B ARCVAL(VPSPX4,HTK7)
C ARCVAL(VPSPX4,HTK13)
D ARCVAL(VPSPX4,HTK19)
E ARCVAL(VPSPX4,HTK25)
F ARCVAL(VPSPX4,HTK31)
G ARCVAL(VPSPX4,HTK1)
H ARCVAL(VPSPX4,HTK7)
I ARCVAL(VPSPX4,HTK13)
J ARCVAL(VPSPX4,HTK19)
K ARCVAL(VPSPX4,HTK25)
L ARCVAL(VPSPX4,HTK31)

MC1_S_26 MISCS_MIC_IO_LR_CORNER_UR 1 42 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK2)
B ARCVAL(VPSPX4,HTK8)
C ARCVAL(VPSPX4,HTK14)
D ARCVAL(VPSPX4,HTK20)
E ARCVAL(VPSPX4,HTK26)
F ARCVAL(VPSPX4,HTK32)
G ARCVAL(VPSPX4,HTK2)
H ARCVAL(VPSPX4,HTK8)
I ARCVAL(VPSPX4,HTK14)
J ARCVAL(VPSPX4,HTK20)
K ARCVAL(VPSPX4,HTK26)
L ARCVAL(VPSPX4,HTK32)

MC1_S_27 MISCS_MIC_IO_LR_CORNER_UR 1 45 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK3)
B ARCVAL(VPSPX4,HTK9)
C ARCVAL(VPSPX4,HTK15)
D ARCVAL(VPSPX4,HTK21)
E ARCVAL(VPSPX4,HTK27)
F ARCVAL(VPSPX4,HTK33)
G ARCVAL(VPSPX4,HTK3)
H ARCVAL(VPSPX4,HTK9)
I ARCVAL(VPSPX4,HTK15)
J ARCVAL(VPSPX4,HTK21)
K ARCVAL(VPSPX4,HTK27)
L ARCVAL(VPSPX4,HTK33)

MC1_S_28 MISCS_MIC_IO_LR_CORNER_UR 0 42 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK4)
B ARCVAL(VPSPX4,HTK10)
C ARCVAL(VPSPX4,HTK16)
D ARCVAL(VPSPX4,HTK22)
E ARCVAL(VPSPX4,HTK28)
F ARCVAL(VPSPX4,PIBCLKB0)
G ARCVAL(VPSPX4,HTK4)
H ARCVAL(VPSPX4,HTK10)
I ARCVAL(VPSPX4,HTK16)
J ARCVAL(VPSPX4,HTK22)
K ARCVAL(VPSPX4,HTK28)
L ARCVAL(VPSPX4,PIBCLKB0)

MC1_S_29 MISCS_MIC_IO_LR_CORNER_UR 0 45 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK5)
B ARCVAL(VPSPX4,HTK11)
C ARCVAL(VPSPX4,HTK17)
D ARCVAL(VPSPX4,HTK23)
E ARCVAL(VPSPX4,HTK29)
F ARCVAL(VPSPX4,PIBCLKB1)
G ARCVAL(VPSPX4,HTK5)
H ARCVAL(VPSPX4,HTK11)
I ARCVAL(VPSPX4,HTK17)
J ARCVAL(VPSPX4,HTK23)
K ARCVAL(VPSPX4,HTK29)
L ARCVAL(VPSPX4,PIBCLKB1)

MC1_S_30 MISCS_MIC_IO_LR_CORNER_UR 0 15 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX5)
B ARCVAL(VPSPX5,HTK0)
C ARCVAL(VPSPX5,HTK6)
D ARCVAL(VPSPX5,HTK12)
E ARCVAL(VPSPX5,HTK18)
F ARCVAL(VPSPX5,HTK24)
G ARCVAL(VPSPX5,HTK30)
H ARCVAL(VPSPX5,HTK0)
I ARCVAL(VPSPX5,HTK6)
J ARCVAL(VPSPX5,HTK12)
K ARCVAL(VPSPX5,HTK18)
L ARCVAL(VPSPX5,HTK24)
M ARCVAL(VPSPX5,HTK30)

MC1_S_31 MISCS_MIC_IO_LR_CORNER_UR 0 12 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK1)
B ARCVAL(VPSPX5,HTK7)
C ARCVAL(VPSPX5,HTK13)
D ARCVAL(VPSPX5,HTK19)
E ARCVAL(VPSPX5,HTK25)
F ARCVAL(VPSPX5,HTK31)
G ARCVAL(VPSPX5,HTK1)
H ARCVAL(VPSPX5,HTK7)
I ARCVAL(VPSPX5,HTK13)
J ARCVAL(VPSPX5,HTK19)
K ARCVAL(VPSPX5,HTK25)
L ARCVAL(VPSPX5,HTK31)

MC1_S_32 MISCS_MIC_IO_LR_CORNER_UR 1 15 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK2)
B ARCVAL(VPSPX5,HTK8)
C ARCVAL(VPSPX5,HTK14)
D ARCVAL(VPSPX5,HTK20)
E ARCVAL(VPSPX5,HTK26)
F ARCVAL(VPSPX5,HTK32)
G ARCVAL(VPSPX5,HTK2)
H ARCVAL(VPSPX5,HTK8)
I ARCVAL(VPSPX5,HTK14)
J ARCVAL(VPSPX5,HTK20)
K ARCVAL(VPSPX5,HTK26)
L ARCVAL(VPSPX5,HTK32)

MC1_S_33 MISCS_MIC_IO_LR_CORNER_UR 1 12 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK3)
B ARCVAL(VPSPX5,HTK9)
C ARCVAL(VPSPX5,HTK15)
D ARCVAL(VPSPX5,HTK21)
E ARCVAL(VPSPX5,HTK27)
F ARCVAL(VPSPX5,HTK33)
G ARCVAL(VPSPX5,HTK3)
H ARCVAL(VPSPX5,HTK9)
I ARCVAL(VPSPX5,HTK15)
J ARCVAL(VPSPX5,HTK21)
K ARCVAL(VPSPX5,HTK27)
L ARCVAL(VPSPX5,HTK33)

MC1_S_34 MISCS_MIC_IO_LR_CORNER_UR 0 13 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK4)
B ARCVAL(VPSPX5,HTK10)
C ARCVAL(VPSPX5,HTK16)
D ARCVAL(VPSPX5,HTK22)
E ARCVAL(VPSPX5,HTK28)
F ARCVAL(VPSPX5,PIBCLKB0)
G ARCVAL(VPSPX5,HTK4)
H ARCVAL(VPSPX5,HTK10)
I ARCVAL(VPSPX5,HTK16)
J ARCVAL(VPSPX5,HTK22)
K ARCVAL(VPSPX5,HTK28)
L ARCVAL(VPSPX5,PIBCLKB0)

MC1_S_35 MISCS_MIC_IO_LR_CORNER_UR 0 39 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK5)
B ARCVAL(VPSPX5,HTK11)
C ARCVAL(VPSPX5,HTK17)
D ARCVAL(VPSPX5,HTK23)
E ARCVAL(VPSPX5,HTK29)
F ARCVAL(VPSPX5,PIBCLKB1)
G ARCVAL(VPSPX5,HTK5)
H ARCVAL(VPSPX5,HTK11)
I ARCVAL(VPSPX5,HTK17)
J ARCVAL(VPSPX5,HTK23)
K ARCVAL(VPSPX5,HTK29)
L ARCVAL(VPSPX5,PIBCLKB1)

MC1_S_36 MISCS_MIC_IO_LR_CORNER_UR 1 31 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX6)
B ARCVAL(VPSPX6,HTK0)
C ARCVAL(VPSPX6,HTK6)
D ARCVAL(VPSPX6,HTK12)
E ARCVAL(VPSPX6,HTK18)
F ARCVAL(VPSPX6,HTK24)
G ARCVAL(VPSPX6,HTK30)
H ARCVAL(VPSPX6,HTK0)
I ARCVAL(VPSPX6,HTK6)
J ARCVAL(VPSPX6,HTK12)
K ARCVAL(VPSPX6,HTK18)
L ARCVAL(VPSPX6,HTK24)
M ARCVAL(VPSPX6,HTK30)

MC1_S_37 MISCS_MIC_IO_LR_CORNER_UR 0 28 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK1)
B ARCVAL(VPSPX6,HTK7)
C ARCVAL(VPSPX6,HTK13)
D ARCVAL(VPSPX6,HTK19)
E ARCVAL(VPSPX6,HTK25)
F ARCVAL(VPSPX6,HTK31)
G ARCVAL(VPSPX6,HTK1)
H ARCVAL(VPSPX6,HTK7)
I ARCVAL(VPSPX6,HTK13)
J ARCVAL(VPSPX6,HTK19)
K ARCVAL(VPSPX6,HTK25)
L ARCVAL(VPSPX6,HTK31)

MC1_S_38 MISCS_MIC_IO_LR_CORNER_UR 0 31 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK2)
B ARCVAL(VPSPX6,HTK8)
C ARCVAL(VPSPX6,HTK14)
D ARCVAL(VPSPX6,HTK20)
E ARCVAL(VPSPX6,HTK26)
F ARCVAL(VPSPX6,HTK32)
G ARCVAL(VPSPX6,HTK2)
H ARCVAL(VPSPX6,HTK8)
I ARCVAL(VPSPX6,HTK14)
J ARCVAL(VPSPX6,HTK20)
K ARCVAL(VPSPX6,HTK26)
L ARCVAL(VPSPX6,HTK32)

MC1_S_39 PIB 26 48 0 2 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK3)
B ARCVAL(VPSPX6,HTK9)
C ARCVAL(VPSPX6,HTK15)
D ARCVAL(VPSPX6,HTK21)
E ARCVAL(VPSPX6,HTK27)
F ARCVAL(VPSPX6,HTK33)
G ARCVAL(VPSPX6,HTK3)
H ARCVAL(VPSPX6,HTK9)
I ARCVAL(VPSPX6,HTK15)
J ARCVAL(VPSPX6,HTK21)
K ARCVAL(VPSPX6,HTK27)
L ARCVAL(VPSPX6,HTK33)

MC1_S_40 MISCS_MIC_IO_LR_CORNER_UR 1 6 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK4)
B ARCVAL(VPSPX6,HTK10)
C ARCVAL(VPSPX6,HTK16)
D ARCVAL(VPSPX6,HTK22)
E ARCVAL(VPSPX6,HTK28)
F ARCVAL(VPSPX6,PIBCLKB0)
G ARCVAL(VPSPX6,HTK4)
H ARCVAL(VPSPX6,HTK10)
I ARCVAL(VPSPX6,HTK16)
J ARCVAL(VPSPX6,HTK22)
K ARCVAL(VPSPX6,HTK28)
L ARCVAL(VPSPX6,PIBCLKB0)

MC1_S_41 MISCS_MIC_IO_LR_CORNER_UR 1 9 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK5)
B ARCVAL(VPSPX6,HTK11)
C ARCVAL(VPSPX6,HTK17)
D ARCVAL(VPSPX6,HTK23)
E ARCVAL(VPSPX6,HTK29)
F ARCVAL(VPSPX6,PIBCLKB1)
G ARCVAL(VPSPX6,HTK5)
H ARCVAL(VPSPX6,HTK11)
I ARCVAL(VPSPX6,HTK17)
J ARCVAL(VPSPX6,HTK23)
K ARCVAL(VPSPX6,HTK29)
L ARCVAL(VPSPX6,PIBCLKB1)

MC1_S_42 PIB 26 47 0 2 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX7)
B ARCVAL(VPSPX7,HTK0)
C ARCVAL(VPSPX7,HTK6)
D ARCVAL(VPSPX7,HTK12)
E ARCVAL(VPSPX7,HTK18)
F ARCVAL(VPSPX7,HTK24)
G ARCVAL(VPSPX7,HTK30)
H ARCVAL(VPSPX7,HTK0)
I ARCVAL(VPSPX7,HTK6)
J ARCVAL(VPSPX7,HTK12)
K ARCVAL(VPSPX7,HTK18)
L ARCVAL(VPSPX7,HTK24)
M ARCVAL(VPSPX7,HTK30)

MC1_S_43 MISCS_MIC_IO_LR_CORNER_UR 0 5 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK1)
B ARCVAL(VPSPX7,HTK7)
C ARCVAL(VPSPX7,HTK13)
D ARCVAL(VPSPX7,HTK19)
E ARCVAL(VPSPX7,HTK25)
F ARCVAL(VPSPX7,HTK31)
G ARCVAL(VPSPX7,HTK1)
H ARCVAL(VPSPX7,HTK7)
I ARCVAL(VPSPX7,HTK13)
J ARCVAL(VPSPX7,HTK19)
K ARCVAL(VPSPX7,HTK25)
L ARCVAL(VPSPX7,HTK31)

MC1_S_44 MISCS_MIC_IO_LR_CORNER_UR 0 2 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK2)
B ARCVAL(VPSPX7,HTK8)
C ARCVAL(VPSPX7,HTK14)
D ARCVAL(VPSPX7,HTK20)
E ARCVAL(VPSPX7,HTK26)
F ARCVAL(VPSPX7,HTK32)
G ARCVAL(VPSPX7,HTK2)
H ARCVAL(VPSPX7,HTK8)
I ARCVAL(VPSPX7,HTK14)
J ARCVAL(VPSPX7,HTK20)
K ARCVAL(VPSPX7,HTK26)
L ARCVAL(VPSPX7,HTK32)

MC1_S_45 MISCS_MIC_IO_LR_CORNER_UR 1 5 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK3)
B ARCVAL(VPSPX7,HTK9)
C ARCVAL(VPSPX7,HTK15)
D ARCVAL(VPSPX7,HTK21)
E ARCVAL(VPSPX7,HTK27)
F ARCVAL(VPSPX7,HTK33)
G ARCVAL(VPSPX7,HTK3)
H ARCVAL(VPSPX7,HTK9)
I ARCVAL(VPSPX7,HTK15)
J ARCVAL(VPSPX7,HTK21)
K ARCVAL(VPSPX7,HTK27)
L ARCVAL(VPSPX7,HTK33)

MC1_S_46 MISCS_MIC_IO_LR_CORNER_UR 0 29 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK4)
B ARCVAL(VPSPX7,HTK10)
C ARCVAL(VPSPX7,HTK16)
D ARCVAL(VPSPX7,HTK22)
E ARCVAL(VPSPX7,HTK28)
F ARCVAL(VPSPX7,PIBCLKB0)
G ARCVAL(VPSPX7,HTK4)
H ARCVAL(VPSPX7,HTK10)
I ARCVAL(VPSPX7,HTK16)
J ARCVAL(VPSPX7,HTK22)
K ARCVAL(VPSPX7,HTK28)
L ARCVAL(VPSPX7,PIBCLKB0)

MC1_S_47 MISCS_MIC_IO_LR_CORNER_UR 0 26 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK5)
B ARCVAL(VPSPX7,HTK11)
C ARCVAL(VPSPX7,HTK17)
D ARCVAL(VPSPX7,HTK23)
E ARCVAL(VPSPX7,HTK29)
F ARCVAL(VPSPX7,PIBCLKB1)
G ARCVAL(VPSPX7,HTK5)
H ARCVAL(VPSPX7,HTK11)
I ARCVAL(VPSPX7,HTK17)
J ARCVAL(VPSPX7,HTK23)
K ARCVAL(VPSPX7,HTK29)
L ARCVAL(VPSPX7,PIBCLKB1)

MC1_Z_0 MISCS_MIC_IO_LR_CORNER_UR 1 48 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX0)
B ARCVAL(VPSPX0,HTK5)
C ARCVAL(VPSPX0,HTK4)
D ARCVAL(VPSPX0,HTK3)
E ARCVAL(VPSPX0,HTK2)
F ARCVAL(VPSPX0,HTK1)
G ARCVAL(VPSPX0,HTK0)
H ARCVAL(VPSPX0,HTK5)
I ARCVAL(VPSPX0,HTK4)
J ARCVAL(VPSPX0,HTK3)
K ARCVAL(VPSPX0,HTK2)
L ARCVAL(VPSPX0,HTK1)
M ARCVAL(VPSPX0,HTK0)

MC1_Z_1 MISCS_MIC_IO_LR_CORNER_UR 1 51 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK11)
B ARCVAL(VPSPX0,HTK10)
C ARCVAL(VPSPX0,HTK9)
D ARCVAL(VPSPX0,HTK8)
E ARCVAL(VPSPX0,HTK7)
F ARCVAL(VPSPX0,HTK6)
G ARCVAL(VPSPX0,HTK11)
H ARCVAL(VPSPX0,HTK10)
I ARCVAL(VPSPX0,HTK9)
J ARCVAL(VPSPX0,HTK8)
K ARCVAL(VPSPX0,HTK7)
L ARCVAL(VPSPX0,HTK6)

MC1_Z_2 MISCS_MIC_IO_LR_CORNER_UR 0 26 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK17)
B ARCVAL(VPSPX0,HTK16)
C ARCVAL(VPSPX0,HTK15)
D ARCVAL(VPSPX0,HTK14)
E ARCVAL(VPSPX0,HTK13)
F ARCVAL(VPSPX0,HTK12)
G ARCVAL(VPSPX0,HTK17)
H ARCVAL(VPSPX0,HTK16)
I ARCVAL(VPSPX0,HTK15)
J ARCVAL(VPSPX0,HTK14)
K ARCVAL(VPSPX0,HTK13)
L ARCVAL(VPSPX0,HTK12)

MC1_Z_3 MISCS_MIC_IO_LR_CORNER_UR 1 29 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK23)
B ARCVAL(VPSPX0,HTK22)
C ARCVAL(VPSPX0,HTK21)
D ARCVAL(VPSPX0,HTK20)
E ARCVAL(VPSPX0,HTK19)
F ARCVAL(VPSPX0,HTK18)
G ARCVAL(VPSPX0,HTK23)
H ARCVAL(VPSPX0,HTK22)
I ARCVAL(VPSPX0,HTK21)
J ARCVAL(VPSPX0,HTK20)
K ARCVAL(VPSPX0,HTK19)
L ARCVAL(VPSPX0,HTK18)

MC1_Z_4 PIB 26 52 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,HTK29)
B ARCVAL(VPSPX0,HTK28)
C ARCVAL(VPSPX0,HTK27)
D ARCVAL(VPSPX0,HTK26)
E ARCVAL(VPSPX0,HTK25)
F ARCVAL(VPSPX0,HTK24)
G ARCVAL(VPSPX0,HTK29)
H ARCVAL(VPSPX0,HTK28)
I ARCVAL(VPSPX0,HTK27)
J ARCVAL(VPSPX0,HTK26)
K ARCVAL(VPSPX0,HTK25)
L ARCVAL(VPSPX0,HTK24)

MC1_Z_5 MISCS_MIC_IO_LR_CORNER_UR 0 33 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX0,PIBCLKB1)
B ARCVAL(VPSPX0,PIBCLKB0)
C ARCVAL(VPSPX0,HTK33)
D ARCVAL(VPSPX0,HTK32)
E ARCVAL(VPSPX0,HTK31)
F ARCVAL(VPSPX0,HTK30)
G ARCVAL(VPSPX0,PIBCLKB1)
H ARCVAL(VPSPX0,PIBCLKB0)
I ARCVAL(VPSPX0,HTK33)
J ARCVAL(VPSPX0,HTK32)
K ARCVAL(VPSPX0,HTK31)
L ARCVAL(VPSPX0,HTK30)

MC1_Z_6 MISCS_MIC_IO_LR_CORNER_UR 1 21 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX1)
B ARCVAL(VPSPX1,HTK5)
C ARCVAL(VPSPX1,HTK4)
D ARCVAL(VPSPX1,HTK3)
E ARCVAL(VPSPX1,HTK2)
F ARCVAL(VPSPX1,HTK1)
G ARCVAL(VPSPX1,HTK0)
H ARCVAL(VPSPX1,HTK5)
I ARCVAL(VPSPX1,HTK4)
J ARCVAL(VPSPX1,HTK3)
K ARCVAL(VPSPX1,HTK2)
L ARCVAL(VPSPX1,HTK1)
M ARCVAL(VPSPX1,HTK0)

MC1_Z_7 MISCS_MIC_IO_LR_CORNER_UR 1 18 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK11)
B ARCVAL(VPSPX1,HTK10)
C ARCVAL(VPSPX1,HTK9)
D ARCVAL(VPSPX1,HTK8)
E ARCVAL(VPSPX1,HTK7)
F ARCVAL(VPSPX1,HTK6)
G ARCVAL(VPSPX1,HTK11)
H ARCVAL(VPSPX1,HTK10)
I ARCVAL(VPSPX1,HTK9)
J ARCVAL(VPSPX1,HTK8)
K ARCVAL(VPSPX1,HTK7)
L ARCVAL(VPSPX1,HTK6)

MC1_Z_8 MISCS_MIC_IO_LR_CORNER_UR 1 45 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK17)
B ARCVAL(VPSPX1,HTK16)
C ARCVAL(VPSPX1,HTK15)
D ARCVAL(VPSPX1,HTK14)
E ARCVAL(VPSPX1,HTK13)
F ARCVAL(VPSPX1,HTK12)
G ARCVAL(VPSPX1,HTK17)
H ARCVAL(VPSPX1,HTK16)
I ARCVAL(VPSPX1,HTK15)
J ARCVAL(VPSPX1,HTK14)
K ARCVAL(VPSPX1,HTK13)
L ARCVAL(VPSPX1,HTK12)

MC1_Z_9 MISCS_MIC_IO_LR_CORNER_UR 1 42 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK23)
B ARCVAL(VPSPX1,HTK22)
C ARCVAL(VPSPX1,HTK21)
D ARCVAL(VPSPX1,HTK20)
E ARCVAL(VPSPX1,HTK19)
F ARCVAL(VPSPX1,HTK18)
G ARCVAL(VPSPX1,HTK23)
H ARCVAL(VPSPX1,HTK22)
I ARCVAL(VPSPX1,HTK21)
J ARCVAL(VPSPX1,HTK20)
K ARCVAL(VPSPX1,HTK19)
L ARCVAL(VPSPX1,HTK18)

MC1_Z_10 MISCS_MIC_IO_LR_CORNER_UR 0 43 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,HTK29)
B ARCVAL(VPSPX1,HTK28)
C ARCVAL(VPSPX1,HTK27)
D ARCVAL(VPSPX1,HTK26)
E ARCVAL(VPSPX1,HTK25)
F ARCVAL(VPSPX1,HTK24)
G ARCVAL(VPSPX1,HTK29)
H ARCVAL(VPSPX1,HTK28)
I ARCVAL(VPSPX1,HTK27)
J ARCVAL(VPSPX1,HTK26)
K ARCVAL(VPSPX1,HTK25)
L ARCVAL(VPSPX1,HTK24)

MC1_Z_11 MISCS_MIC_IO_LR_CORNER_UR 0 40 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX1,PIBCLKB1)
B ARCVAL(VPSPX1,PIBCLKB0)
C ARCVAL(VPSPX1,HTK33)
D ARCVAL(VPSPX1,HTK32)
E ARCVAL(VPSPX1,HTK31)
F ARCVAL(VPSPX1,HTK30)
G ARCVAL(VPSPX1,PIBCLKB1)
H ARCVAL(VPSPX1,PIBCLKB0)
I ARCVAL(VPSPX1,HTK33)
J ARCVAL(VPSPX1,HTK32)
K ARCVAL(VPSPX1,HTK31)
L ARCVAL(VPSPX1,HTK30)

MC1_Z_12 MISCS_MIC_IO_LR_CORNER_UR 1 38 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX2)
B ARCVAL(VPSPX2,HTK5)
C ARCVAL(VPSPX2,HTK4)
D ARCVAL(VPSPX2,HTK3)
E ARCVAL(VPSPX2,HTK2)
F ARCVAL(VPSPX2,HTK1)
G ARCVAL(VPSPX2,HTK0)
H ARCVAL(VPSPX2,HTK5)
I ARCVAL(VPSPX2,HTK4)
J ARCVAL(VPSPX2,HTK3)
K ARCVAL(VPSPX2,HTK2)
L ARCVAL(VPSPX2,HTK1)
M ARCVAL(VPSPX2,HTK0)

MC1_Z_13 MISCS_MIC_IO_LR_CORNER_UR 1 41 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK11)
B ARCVAL(VPSPX2,HTK10)
C ARCVAL(VPSPX2,HTK9)
D ARCVAL(VPSPX2,HTK8)
E ARCVAL(VPSPX2,HTK7)
F ARCVAL(VPSPX2,HTK6)
G ARCVAL(VPSPX2,HTK11)
H ARCVAL(VPSPX2,HTK10)
I ARCVAL(VPSPX2,HTK9)
J ARCVAL(VPSPX2,HTK8)
K ARCVAL(VPSPX2,HTK7)
L ARCVAL(VPSPX2,HTK6)

MC1_Z_14 MISCS_MIC_IO_LR_CORNER_UR 0 38 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK17)
B ARCVAL(VPSPX2,HTK16)
C ARCVAL(VPSPX2,HTK15)
D ARCVAL(VPSPX2,HTK14)
E ARCVAL(VPSPX2,HTK13)
F ARCVAL(VPSPX2,HTK12)
G ARCVAL(VPSPX2,HTK17)
H ARCVAL(VPSPX2,HTK16)
I ARCVAL(VPSPX2,HTK15)
J ARCVAL(VPSPX2,HTK14)
K ARCVAL(VPSPX2,HTK13)
L ARCVAL(VPSPX2,HTK12)

MC1_Z_15 MISCS_MIC_IO_LR_CORNER_UR 0 41 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK23)
B ARCVAL(VPSPX2,HTK22)
C ARCVAL(VPSPX2,HTK21)
D ARCVAL(VPSPX2,HTK20)
E ARCVAL(VPSPX2,HTK19)
F ARCVAL(VPSPX2,HTK18)
G ARCVAL(VPSPX2,HTK23)
H ARCVAL(VPSPX2,HTK22)
I ARCVAL(VPSPX2,HTK21)
J ARCVAL(VPSPX2,HTK20)
K ARCVAL(VPSPX2,HTK19)
L ARCVAL(VPSPX2,HTK18)

MC1_Z_16 MISCS_MIC_IO_LR_CORNER_UR 1 40 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,HTK29)
B ARCVAL(VPSPX2,HTK28)
C ARCVAL(VPSPX2,HTK27)
D ARCVAL(VPSPX2,HTK26)
E ARCVAL(VPSPX2,HTK25)
F ARCVAL(VPSPX2,HTK24)
G ARCVAL(VPSPX2,HTK29)
H ARCVAL(VPSPX2,HTK28)
I ARCVAL(VPSPX2,HTK27)
J ARCVAL(VPSPX2,HTK26)
K ARCVAL(VPSPX2,HTK25)
L ARCVAL(VPSPX2,HTK24)

MC1_Z_17 MISCS_MIC_IO_LR_CORNER_UR 1 43 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX2,PIBCLKB1)
B ARCVAL(VPSPX2,PIBCLKB0)
C ARCVAL(VPSPX2,HTK33)
D ARCVAL(VPSPX2,HTK32)
E ARCVAL(VPSPX2,HTK31)
F ARCVAL(VPSPX2,HTK30)
G ARCVAL(VPSPX2,PIBCLKB1)
H ARCVAL(VPSPX2,PIBCLKB0)
I ARCVAL(VPSPX2,HTK33)
J ARCVAL(VPSPX2,HTK32)
K ARCVAL(VPSPX2,HTK31)
L ARCVAL(VPSPX2,HTK30)

MC1_Z_18 MISCS_MIC_IO_LR_CORNER_UR 0 9 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX3)
B ARCVAL(VPSPX3,HTK5)
C ARCVAL(VPSPX3,HTK4)
D ARCVAL(VPSPX3,HTK3)
E ARCVAL(VPSPX3,HTK2)
F ARCVAL(VPSPX3,HTK1)
G ARCVAL(VPSPX3,HTK0)
H ARCVAL(VPSPX3,HTK5)
I ARCVAL(VPSPX3,HTK4)
J ARCVAL(VPSPX3,HTK3)
K ARCVAL(VPSPX3,HTK2)
L ARCVAL(VPSPX3,HTK1)
M ARCVAL(VPSPX3,HTK0)

MC1_Z_19 MISCS_MIC_IO_LR_CORNER_UR 0 6 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK11)
B ARCVAL(VPSPX3,HTK10)
C ARCVAL(VPSPX3,HTK9)
D ARCVAL(VPSPX3,HTK8)
E ARCVAL(VPSPX3,HTK7)
F ARCVAL(VPSPX3,HTK6)
G ARCVAL(VPSPX3,HTK11)
H ARCVAL(VPSPX3,HTK10)
I ARCVAL(VPSPX3,HTK9)
J ARCVAL(VPSPX3,HTK8)
K ARCVAL(VPSPX3,HTK7)
L ARCVAL(VPSPX3,HTK6)

MC1_Z_20 MISCS_MIC_IO_LR_CORNER_UR 1 9 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK17)
B ARCVAL(VPSPX3,HTK16)
C ARCVAL(VPSPX3,HTK15)
D ARCVAL(VPSPX3,HTK14)
E ARCVAL(VPSPX3,HTK13)
F ARCVAL(VPSPX3,HTK12)
G ARCVAL(VPSPX3,HTK17)
H ARCVAL(VPSPX3,HTK16)
I ARCVAL(VPSPX3,HTK15)
J ARCVAL(VPSPX3,HTK14)
K ARCVAL(VPSPX3,HTK13)
L ARCVAL(VPSPX3,HTK12)

MC1_Z_21 MISCS_MIC_IO_LR_CORNER_UR 1 6 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK23)
B ARCVAL(VPSPX3,HTK22)
C ARCVAL(VPSPX3,HTK21)
D ARCVAL(VPSPX3,HTK20)
E ARCVAL(VPSPX3,HTK19)
F ARCVAL(VPSPX3,HTK18)
G ARCVAL(VPSPX3,HTK23)
H ARCVAL(VPSPX3,HTK22)
I ARCVAL(VPSPX3,HTK21)
J ARCVAL(VPSPX3,HTK20)
K ARCVAL(VPSPX3,HTK19)
L ARCVAL(VPSPX3,HTK18)

MC1_Z_22 MISCS_MIC_IO_LR_CORNER_UR 0 7 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,HTK29)
B ARCVAL(VPSPX3,HTK28)
C ARCVAL(VPSPX3,HTK27)
D ARCVAL(VPSPX3,HTK26)
E ARCVAL(VPSPX3,HTK25)
F ARCVAL(VPSPX3,HTK24)
G ARCVAL(VPSPX3,HTK29)
H ARCVAL(VPSPX3,HTK28)
I ARCVAL(VPSPX3,HTK27)
J ARCVAL(VPSPX3,HTK26)
K ARCVAL(VPSPX3,HTK25)
L ARCVAL(VPSPX3,HTK24)

MC1_Z_23 MISCS_MIC_IO_LR_CORNER_UR 0 4 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX3,PIBCLKB1)
B ARCVAL(VPSPX3,PIBCLKB0)
C ARCVAL(VPSPX3,HTK33)
D ARCVAL(VPSPX3,HTK32)
E ARCVAL(VPSPX3,HTK31)
F ARCVAL(VPSPX3,HTK30)
G ARCVAL(VPSPX3,PIBCLKB1)
H ARCVAL(VPSPX3,PIBCLKB0)
I ARCVAL(VPSPX3,HTK33)
J ARCVAL(VPSPX3,HTK32)
K ARCVAL(VPSPX3,HTK31)
L ARCVAL(VPSPX3,HTK30)

MC1_Z_24 MISCS_MIC_IO_LR_CORNER_UR 1 44 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX4)
B ARCVAL(VPSPX4,HTK5)
C ARCVAL(VPSPX4,HTK4)
D ARCVAL(VPSPX4,HTK3)
E ARCVAL(VPSPX4,HTK2)
F ARCVAL(VPSPX4,HTK1)
G ARCVAL(VPSPX4,HTK0)
H ARCVAL(VPSPX4,HTK5)
I ARCVAL(VPSPX4,HTK4)
J ARCVAL(VPSPX4,HTK3)
K ARCVAL(VPSPX4,HTK2)
L ARCVAL(VPSPX4,HTK1)
M ARCVAL(VPSPX4,HTK0)

MC1_Z_25 MISCS_MIC_IO_LR_CORNER_UR 1 47 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK11)
B ARCVAL(VPSPX4,HTK10)
C ARCVAL(VPSPX4,HTK9)
D ARCVAL(VPSPX4,HTK8)
E ARCVAL(VPSPX4,HTK7)
F ARCVAL(VPSPX4,HTK6)
G ARCVAL(VPSPX4,HTK11)
H ARCVAL(VPSPX4,HTK10)
I ARCVAL(VPSPX4,HTK9)
J ARCVAL(VPSPX4,HTK8)
K ARCVAL(VPSPX4,HTK7)
L ARCVAL(VPSPX4,HTK6)

MC1_Z_26 MISCS_MIC_IO_LR_CORNER_UR 0 44 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK17)
B ARCVAL(VPSPX4,HTK16)
C ARCVAL(VPSPX4,HTK15)
D ARCVAL(VPSPX4,HTK14)
E ARCVAL(VPSPX4,HTK13)
F ARCVAL(VPSPX4,HTK12)
G ARCVAL(VPSPX4,HTK17)
H ARCVAL(VPSPX4,HTK16)
I ARCVAL(VPSPX4,HTK15)
J ARCVAL(VPSPX4,HTK14)
K ARCVAL(VPSPX4,HTK13)
L ARCVAL(VPSPX4,HTK12)

MC1_Z_27 MISCS_MIC_IO_LR_CORNER_UR 0 47 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK23)
B ARCVAL(VPSPX4,HTK22)
C ARCVAL(VPSPX4,HTK21)
D ARCVAL(VPSPX4,HTK20)
E ARCVAL(VPSPX4,HTK19)
F ARCVAL(VPSPX4,HTK18)
G ARCVAL(VPSPX4,HTK23)
H ARCVAL(VPSPX4,HTK22)
I ARCVAL(VPSPX4,HTK21)
J ARCVAL(VPSPX4,HTK20)
K ARCVAL(VPSPX4,HTK19)
L ARCVAL(VPSPX4,HTK18)

MC1_Z_28 MISCS_MIC_IO_LR_CORNER_UR 1 18 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,HTK29)
B ARCVAL(VPSPX4,HTK28)
C ARCVAL(VPSPX4,HTK27)
D ARCVAL(VPSPX4,HTK26)
E ARCVAL(VPSPX4,HTK25)
F ARCVAL(VPSPX4,HTK24)
G ARCVAL(VPSPX4,HTK29)
H ARCVAL(VPSPX4,HTK28)
I ARCVAL(VPSPX4,HTK27)
J ARCVAL(VPSPX4,HTK26)
K ARCVAL(VPSPX4,HTK25)
L ARCVAL(VPSPX4,HTK24)

MC1_Z_29 MISCS_MIC_IO_LR_CORNER_UR 1 21 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX4,PIBCLKB1)
B ARCVAL(VPSPX4,PIBCLKB0)
C ARCVAL(VPSPX4,HTK33)
D ARCVAL(VPSPX4,HTK32)
E ARCVAL(VPSPX4,HTK31)
F ARCVAL(VPSPX4,HTK30)
G ARCVAL(VPSPX4,PIBCLKB1)
H ARCVAL(VPSPX4,PIBCLKB0)
I ARCVAL(VPSPX4,HTK33)
J ARCVAL(VPSPX4,HTK32)
K ARCVAL(VPSPX4,HTK31)
L ARCVAL(VPSPX4,HTK30)

MC1_Z_30 MISCS_MIC_IO_LR_CORNER_UR 0 36 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX5)
B ARCVAL(VPSPX5,HTK5)
C ARCVAL(VPSPX5,HTK4)
D ARCVAL(VPSPX5,HTK3)
E ARCVAL(VPSPX5,HTK2)
F ARCVAL(VPSPX5,HTK1)
G ARCVAL(VPSPX5,HTK0)
H ARCVAL(VPSPX5,HTK5)
I ARCVAL(VPSPX5,HTK4)
J ARCVAL(VPSPX5,HTK3)
K ARCVAL(VPSPX5,HTK2)
L ARCVAL(VPSPX5,HTK1)
M ARCVAL(VPSPX5,HTK0)

MC1_Z_31 MISCS_MIC_IO_LR_CORNER_UR 1 39 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK11)
B ARCVAL(VPSPX5,HTK10)
C ARCVAL(VPSPX5,HTK9)
D ARCVAL(VPSPX5,HTK8)
E ARCVAL(VPSPX5,HTK7)
F ARCVAL(VPSPX5,HTK6)
G ARCVAL(VPSPX5,HTK11)
H ARCVAL(VPSPX5,HTK10)
I ARCVAL(VPSPX5,HTK9)
J ARCVAL(VPSPX5,HTK8)
K ARCVAL(VPSPX5,HTK7)
L ARCVAL(VPSPX5,HTK6)

MC1_Z_32 MISCS_MIC_IO_LR_CORNER_UR 1 36 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK17)
B ARCVAL(VPSPX5,HTK16)
C ARCVAL(VPSPX5,HTK15)
D ARCVAL(VPSPX5,HTK14)
E ARCVAL(VPSPX5,HTK13)
F ARCVAL(VPSPX5,HTK12)
G ARCVAL(VPSPX5,HTK17)
H ARCVAL(VPSPX5,HTK16)
I ARCVAL(VPSPX5,HTK15)
J ARCVAL(VPSPX5,HTK14)
K ARCVAL(VPSPX5,HTK13)
L ARCVAL(VPSPX5,HTK12)

MC1_Z_33 MISCS_MIC_IO_LR_CORNER_UR 0 10 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK23)
B ARCVAL(VPSPX5,HTK22)
C ARCVAL(VPSPX5,HTK21)
D ARCVAL(VPSPX5,HTK20)
E ARCVAL(VPSPX5,HTK19)
F ARCVAL(VPSPX5,HTK18)
G ARCVAL(VPSPX5,HTK23)
H ARCVAL(VPSPX5,HTK22)
I ARCVAL(VPSPX5,HTK21)
J ARCVAL(VPSPX5,HTK20)
K ARCVAL(VPSPX5,HTK19)
L ARCVAL(VPSPX5,HTK18)

MC1_Z_34 MISCS_MIC_IO_LR_CORNER_UR 1 13 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,HTK29)
B ARCVAL(VPSPX5,HTK28)
C ARCVAL(VPSPX5,HTK27)
D ARCVAL(VPSPX5,HTK26)
E ARCVAL(VPSPX5,HTK25)
F ARCVAL(VPSPX5,HTK24)
G ARCVAL(VPSPX5,HTK29)
H ARCVAL(VPSPX5,HTK28)
I ARCVAL(VPSPX5,HTK27)
J ARCVAL(VPSPX5,HTK26)
K ARCVAL(VPSPX5,HTK25)
L ARCVAL(VPSPX5,HTK24)

MC1_Z_35 MISCS_MIC_IO_LR_CORNER_UR 1 10 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX5,PIBCLKB1)
B ARCVAL(VPSPX5,PIBCLKB0)
C ARCVAL(VPSPX5,HTK33)
D ARCVAL(VPSPX5,HTK32)
E ARCVAL(VPSPX5,HTK31)
F ARCVAL(VPSPX5,HTK30)
G ARCVAL(VPSPX5,PIBCLKB1)
H ARCVAL(VPSPX5,PIBCLKB0)
I ARCVAL(VPSPX5,HTK33)
J ARCVAL(VPSPX5,HTK32)
K ARCVAL(VPSPX5,HTK31)
L ARCVAL(VPSPX5,HTK30)

MC1_Z_36 MISCS_MIC_IO_LR_CORNER_UR 0 6 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX6)
B ARCVAL(VPSPX6,HTK5)
C ARCVAL(VPSPX6,HTK4)
D ARCVAL(VPSPX6,HTK3)
E ARCVAL(VPSPX6,HTK2)
F ARCVAL(VPSPX6,HTK1)
G ARCVAL(VPSPX6,HTK0)
H ARCVAL(VPSPX6,HTK5)
I ARCVAL(VPSPX6,HTK4)
J ARCVAL(VPSPX6,HTK3)
K ARCVAL(VPSPX6,HTK2)
L ARCVAL(VPSPX6,HTK1)
M ARCVAL(VPSPX6,HTK0)

MC1_Z_37 MISCS_MIC_IO_LR_CORNER_UR 0 9 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK11)
B ARCVAL(VPSPX6,HTK10)
C ARCVAL(VPSPX6,HTK9)
D ARCVAL(VPSPX6,HTK8)
E ARCVAL(VPSPX6,HTK7)
F ARCVAL(VPSPX6,HTK6)
G ARCVAL(VPSPX6,HTK11)
H ARCVAL(VPSPX6,HTK10)
I ARCVAL(VPSPX6,HTK9)
J ARCVAL(VPSPX6,HTK8)
K ARCVAL(VPSPX6,HTK7)
L ARCVAL(VPSPX6,HTK6)

MC1_Z_38 MISCS_MIC_IO_LR_CORNER_UR 1 8 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK17)
B ARCVAL(VPSPX6,HTK16)
C ARCVAL(VPSPX6,HTK15)
D ARCVAL(VPSPX6,HTK14)
E ARCVAL(VPSPX6,HTK13)
F ARCVAL(VPSPX6,HTK12)
G ARCVAL(VPSPX6,HTK17)
H ARCVAL(VPSPX6,HTK16)
I ARCVAL(VPSPX6,HTK15)
J ARCVAL(VPSPX6,HTK14)
K ARCVAL(VPSPX6,HTK13)
L ARCVAL(VPSPX6,HTK12)

MC1_Z_39 MISCS_MIC_IO_LR_CORNER_UR 1 11 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK23)
B ARCVAL(VPSPX6,HTK22)
C ARCVAL(VPSPX6,HTK21)
D ARCVAL(VPSPX6,HTK20)
E ARCVAL(VPSPX6,HTK19)
F ARCVAL(VPSPX6,HTK18)
G ARCVAL(VPSPX6,HTK23)
H ARCVAL(VPSPX6,HTK22)
I ARCVAL(VPSPX6,HTK21)
J ARCVAL(VPSPX6,HTK20)
K ARCVAL(VPSPX6,HTK19)
L ARCVAL(VPSPX6,HTK18)

MC1_Z_40 MISCS_MIC_IO_LR_CORNER_UR 0 8 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,HTK29)
B ARCVAL(VPSPX6,HTK28)
C ARCVAL(VPSPX6,HTK27)
D ARCVAL(VPSPX6,HTK26)
E ARCVAL(VPSPX6,HTK25)
F ARCVAL(VPSPX6,HTK24)
G ARCVAL(VPSPX6,HTK29)
H ARCVAL(VPSPX6,HTK28)
I ARCVAL(VPSPX6,HTK27)
J ARCVAL(VPSPX6,HTK26)
K ARCVAL(VPSPX6,HTK25)
L ARCVAL(VPSPX6,HTK24)

MC1_Z_41 MISCS_MIC_IO_LR_CORNER_UR 0 11 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX6,PIBCLKB1)
B ARCVAL(VPSPX6,PIBCLKB0)
C ARCVAL(VPSPX6,HTK33)
D ARCVAL(VPSPX6,HTK32)
E ARCVAL(VPSPX6,HTK31)
F ARCVAL(VPSPX6,HTK30)
G ARCVAL(VPSPX6,PIBCLKB1)
H ARCVAL(VPSPX6,PIBCLKB0)
I ARCVAL(VPSPX6,HTK33)
J ARCVAL(VPSPX6,HTK32)
K ARCVAL(VPSPX6,HTK31)
L ARCVAL(VPSPX6,HTK30)

MC1_Z_42 MISCS_MIC_IO_LR_CORNER_UR 1 29 0 1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX7)
B ARCVAL(VPSPX7,HTK5)
C ARCVAL(VPSPX7,HTK4)
D ARCVAL(VPSPX7,HTK3)
E ARCVAL(VPSPX7,HTK2)
F ARCVAL(VPSPX7,HTK1)
G ARCVAL(VPSPX7,HTK0)
H ARCVAL(VPSPX7,HTK5)
I ARCVAL(VPSPX7,HTK4)
J ARCVAL(VPSPX7,HTK3)
K ARCVAL(VPSPX7,HTK2)
L ARCVAL(VPSPX7,HTK1)
M ARCVAL(VPSPX7,HTK0)

MC1_Z_43 MISCS_MIC_IO_LR_CORNER_UR 0 27 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK11)
B ARCVAL(VPSPX7,HTK10)
C ARCVAL(VPSPX7,HTK9)
D ARCVAL(VPSPX7,HTK8)
E ARCVAL(VPSPX7,HTK7)
F ARCVAL(VPSPX7,HTK6)
G ARCVAL(VPSPX7,HTK11)
H ARCVAL(VPSPX7,HTK10)
I ARCVAL(VPSPX7,HTK9)
J ARCVAL(VPSPX7,HTK8)
K ARCVAL(VPSPX7,HTK7)
L ARCVAL(VPSPX7,HTK6)

MC1_Z_44 MISCS_MIC_IO_LR_CORNER_UR 1 27 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK17)
B ARCVAL(VPSPX7,HTK16)
C ARCVAL(VPSPX7,HTK15)
D ARCVAL(VPSPX7,HTK14)
E ARCVAL(VPSPX7,HTK13)
F ARCVAL(VPSPX7,HTK12)
G ARCVAL(VPSPX7,HTK17)
H ARCVAL(VPSPX7,HTK16)
I ARCVAL(VPSPX7,HTK15)
J ARCVAL(VPSPX7,HTK14)
K ARCVAL(VPSPX7,HTK13)
L ARCVAL(VPSPX7,HTK12)

MC1_Z_45 MISCS_MIC_IO_LR_CORNER_UR 0 24 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK23)
B ARCVAL(VPSPX7,HTK22)
C ARCVAL(VPSPX7,HTK21)
D ARCVAL(VPSPX7,HTK20)
E ARCVAL(VPSPX7,HTK19)
F ARCVAL(VPSPX7,HTK18)
G ARCVAL(VPSPX7,HTK23)
H ARCVAL(VPSPX7,HTK22)
I ARCVAL(VPSPX7,HTK21)
J ARCVAL(VPSPX7,HTK20)
K ARCVAL(VPSPX7,HTK19)
L ARCVAL(VPSPX7,HTK18)

MC1_Z_46 MISCS_MIC_IO_LR_CORNER_UR 0 20 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,HTK29)
B ARCVAL(VPSPX7,HTK28)
C ARCVAL(VPSPX7,HTK27)
D ARCVAL(VPSPX7,HTK26)
E ARCVAL(VPSPX7,HTK25)
F ARCVAL(VPSPX7,HTK24)
G ARCVAL(VPSPX7,HTK29)
H ARCVAL(VPSPX7,HTK28)
I ARCVAL(VPSPX7,HTK27)
J ARCVAL(VPSPX7,HTK26)
K ARCVAL(VPSPX7,HTK25)
L ARCVAL(VPSPX7,HTK24)

MC1_Z_47 MISCS_MIC_IO_LR_CORNER_UR 0 23 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX7,PIBCLKB1)
B ARCVAL(VPSPX7,PIBCLKB0)
C ARCVAL(VPSPX7,HTK33)
D ARCVAL(VPSPX7,HTK32)
E ARCVAL(VPSPX7,HTK31)
F ARCVAL(VPSPX7,HTK30)
G ARCVAL(VPSPX7,PIBCLKB1)
H ARCVAL(VPSPX7,PIBCLKB0)
I ARCVAL(VPSPX7,HTK33)
J ARCVAL(VPSPX7,HTK32)
K ARCVAL(VPSPX7,HTK31)
L ARCVAL(VPSPX7,HTK30)

MC1_TEST_MD PIB 26 52 0 3 0 1 0 3 3 2
A
*
B

A
B
*

A COMP(CENTMUX)
B PROPERTY(CENTMUX.TESTMODE,ENABLE)

MC1_SP_EN_0L MISCS_MIC_IO_LR_CORNER_UR 0 52 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX0B)

MC1_SP_EN_1L MISCS_MIC_IO_LR_CORNER_UR 0 19 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX1B)

MC1_SP_EN_2L MISCS_MIC_IO_LR_CORNER_UR 1 19 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX2B)

MC1_SP_EN_3L MISCS_MIC_IO_LR_CORNER_UR 1 4 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX3B)

MC1_SP_EN_4L MISCS_MIC_IO_LR_CORNER_UR 0 18 0 1 1 1 0 1 1 1
A

A

A WIRE(VSPX4B)

MC1_SP_EN_5L MISCS_MIC_IO_LR_CORNER_UR 0 37 0 1 1 1 0 1 1 1
A

A

A WIRE(VSPX5B)

MC1_SP_EN_6L MISCS_MIC_IO_LR_CORNER_UR 1 37 0 1 1 1 0 1 1 1
A

A

A WIRE(VSPX6B)

MC1_SP_EN_7L MISCS_MIC_IO_LR_CORNER_UR 1 23 0 1 1 1 0 1 1 1
A

A

A WIRE(VSPX7B)

MC1_SP_EN_0U MISCS_MIC_IO_LR_CORNER_UR 1 52 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX0T)
B ARCVAL(HPBX0L,VSPX0B)
C ARCVAL(HPBX0R,VSPX0B)

MC1_SP_EN_1U MISCS_MIC_IO_LR_CORNER_UR 0 16 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX1T)
B ARCVAL(HPBX1L,VSPX1B)
C ARCVAL(HPBX1R,VSPX1B)

MC1_SP_EN_2U MISCS_MIC_IO_LR_CORNER_UR 1 16 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX2T)
B ARCVAL(HPBX2L,VSPX2B)
C ARCVAL(HPBX2R,VSPX2B)

MC1_SP_EN_3U MISCS_MIC_IO_LR_CORNER_UR 1 7 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX3T)
B ARCVAL(HPBX3L,VSPX3B)
C ARCVAL(HPBX3R,VSPX3B)

MC1_SP_EN_4U MISCS_MIC_IO_LR_CORNER_UR 0 21 0 1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX4T)
B ARCVAL(HPBX4L,VSPX4B)
C ARCVAL(HPBX4R,VSPX4B)

MC1_SP_EN_5U MISCS_MIC_IO_LR_CORNER_UR 0 34 0 1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX5T)
B ARCVAL(HPBX5L,VSPX5B)
C ARCVAL(HPBX5R,VSPX5B)

MC1_SP_EN_6U MISCS_MIC_IO_LR_CORNER_UR 1 34 0 1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX6T)
B ARCVAL(HPBX6L,VSPX6B)
C ARCVAL(HPBX6R,VSPX6B)

MC1_SP_EN_7U MISCS_MIC_IO_LR_CORNER_UR 1 20 0 1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX7T)
B ARCVAL(HPBX7L,VSPX7B)
C ARCVAL(HPBX7R,VSPX7B)


gclk_ctmux_u 0 0 113
MC1_S_0 MISCS_MIC_IO_LR_CORNER_UR 0 29 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX8)
B ARCVAL(VPSPX8,HTK0)
C ARCVAL(VPSPX8,HTK6)
D ARCVAL(VPSPX8,HTK12)
E ARCVAL(VPSPX8,HTK18)
F ARCVAL(VPSPX8,HTK24)
G ARCVAL(VPSPX8,HTK30)
H ARCVAL(VPSPX8,HTK0)
I ARCVAL(VPSPX8,HTK6)
J ARCVAL(VPSPX8,HTK12)
K ARCVAL(VPSPX8,HTK18)
L ARCVAL(VPSPX8,HTK24)
M ARCVAL(VPSPX8,HTK30)

MC1_S_1 MISCS_MIC_IO_LR_CORNER_UR 0 48 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK1)
B ARCVAL(VPSPX8,HTK7)
C ARCVAL(VPSPX8,HTK13)
D ARCVAL(VPSPX8,HTK19)
E ARCVAL(VPSPX8,HTK25)
F ARCVAL(VPSPX8,HTK31)
G ARCVAL(VPSPX8,HTK1)
H ARCVAL(VPSPX8,HTK7)
I ARCVAL(VPSPX8,HTK13)
J ARCVAL(VPSPX8,HTK19)
K ARCVAL(VPSPX8,HTK25)
L ARCVAL(VPSPX8,HTK31)

MC1_S_2 MISCS_MIC_IO_LR_CORNER_UR 0 51 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK2)
B ARCVAL(VPSPX8,HTK8)
C ARCVAL(VPSPX8,HTK14)
D ARCVAL(VPSPX8,HTK20)
E ARCVAL(VPSPX8,HTK26)
F ARCVAL(VPSPX8,HTK32)
G ARCVAL(VPSPX8,HTK2)
H ARCVAL(VPSPX8,HTK8)
I ARCVAL(VPSPX8,HTK14)
J ARCVAL(VPSPX8,HTK20)
K ARCVAL(VPSPX8,HTK26)
L ARCVAL(VPSPX8,HTK32)

MC1_S_3 PIB 26 51 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK3)
B ARCVAL(VPSPX8,HTK9)
C ARCVAL(VPSPX8,HTK15)
D ARCVAL(VPSPX8,HTK21)
E ARCVAL(VPSPX8,HTK27)
F ARCVAL(VPSPX8,HTK33)
G ARCVAL(VPSPX8,HTK3)
H ARCVAL(VPSPX8,HTK9)
I ARCVAL(VPSPX8,HTK15)
J ARCVAL(VPSPX8,HTK21)
K ARCVAL(VPSPX8,HTK27)
L ARCVAL(VPSPX8,HTK33)

MC1_S_4 MISCS_MIC_IO_LR_CORNER_UR 1 31 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK4)
B ARCVAL(VPSPX8,HTK10)
C ARCVAL(VPSPX8,HTK16)
D ARCVAL(VPSPX8,HTK22)
E ARCVAL(VPSPX8,HTK28)
F ARCVAL(VPSPX8,PIBCLKT0)
G ARCVAL(VPSPX8,HTK4)
H ARCVAL(VPSPX8,HTK10)
I ARCVAL(VPSPX8,HTK16)
J ARCVAL(VPSPX8,HTK22)
K ARCVAL(VPSPX8,HTK28)
L ARCVAL(VPSPX8,PIBCLKT0)

MC1_S_5 MISCS_MIC_IO_LR_CORNER_UR 0 28 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK5)
B ARCVAL(VPSPX8,HTK11)
C ARCVAL(VPSPX8,HTK17)
D ARCVAL(VPSPX8,HTK23)
E ARCVAL(VPSPX8,HTK29)
F ARCVAL(VPSPX8,PIBCLKT1)
G ARCVAL(VPSPX8,HTK5)
H ARCVAL(VPSPX8,HTK11)
I ARCVAL(VPSPX8,HTK17)
J ARCVAL(VPSPX8,HTK23)
K ARCVAL(VPSPX8,HTK29)
L ARCVAL(VPSPX8,PIBCLKT1)

MC1_S_6 MISCS_MIC_IO_LR_CORNER_UR 1 46 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX9)
B ARCVAL(VPSPX9,HTK0)
C ARCVAL(VPSPX9,HTK6)
D ARCVAL(VPSPX9,HTK12)
E ARCVAL(VPSPX9,HTK18)
F ARCVAL(VPSPX9,HTK24)
G ARCVAL(VPSPX9,HTK30)
H ARCVAL(VPSPX9,HTK0)
I ARCVAL(VPSPX9,HTK6)
J ARCVAL(VPSPX9,HTK12)
K ARCVAL(VPSPX9,HTK18)
L ARCVAL(VPSPX9,HTK24)
M ARCVAL(VPSPX9,HTK30)

MC1_S_7 PIB 26 48 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK1)
B ARCVAL(VPSPX9,HTK7)
C ARCVAL(VPSPX9,HTK13)
D ARCVAL(VPSPX9,HTK19)
E ARCVAL(VPSPX9,HTK25)
F ARCVAL(VPSPX9,HTK31)
G ARCVAL(VPSPX9,HTK1)
H ARCVAL(VPSPX9,HTK7)
I ARCVAL(VPSPX9,HTK13)
J ARCVAL(VPSPX9,HTK19)
K ARCVAL(VPSPX9,HTK25)
L ARCVAL(VPSPX9,HTK31)

MC1_S_8 PIB 26 47 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK2)
B ARCVAL(VPSPX9,HTK8)
C ARCVAL(VPSPX9,HTK14)
D ARCVAL(VPSPX9,HTK20)
E ARCVAL(VPSPX9,HTK26)
F ARCVAL(VPSPX9,HTK32)
G ARCVAL(VPSPX9,HTK2)
H ARCVAL(VPSPX9,HTK8)
I ARCVAL(VPSPX9,HTK14)
J ARCVAL(VPSPX9,HTK20)
K ARCVAL(VPSPX9,HTK26)
L ARCVAL(VPSPX9,HTK32)

MC1_S_9 MISCS_MIC_IO_LR_CORNER_UR 0 47 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK3)
B ARCVAL(VPSPX9,HTK9)
C ARCVAL(VPSPX9,HTK15)
D ARCVAL(VPSPX9,HTK21)
E ARCVAL(VPSPX9,HTK27)
F ARCVAL(VPSPX9,HTK33)
G ARCVAL(VPSPX9,HTK3)
H ARCVAL(VPSPX9,HTK9)
I ARCVAL(VPSPX9,HTK15)
J ARCVAL(VPSPX9,HTK21)
K ARCVAL(VPSPX9,HTK27)
L ARCVAL(VPSPX9,HTK33)

MC1_S_10 MISCS_MIC_IO_LR_CORNER_UR 0 44 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK4)
B ARCVAL(VPSPX9,HTK10)
C ARCVAL(VPSPX9,HTK16)
D ARCVAL(VPSPX9,HTK22)
E ARCVAL(VPSPX9,HTK28)
F ARCVAL(VPSPX9,PIBCLKT0)
G ARCVAL(VPSPX9,HTK4)
H ARCVAL(VPSPX9,HTK10)
I ARCVAL(VPSPX9,HTK16)
J ARCVAL(VPSPX9,HTK22)
K ARCVAL(VPSPX9,HTK28)
L ARCVAL(VPSPX9,PIBCLKT0)

MC1_S_11 MISCS_MIC_IO_LR_CORNER_UR 0 23 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK5)
B ARCVAL(VPSPX9,HTK11)
C ARCVAL(VPSPX9,HTK17)
D ARCVAL(VPSPX9,HTK23)
E ARCVAL(VPSPX9,HTK29)
F ARCVAL(VPSPX9,PIBCLKT1)
G ARCVAL(VPSPX9,HTK5)
H ARCVAL(VPSPX9,HTK11)
I ARCVAL(VPSPX9,HTK17)
J ARCVAL(VPSPX9,HTK23)
K ARCVAL(VPSPX9,HTK29)
L ARCVAL(VPSPX9,PIBCLKT1)

MC1_S_12 MISCS_MIC_IO_LR_CORNER_UR 1 10 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX10)
B ARCVAL(VPSPX10,HTK0)
C ARCVAL(VPSPX10,HTK6)
D ARCVAL(VPSPX10,HTK12)
E ARCVAL(VPSPX10,HTK18)
F ARCVAL(VPSPX10,HTK24)
G ARCVAL(VPSPX10,HTK30)
H ARCVAL(VPSPX10,HTK0)
I ARCVAL(VPSPX10,HTK6)
J ARCVAL(VPSPX10,HTK12)
K ARCVAL(VPSPX10,HTK18)
L ARCVAL(VPSPX10,HTK24)
M ARCVAL(VPSPX10,HTK30)

MC1_S_13 MISCS_MIC_IO_LR_CORNER_UR 1 13 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK1)
B ARCVAL(VPSPX10,HTK7)
C ARCVAL(VPSPX10,HTK13)
D ARCVAL(VPSPX10,HTK19)
E ARCVAL(VPSPX10,HTK25)
F ARCVAL(VPSPX10,HTK31)
G ARCVAL(VPSPX10,HTK1)
H ARCVAL(VPSPX10,HTK7)
I ARCVAL(VPSPX10,HTK13)
J ARCVAL(VPSPX10,HTK19)
K ARCVAL(VPSPX10,HTK25)
L ARCVAL(VPSPX10,HTK31)

MC1_S_14 MISCS_MIC_IO_LR_CORNER_UR 0 10 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK2)
B ARCVAL(VPSPX10,HTK8)
C ARCVAL(VPSPX10,HTK14)
D ARCVAL(VPSPX10,HTK20)
E ARCVAL(VPSPX10,HTK26)
F ARCVAL(VPSPX10,HTK32)
G ARCVAL(VPSPX10,HTK2)
H ARCVAL(VPSPX10,HTK8)
I ARCVAL(VPSPX10,HTK14)
J ARCVAL(VPSPX10,HTK20)
K ARCVAL(VPSPX10,HTK26)
L ARCVAL(VPSPX10,HTK32)

MC1_S_15 MISCS_MIC_IO_LR_CORNER_UR 0 13 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK3)
B ARCVAL(VPSPX10,HTK9)
C ARCVAL(VPSPX10,HTK15)
D ARCVAL(VPSPX10,HTK21)
E ARCVAL(VPSPX10,HTK27)
F ARCVAL(VPSPX10,HTK33)
G ARCVAL(VPSPX10,HTK3)
H ARCVAL(VPSPX10,HTK9)
I ARCVAL(VPSPX10,HTK15)
J ARCVAL(VPSPX10,HTK21)
K ARCVAL(VPSPX10,HTK27)
L ARCVAL(VPSPX10,HTK33)

MC1_S_16 MISCS_MIC_IO_LR_CORNER_UR 1 34 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK4)
B ARCVAL(VPSPX10,HTK10)
C ARCVAL(VPSPX10,HTK16)
D ARCVAL(VPSPX10,HTK22)
E ARCVAL(VPSPX10,HTK28)
F ARCVAL(VPSPX10,PIBCLKT0)
G ARCVAL(VPSPX10,HTK4)
H ARCVAL(VPSPX10,HTK10)
I ARCVAL(VPSPX10,HTK16)
J ARCVAL(VPSPX10,HTK22)
K ARCVAL(VPSPX10,HTK28)
L ARCVAL(VPSPX10,PIBCLKT0)

MC1_S_17 MISCS_MIC_IO_LR_CORNER_UR 1 37 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK5)
B ARCVAL(VPSPX10,HTK11)
C ARCVAL(VPSPX10,HTK17)
D ARCVAL(VPSPX10,HTK23)
E ARCVAL(VPSPX10,HTK29)
F ARCVAL(VPSPX10,PIBCLKT1)
G ARCVAL(VPSPX10,HTK5)
H ARCVAL(VPSPX10,HTK11)
I ARCVAL(VPSPX10,HTK17)
J ARCVAL(VPSPX10,HTK23)
K ARCVAL(VPSPX10,HTK29)
L ARCVAL(VPSPX10,PIBCLKT1)

MC1_S_18 MISCS_MIC_IO_LR_CORNER_UR 1 35 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX11)
B ARCVAL(VPSPX11,HTK0)
C ARCVAL(VPSPX11,HTK6)
D ARCVAL(VPSPX11,HTK12)
E ARCVAL(VPSPX11,HTK18)
F ARCVAL(VPSPX11,HTK24)
G ARCVAL(VPSPX11,HTK30)
H ARCVAL(VPSPX11,HTK0)
I ARCVAL(VPSPX11,HTK6)
J ARCVAL(VPSPX11,HTK12)
K ARCVAL(VPSPX11,HTK18)
L ARCVAL(VPSPX11,HTK24)
M ARCVAL(VPSPX11,HTK30)

MC1_S_19 MISCS_MIC_IO_LR_CORNER_UR 1 32 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK1)
B ARCVAL(VPSPX11,HTK7)
C ARCVAL(VPSPX11,HTK13)
D ARCVAL(VPSPX11,HTK19)
E ARCVAL(VPSPX11,HTK25)
F ARCVAL(VPSPX11,HTK31)
G ARCVAL(VPSPX11,HTK1)
H ARCVAL(VPSPX11,HTK7)
I ARCVAL(VPSPX11,HTK13)
J ARCVAL(VPSPX11,HTK19)
K ARCVAL(VPSPX11,HTK25)
L ARCVAL(VPSPX11,HTK31)

MC1_S_20 MISCS_MIC_IO_LR_CORNER_UR 1 1 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK2)
B ARCVAL(VPSPX11,HTK8)
C ARCVAL(VPSPX11,HTK14)
D ARCVAL(VPSPX11,HTK20)
E ARCVAL(VPSPX11,HTK26)
F ARCVAL(VPSPX11,HTK32)
G ARCVAL(VPSPX11,HTK2)
H ARCVAL(VPSPX11,HTK8)
I ARCVAL(VPSPX11,HTK14)
J ARCVAL(VPSPX11,HTK20)
K ARCVAL(VPSPX11,HTK26)
L ARCVAL(VPSPX11,HTK32)

MC1_S_21 MISCS_MIC_IO_LR_CORNER_UR 1 52 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK3)
B ARCVAL(VPSPX11,HTK9)
C ARCVAL(VPSPX11,HTK15)
D ARCVAL(VPSPX11,HTK21)
E ARCVAL(VPSPX11,HTK27)
F ARCVAL(VPSPX11,HTK33)
G ARCVAL(VPSPX11,HTK3)
H ARCVAL(VPSPX11,HTK9)
I ARCVAL(VPSPX11,HTK15)
J ARCVAL(VPSPX11,HTK21)
K ARCVAL(VPSPX11,HTK27)
L ARCVAL(VPSPX11,HTK33)

MC1_S_22 MISCS_MIC_IO_LR_CORNER_UR 0 1 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK4)
B ARCVAL(VPSPX11,HTK10)
C ARCVAL(VPSPX11,HTK16)
D ARCVAL(VPSPX11,HTK22)
E ARCVAL(VPSPX11,HTK28)
F ARCVAL(VPSPX11,PIBCLKT0)
G ARCVAL(VPSPX11,HTK4)
H ARCVAL(VPSPX11,HTK10)
I ARCVAL(VPSPX11,HTK16)
J ARCVAL(VPSPX11,HTK22)
K ARCVAL(VPSPX11,HTK28)
L ARCVAL(VPSPX11,PIBCLKT0)

MC1_S_23 MISCS_MIC_IO_LR_CORNER_UR 0 52 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK5)
B ARCVAL(VPSPX11,HTK11)
C ARCVAL(VPSPX11,HTK17)
D ARCVAL(VPSPX11,HTK23)
E ARCVAL(VPSPX11,HTK29)
F ARCVAL(VPSPX11,PIBCLKT1)
G ARCVAL(VPSPX11,HTK5)
H ARCVAL(VPSPX11,HTK11)
I ARCVAL(VPSPX11,HTK17)
J ARCVAL(VPSPX11,HTK23)
K ARCVAL(VPSPX11,HTK29)
L ARCVAL(VPSPX11,PIBCLKT1)

MC1_S_24 MISCS_MIC_IO_LR_CORNER_UR 1 46 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX12)
B ARCVAL(VPSPX12,HTK0)
C ARCVAL(VPSPX12,HTK6)
D ARCVAL(VPSPX12,HTK12)
E ARCVAL(VPSPX12,HTK18)
F ARCVAL(VPSPX12,HTK24)
G ARCVAL(VPSPX12,HTK30)
H ARCVAL(VPSPX12,HTK0)
I ARCVAL(VPSPX12,HTK6)
J ARCVAL(VPSPX12,HTK12)
K ARCVAL(VPSPX12,HTK18)
L ARCVAL(VPSPX12,HTK24)
M ARCVAL(VPSPX12,HTK30)

MC1_S_25 MISCS_MIC_IO_LR_CORNER_UR 1 49 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK1)
B ARCVAL(VPSPX12,HTK7)
C ARCVAL(VPSPX12,HTK13)
D ARCVAL(VPSPX12,HTK19)
E ARCVAL(VPSPX12,HTK25)
F ARCVAL(VPSPX12,HTK31)
G ARCVAL(VPSPX12,HTK1)
H ARCVAL(VPSPX12,HTK7)
I ARCVAL(VPSPX12,HTK13)
J ARCVAL(VPSPX12,HTK19)
K ARCVAL(VPSPX12,HTK25)
L ARCVAL(VPSPX12,HTK31)

MC1_S_26 MISCS_MIC_IO_LR_CORNER_UR 0 46 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK2)
B ARCVAL(VPSPX12,HTK8)
C ARCVAL(VPSPX12,HTK14)
D ARCVAL(VPSPX12,HTK20)
E ARCVAL(VPSPX12,HTK26)
F ARCVAL(VPSPX12,HTK32)
G ARCVAL(VPSPX12,HTK2)
H ARCVAL(VPSPX12,HTK8)
I ARCVAL(VPSPX12,HTK14)
J ARCVAL(VPSPX12,HTK20)
K ARCVAL(VPSPX12,HTK26)
L ARCVAL(VPSPX12,HTK32)

MC1_S_27 MISCS_MIC_IO_LR_CORNER_UR 0 49 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK3)
B ARCVAL(VPSPX12,HTK9)
C ARCVAL(VPSPX12,HTK15)
D ARCVAL(VPSPX12,HTK21)
E ARCVAL(VPSPX12,HTK27)
F ARCVAL(VPSPX12,HTK33)
G ARCVAL(VPSPX12,HTK3)
H ARCVAL(VPSPX12,HTK9)
I ARCVAL(VPSPX12,HTK15)
J ARCVAL(VPSPX12,HTK21)
K ARCVAL(VPSPX12,HTK27)
L ARCVAL(VPSPX12,HTK33)

MC1_S_28 MISCS_MIC_IO_LR_CORNER_UR 1 48 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK4)
B ARCVAL(VPSPX12,HTK10)
C ARCVAL(VPSPX12,HTK16)
D ARCVAL(VPSPX12,HTK22)
E ARCVAL(VPSPX12,HTK28)
F ARCVAL(VPSPX12,PIBCLKT0)
G ARCVAL(VPSPX12,HTK4)
H ARCVAL(VPSPX12,HTK10)
I ARCVAL(VPSPX12,HTK16)
J ARCVAL(VPSPX12,HTK22)
K ARCVAL(VPSPX12,HTK28)
L ARCVAL(VPSPX12,PIBCLKT0)

MC1_S_29 MISCS_MIC_IO_LR_CORNER_UR 1 51 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK5)
B ARCVAL(VPSPX12,HTK11)
C ARCVAL(VPSPX12,HTK17)
D ARCVAL(VPSPX12,HTK23)
E ARCVAL(VPSPX12,HTK29)
F ARCVAL(VPSPX12,PIBCLKT1)
G ARCVAL(VPSPX12,HTK5)
H ARCVAL(VPSPX12,HTK11)
I ARCVAL(VPSPX12,HTK17)
J ARCVAL(VPSPX12,HTK23)
K ARCVAL(VPSPX12,HTK29)
L ARCVAL(VPSPX12,PIBCLKT1)

MC1_S_30 MISCS_MIC_IO_LR_CORNER_UR 0 43 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX13)
B ARCVAL(VPSPX13,HTK0)
C ARCVAL(VPSPX13,HTK6)
D ARCVAL(VPSPX13,HTK12)
E ARCVAL(VPSPX13,HTK18)
F ARCVAL(VPSPX13,HTK24)
G ARCVAL(VPSPX13,HTK30)
H ARCVAL(VPSPX13,HTK0)
I ARCVAL(VPSPX13,HTK6)
J ARCVAL(VPSPX13,HTK12)
K ARCVAL(VPSPX13,HTK18)
L ARCVAL(VPSPX13,HTK24)
M ARCVAL(VPSPX13,HTK30)

MC1_S_31 MISCS_MIC_IO_LR_CORNER_UR 0 40 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK1)
B ARCVAL(VPSPX13,HTK7)
C ARCVAL(VPSPX13,HTK13)
D ARCVAL(VPSPX13,HTK19)
E ARCVAL(VPSPX13,HTK25)
F ARCVAL(VPSPX13,HTK31)
G ARCVAL(VPSPX13,HTK1)
H ARCVAL(VPSPX13,HTK7)
I ARCVAL(VPSPX13,HTK13)
J ARCVAL(VPSPX13,HTK19)
K ARCVAL(VPSPX13,HTK25)
L ARCVAL(VPSPX13,HTK31)

MC1_S_32 MISCS_MIC_IO_LR_CORNER_UR 1 43 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK2)
B ARCVAL(VPSPX13,HTK8)
C ARCVAL(VPSPX13,HTK14)
D ARCVAL(VPSPX13,HTK20)
E ARCVAL(VPSPX13,HTK26)
F ARCVAL(VPSPX13,HTK32)
G ARCVAL(VPSPX13,HTK2)
H ARCVAL(VPSPX13,HTK8)
I ARCVAL(VPSPX13,HTK14)
J ARCVAL(VPSPX13,HTK20)
K ARCVAL(VPSPX13,HTK26)
L ARCVAL(VPSPX13,HTK32)

MC1_S_33 MISCS_MIC_IO_LR_CORNER_UR 1 40 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK3)
B ARCVAL(VPSPX13,HTK9)
C ARCVAL(VPSPX13,HTK15)
D ARCVAL(VPSPX13,HTK21)
E ARCVAL(VPSPX13,HTK27)
F ARCVAL(VPSPX13,HTK33)
G ARCVAL(VPSPX13,HTK3)
H ARCVAL(VPSPX13,HTK9)
I ARCVAL(VPSPX13,HTK15)
J ARCVAL(VPSPX13,HTK21)
K ARCVAL(VPSPX13,HTK27)
L ARCVAL(VPSPX13,HTK33)

MC1_S_34 MISCS_MIC_IO_LR_CORNER_UR 1 19 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK4)
B ARCVAL(VPSPX13,HTK10)
C ARCVAL(VPSPX13,HTK16)
D ARCVAL(VPSPX13,HTK22)
E ARCVAL(VPSPX13,HTK28)
F ARCVAL(VPSPX13,PIBCLKT0)
G ARCVAL(VPSPX13,HTK4)
H ARCVAL(VPSPX13,HTK10)
I ARCVAL(VPSPX13,HTK16)
J ARCVAL(VPSPX13,HTK22)
K ARCVAL(VPSPX13,HTK28)
L ARCVAL(VPSPX13,PIBCLKT0)

MC1_S_35 MISCS_MIC_IO_LR_CORNER_UR 1 16 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK5)
B ARCVAL(VPSPX13,HTK11)
C ARCVAL(VPSPX13,HTK17)
D ARCVAL(VPSPX13,HTK23)
E ARCVAL(VPSPX13,HTK29)
F ARCVAL(VPSPX13,PIBCLKT1)
G ARCVAL(VPSPX13,HTK5)
H ARCVAL(VPSPX13,HTK11)
I ARCVAL(VPSPX13,HTK17)
J ARCVAL(VPSPX13,HTK23)
K ARCVAL(VPSPX13,HTK29)
L ARCVAL(VPSPX13,PIBCLKT1)

MC1_S_36 MISCS_MIC_IO_LR_CORNER_UR 1 30 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX14)
B ARCVAL(VPSPX14,HTK0)
C ARCVAL(VPSPX14,HTK6)
D ARCVAL(VPSPX14,HTK12)
E ARCVAL(VPSPX14,HTK18)
F ARCVAL(VPSPX14,HTK24)
G ARCVAL(VPSPX14,HTK30)
H ARCVAL(VPSPX14,HTK0)
I ARCVAL(VPSPX14,HTK6)
J ARCVAL(VPSPX14,HTK12)
K ARCVAL(VPSPX14,HTK18)
L ARCVAL(VPSPX14,HTK24)
M ARCVAL(VPSPX14,HTK30)

MC1_S_37 MISCS_MIC_IO_LR_CORNER_UR 1 33 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK1)
B ARCVAL(VPSPX14,HTK7)
C ARCVAL(VPSPX14,HTK13)
D ARCVAL(VPSPX14,HTK19)
E ARCVAL(VPSPX14,HTK25)
F ARCVAL(VPSPX14,HTK31)
G ARCVAL(VPSPX14,HTK1)
H ARCVAL(VPSPX14,HTK7)
I ARCVAL(VPSPX14,HTK13)
J ARCVAL(VPSPX14,HTK19)
K ARCVAL(VPSPX14,HTK25)
L ARCVAL(VPSPX14,HTK31)

MC1_S_38 MISCS_MIC_IO_LR_CORNER_UR 0 30 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK2)
B ARCVAL(VPSPX14,HTK8)
C ARCVAL(VPSPX14,HTK14)
D ARCVAL(VPSPX14,HTK20)
E ARCVAL(VPSPX14,HTK26)
F ARCVAL(VPSPX14,HTK32)
G ARCVAL(VPSPX14,HTK2)
H ARCVAL(VPSPX14,HTK8)
I ARCVAL(VPSPX14,HTK14)
J ARCVAL(VPSPX14,HTK20)
K ARCVAL(VPSPX14,HTK26)
L ARCVAL(VPSPX14,HTK32)

MC1_S_39 MISCS_MIC_IO_LR_CORNER_UR 0 33 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK3)
B ARCVAL(VPSPX14,HTK9)
C ARCVAL(VPSPX14,HTK15)
D ARCVAL(VPSPX14,HTK21)
E ARCVAL(VPSPX14,HTK27)
F ARCVAL(VPSPX14,HTK33)
G ARCVAL(VPSPX14,HTK3)
H ARCVAL(VPSPX14,HTK9)
I ARCVAL(VPSPX14,HTK15)
J ARCVAL(VPSPX14,HTK21)
K ARCVAL(VPSPX14,HTK27)
L ARCVAL(VPSPX14,HTK33)

MC1_S_40 PIB 26 51 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK4)
B ARCVAL(VPSPX14,HTK10)
C ARCVAL(VPSPX14,HTK16)
D ARCVAL(VPSPX14,HTK22)
E ARCVAL(VPSPX14,HTK28)
F ARCVAL(VPSPX14,PIBCLKT0)
G ARCVAL(VPSPX14,HTK4)
H ARCVAL(VPSPX14,HTK10)
I ARCVAL(VPSPX14,HTK16)
J ARCVAL(VPSPX14,HTK22)
K ARCVAL(VPSPX14,HTK28)
L ARCVAL(VPSPX14,PIBCLKT0)

MC1_S_41 PIB 26 52 0 1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK5)
B ARCVAL(VPSPX14,HTK11)
C ARCVAL(VPSPX14,HTK17)
D ARCVAL(VPSPX14,HTK23)
E ARCVAL(VPSPX14,HTK29)
F ARCVAL(VPSPX14,PIBCLKT1)
G ARCVAL(VPSPX14,HTK5)
H ARCVAL(VPSPX14,HTK11)
I ARCVAL(VPSPX14,HTK17)
J ARCVAL(VPSPX14,HTK23)
K ARCVAL(VPSPX14,HTK29)
L ARCVAL(VPSPX14,PIBCLKT1)

MC1_S_42 PIB 26 48 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX15)
B ARCVAL(VPSPX15,HTK0)
C ARCVAL(VPSPX15,HTK6)
D ARCVAL(VPSPX15,HTK12)
E ARCVAL(VPSPX15,HTK18)
F ARCVAL(VPSPX15,HTK24)
G ARCVAL(VPSPX15,HTK30)
H ARCVAL(VPSPX15,HTK0)
I ARCVAL(VPSPX15,HTK6)
J ARCVAL(VPSPX15,HTK12)
K ARCVAL(VPSPX15,HTK18)
L ARCVAL(VPSPX15,HTK24)
M ARCVAL(VPSPX15,HTK30)

MC1_S_43 PIB 26 47 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK1)
B ARCVAL(VPSPX15,HTK7)
C ARCVAL(VPSPX15,HTK13)
D ARCVAL(VPSPX15,HTK19)
E ARCVAL(VPSPX15,HTK25)
F ARCVAL(VPSPX15,HTK31)
G ARCVAL(VPSPX15,HTK1)
H ARCVAL(VPSPX15,HTK7)
I ARCVAL(VPSPX15,HTK13)
J ARCVAL(VPSPX15,HTK19)
K ARCVAL(VPSPX15,HTK25)
L ARCVAL(VPSPX15,HTK31)

MC1_S_44 PIB 26 45 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK2)
B ARCVAL(VPSPX15,HTK8)
C ARCVAL(VPSPX15,HTK14)
D ARCVAL(VPSPX15,HTK20)
E ARCVAL(VPSPX15,HTK26)
F ARCVAL(VPSPX15,HTK32)
G ARCVAL(VPSPX15,HTK2)
H ARCVAL(VPSPX15,HTK8)
I ARCVAL(VPSPX15,HTK14)
J ARCVAL(VPSPX15,HTK20)
K ARCVAL(VPSPX15,HTK26)
L ARCVAL(VPSPX15,HTK32)

MC1_S_45 MISCS_MIC_IO_LR_CORNER_UR 0 25 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK3)
B ARCVAL(VPSPX15,HTK9)
C ARCVAL(VPSPX15,HTK15)
D ARCVAL(VPSPX15,HTK21)
E ARCVAL(VPSPX15,HTK27)
F ARCVAL(VPSPX15,HTK33)
G ARCVAL(VPSPX15,HTK3)
H ARCVAL(VPSPX15,HTK9)
I ARCVAL(VPSPX15,HTK15)
J ARCVAL(VPSPX15,HTK21)
K ARCVAL(VPSPX15,HTK27)
L ARCVAL(VPSPX15,HTK33)

MC1_S_46 MISCS_MIC_IO_LR_CORNER_UR 0 22 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK4)
B ARCVAL(VPSPX15,HTK10)
C ARCVAL(VPSPX15,HTK16)
D ARCVAL(VPSPX15,HTK22)
E ARCVAL(VPSPX15,HTK28)
F ARCVAL(VPSPX15,PIBCLKT0)
G ARCVAL(VPSPX15,HTK4)
H ARCVAL(VPSPX15,HTK10)
I ARCVAL(VPSPX15,HTK16)
J ARCVAL(VPSPX15,HTK22)
K ARCVAL(VPSPX15,HTK28)
L ARCVAL(VPSPX15,PIBCLKT0)

MC1_S_47 MISCS_MIC_IO_LR_CORNER_UR 1 25 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK5)
B ARCVAL(VPSPX15,HTK11)
C ARCVAL(VPSPX15,HTK17)
D ARCVAL(VPSPX15,HTK23)
E ARCVAL(VPSPX15,HTK29)
F ARCVAL(VPSPX15,PIBCLKT1)
G ARCVAL(VPSPX15,HTK5)
H ARCVAL(VPSPX15,HTK11)
I ARCVAL(VPSPX15,HTK17)
J ARCVAL(VPSPX15,HTK23)
K ARCVAL(VPSPX15,HTK29)
L ARCVAL(VPSPX15,PIBCLKT1)

MC1_Z_0 MISCS_MIC_IO_LR_CORNER_UR 0 31 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX8)
B ARCVAL(VPSPX8,HTK5)
C ARCVAL(VPSPX8,HTK4)
D ARCVAL(VPSPX8,HTK3)
E ARCVAL(VPSPX8,HTK2)
F ARCVAL(VPSPX8,HTK1)
G ARCVAL(VPSPX8,HTK0)
H ARCVAL(VPSPX8,HTK5)
I ARCVAL(VPSPX8,HTK4)
J ARCVAL(VPSPX8,HTK3)
K ARCVAL(VPSPX8,HTK2)
L ARCVAL(VPSPX8,HTK1)
M ARCVAL(VPSPX8,HTK0)

MC1_Z_1 MISCS_MIC_IO_LR_CORNER_UR 1 50 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK11)
B ARCVAL(VPSPX8,HTK10)
C ARCVAL(VPSPX8,HTK9)
D ARCVAL(VPSPX8,HTK8)
E ARCVAL(VPSPX8,HTK7)
F ARCVAL(VPSPX8,HTK6)
G ARCVAL(VPSPX8,HTK11)
H ARCVAL(VPSPX8,HTK10)
I ARCVAL(VPSPX8,HTK9)
J ARCVAL(VPSPX8,HTK8)
K ARCVAL(VPSPX8,HTK7)
L ARCVAL(VPSPX8,HTK6)

MC1_Z_2 MISCS_MIC_IO_LR_CORNER_UR 1 53 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK17)
B ARCVAL(VPSPX8,HTK16)
C ARCVAL(VPSPX8,HTK15)
D ARCVAL(VPSPX8,HTK14)
E ARCVAL(VPSPX8,HTK13)
F ARCVAL(VPSPX8,HTK12)
G ARCVAL(VPSPX8,HTK17)
H ARCVAL(VPSPX8,HTK16)
I ARCVAL(VPSPX8,HTK15)
J ARCVAL(VPSPX8,HTK14)
K ARCVAL(VPSPX8,HTK13)
L ARCVAL(VPSPX8,HTK12)

MC1_Z_3 MISCS_MIC_IO_LR_CORNER_UR 0 50 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK23)
B ARCVAL(VPSPX8,HTK22)
C ARCVAL(VPSPX8,HTK21)
D ARCVAL(VPSPX8,HTK20)
E ARCVAL(VPSPX8,HTK19)
F ARCVAL(VPSPX8,HTK18)
G ARCVAL(VPSPX8,HTK23)
H ARCVAL(VPSPX8,HTK22)
I ARCVAL(VPSPX8,HTK21)
J ARCVAL(VPSPX8,HTK20)
K ARCVAL(VPSPX8,HTK19)
L ARCVAL(VPSPX8,HTK18)

MC1_Z_4 MISCS_MIC_IO_LR_CORNER_UR 0 53 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,HTK29)
B ARCVAL(VPSPX8,HTK28)
C ARCVAL(VPSPX8,HTK27)
D ARCVAL(VPSPX8,HTK26)
E ARCVAL(VPSPX8,HTK25)
F ARCVAL(VPSPX8,HTK24)
G ARCVAL(VPSPX8,HTK29)
H ARCVAL(VPSPX8,HTK28)
I ARCVAL(VPSPX8,HTK27)
J ARCVAL(VPSPX8,HTK26)
K ARCVAL(VPSPX8,HTK25)
L ARCVAL(VPSPX8,HTK24)

MC1_Z_5 MISCS_MIC_IO_LR_CORNER_UR 1 30 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX8,PIBCLKT1)
B ARCVAL(VPSPX8,PIBCLKT0)
C ARCVAL(VPSPX8,HTK33)
D ARCVAL(VPSPX8,HTK32)
E ARCVAL(VPSPX8,HTK31)
F ARCVAL(VPSPX8,HTK30)
G ARCVAL(VPSPX8,PIBCLKT1)
H ARCVAL(VPSPX8,PIBCLKT0)
I ARCVAL(VPSPX8,HTK33)
J ARCVAL(VPSPX8,HTK32)
K ARCVAL(VPSPX8,HTK31)
L ARCVAL(VPSPX8,HTK30)

MC1_Z_6 MISCS_MIC_IO_LR_CORNER_UR 0 20 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX9)
B ARCVAL(VPSPX9,HTK5)
C ARCVAL(VPSPX9,HTK4)
D ARCVAL(VPSPX9,HTK3)
E ARCVAL(VPSPX9,HTK2)
F ARCVAL(VPSPX9,HTK1)
G ARCVAL(VPSPX9,HTK0)
H ARCVAL(VPSPX9,HTK5)
I ARCVAL(VPSPX9,HTK4)
J ARCVAL(VPSPX9,HTK3)
K ARCVAL(VPSPX9,HTK2)
L ARCVAL(VPSPX9,HTK1)
M ARCVAL(VPSPX9,HTK0)

MC1_Z_7 MISCS_MIC_IO_LR_CORNER_UR 1 23 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK11)
B ARCVAL(VPSPX9,HTK10)
C ARCVAL(VPSPX9,HTK9)
D ARCVAL(VPSPX9,HTK8)
E ARCVAL(VPSPX9,HTK7)
F ARCVAL(VPSPX9,HTK6)
G ARCVAL(VPSPX9,HTK11)
H ARCVAL(VPSPX9,HTK10)
I ARCVAL(VPSPX9,HTK9)
J ARCVAL(VPSPX9,HTK8)
K ARCVAL(VPSPX9,HTK7)
L ARCVAL(VPSPX9,HTK6)

MC1_Z_8 MISCS_MIC_IO_LR_CORNER_UR 1 20 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK17)
B ARCVAL(VPSPX9,HTK16)
C ARCVAL(VPSPX9,HTK15)
D ARCVAL(VPSPX9,HTK14)
E ARCVAL(VPSPX9,HTK13)
F ARCVAL(VPSPX9,HTK12)
G ARCVAL(VPSPX9,HTK17)
H ARCVAL(VPSPX9,HTK16)
I ARCVAL(VPSPX9,HTK15)
J ARCVAL(VPSPX9,HTK14)
K ARCVAL(VPSPX9,HTK13)
L ARCVAL(VPSPX9,HTK12)

MC1_Z_9 MISCS_MIC_IO_LR_CORNER_UR 1 47 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK23)
B ARCVAL(VPSPX9,HTK22)
C ARCVAL(VPSPX9,HTK21)
D ARCVAL(VPSPX9,HTK20)
E ARCVAL(VPSPX9,HTK19)
F ARCVAL(VPSPX9,HTK18)
G ARCVAL(VPSPX9,HTK23)
H ARCVAL(VPSPX9,HTK22)
I ARCVAL(VPSPX9,HTK21)
J ARCVAL(VPSPX9,HTK20)
K ARCVAL(VPSPX9,HTK19)
L ARCVAL(VPSPX9,HTK18)

MC1_Z_10 MISCS_MIC_IO_LR_CORNER_UR 1 44 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,HTK29)
B ARCVAL(VPSPX9,HTK28)
C ARCVAL(VPSPX9,HTK27)
D ARCVAL(VPSPX9,HTK26)
E ARCVAL(VPSPX9,HTK25)
F ARCVAL(VPSPX9,HTK24)
G ARCVAL(VPSPX9,HTK29)
H ARCVAL(VPSPX9,HTK28)
I ARCVAL(VPSPX9,HTK27)
J ARCVAL(VPSPX9,HTK26)
K ARCVAL(VPSPX9,HTK25)
L ARCVAL(VPSPX9,HTK24)

MC1_Z_11 PIB 26 45 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX9,PIBCLKT1)
B ARCVAL(VPSPX9,PIBCLKT0)
C ARCVAL(VPSPX9,HTK33)
D ARCVAL(VPSPX9,HTK32)
E ARCVAL(VPSPX9,HTK31)
F ARCVAL(VPSPX9,HTK30)
G ARCVAL(VPSPX9,PIBCLKT1)
H ARCVAL(VPSPX9,PIBCLKT0)
I ARCVAL(VPSPX9,HTK33)
J ARCVAL(VPSPX9,HTK32)
K ARCVAL(VPSPX9,HTK31)
L ARCVAL(VPSPX9,HTK30)

MC1_Z_12 MISCS_MIC_IO_LR_CORNER_UR 0 34 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX10)
B ARCVAL(VPSPX10,HTK5)
C ARCVAL(VPSPX10,HTK4)
D ARCVAL(VPSPX10,HTK3)
E ARCVAL(VPSPX10,HTK2)
F ARCVAL(VPSPX10,HTK1)
G ARCVAL(VPSPX10,HTK0)
H ARCVAL(VPSPX10,HTK5)
I ARCVAL(VPSPX10,HTK4)
J ARCVAL(VPSPX10,HTK3)
K ARCVAL(VPSPX10,HTK2)
L ARCVAL(VPSPX10,HTK1)
M ARCVAL(VPSPX10,HTK0)

MC1_Z_13 MISCS_MIC_IO_LR_CORNER_UR 0 37 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK11)
B ARCVAL(VPSPX10,HTK10)
C ARCVAL(VPSPX10,HTK9)
D ARCVAL(VPSPX10,HTK8)
E ARCVAL(VPSPX10,HTK7)
F ARCVAL(VPSPX10,HTK6)
G ARCVAL(VPSPX10,HTK11)
H ARCVAL(VPSPX10,HTK10)
I ARCVAL(VPSPX10,HTK9)
J ARCVAL(VPSPX10,HTK8)
K ARCVAL(VPSPX10,HTK7)
L ARCVAL(VPSPX10,HTK6)

MC1_Z_14 MISCS_MIC_IO_LR_CORNER_UR 1 12 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK17)
B ARCVAL(VPSPX10,HTK16)
C ARCVAL(VPSPX10,HTK15)
D ARCVAL(VPSPX10,HTK14)
E ARCVAL(VPSPX10,HTK13)
F ARCVAL(VPSPX10,HTK12)
G ARCVAL(VPSPX10,HTK17)
H ARCVAL(VPSPX10,HTK16)
I ARCVAL(VPSPX10,HTK15)
J ARCVAL(VPSPX10,HTK14)
K ARCVAL(VPSPX10,HTK13)
L ARCVAL(VPSPX10,HTK12)

MC1_Z_15 MISCS_MIC_IO_LR_CORNER_UR 1 15 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK23)
B ARCVAL(VPSPX10,HTK22)
C ARCVAL(VPSPX10,HTK21)
D ARCVAL(VPSPX10,HTK20)
E ARCVAL(VPSPX10,HTK19)
F ARCVAL(VPSPX10,HTK18)
G ARCVAL(VPSPX10,HTK23)
H ARCVAL(VPSPX10,HTK22)
I ARCVAL(VPSPX10,HTK21)
J ARCVAL(VPSPX10,HTK20)
K ARCVAL(VPSPX10,HTK19)
L ARCVAL(VPSPX10,HTK18)

MC1_Z_16 MISCS_MIC_IO_LR_CORNER_UR 0 12 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,HTK29)
B ARCVAL(VPSPX10,HTK28)
C ARCVAL(VPSPX10,HTK27)
D ARCVAL(VPSPX10,HTK26)
E ARCVAL(VPSPX10,HTK25)
F ARCVAL(VPSPX10,HTK24)
G ARCVAL(VPSPX10,HTK29)
H ARCVAL(VPSPX10,HTK28)
I ARCVAL(VPSPX10,HTK27)
J ARCVAL(VPSPX10,HTK26)
K ARCVAL(VPSPX10,HTK25)
L ARCVAL(VPSPX10,HTK24)

MC1_Z_17 MISCS_MIC_IO_LR_CORNER_UR 0 15 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX10,PIBCLKT1)
B ARCVAL(VPSPX10,PIBCLKT0)
C ARCVAL(VPSPX10,HTK33)
D ARCVAL(VPSPX10,HTK32)
E ARCVAL(VPSPX10,HTK31)
F ARCVAL(VPSPX10,HTK30)
G ARCVAL(VPSPX10,PIBCLKT1)
H ARCVAL(VPSPX10,PIBCLKT0)
I ARCVAL(VPSPX10,HTK33)
J ARCVAL(VPSPX10,HTK32)
K ARCVAL(VPSPX10,HTK31)
L ARCVAL(VPSPX10,HTK30)

MC1_Z_18 MISCS_MIC_IO_LR_CORNER_UR 0 5 0 -1 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX11)
B ARCVAL(VPSPX11,HTK5)
C ARCVAL(VPSPX11,HTK4)
D ARCVAL(VPSPX11,HTK3)
E ARCVAL(VPSPX11,HTK2)
F ARCVAL(VPSPX11,HTK1)
G ARCVAL(VPSPX11,HTK0)
H ARCVAL(VPSPX11,HTK5)
I ARCVAL(VPSPX11,HTK4)
J ARCVAL(VPSPX11,HTK3)
K ARCVAL(VPSPX11,HTK2)
L ARCVAL(VPSPX11,HTK1)
M ARCVAL(VPSPX11,HTK0)

MC1_Z_19 MISCS_MIC_IO_LR_CORNER_UR 0 2 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK11)
B ARCVAL(VPSPX11,HTK10)
C ARCVAL(VPSPX11,HTK9)
D ARCVAL(VPSPX11,HTK8)
E ARCVAL(VPSPX11,HTK7)
F ARCVAL(VPSPX11,HTK6)
G ARCVAL(VPSPX11,HTK11)
H ARCVAL(VPSPX11,HTK10)
I ARCVAL(VPSPX11,HTK9)
J ARCVAL(VPSPX11,HTK8)
K ARCVAL(VPSPX11,HTK7)
L ARCVAL(VPSPX11,HTK6)

MC1_Z_20 MISCS_MIC_IO_LR_CORNER_UR 1 5 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK17)
B ARCVAL(VPSPX11,HTK16)
C ARCVAL(VPSPX11,HTK15)
D ARCVAL(VPSPX11,HTK14)
E ARCVAL(VPSPX11,HTK13)
F ARCVAL(VPSPX11,HTK12)
G ARCVAL(VPSPX11,HTK17)
H ARCVAL(VPSPX11,HTK16)
I ARCVAL(VPSPX11,HTK15)
J ARCVAL(VPSPX11,HTK14)
K ARCVAL(VPSPX11,HTK13)
L ARCVAL(VPSPX11,HTK12)

MC1_Z_21 MISCS_MIC_IO_LR_CORNER_UR 1 2 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK23)
B ARCVAL(VPSPX11,HTK22)
C ARCVAL(VPSPX11,HTK21)
D ARCVAL(VPSPX11,HTK20)
E ARCVAL(VPSPX11,HTK19)
F ARCVAL(VPSPX11,HTK18)
G ARCVAL(VPSPX11,HTK23)
H ARCVAL(VPSPX11,HTK22)
I ARCVAL(VPSPX11,HTK21)
J ARCVAL(VPSPX11,HTK20)
K ARCVAL(VPSPX11,HTK19)
L ARCVAL(VPSPX11,HTK18)

MC1_Z_22 MISCS_MIC_IO_LR_CORNER_UR 0 3 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,HTK29)
B ARCVAL(VPSPX11,HTK28)
C ARCVAL(VPSPX11,HTK27)
D ARCVAL(VPSPX11,HTK26)
E ARCVAL(VPSPX11,HTK25)
F ARCVAL(VPSPX11,HTK24)
G ARCVAL(VPSPX11,HTK29)
H ARCVAL(VPSPX11,HTK28)
I ARCVAL(VPSPX11,HTK27)
J ARCVAL(VPSPX11,HTK26)
K ARCVAL(VPSPX11,HTK25)
L ARCVAL(VPSPX11,HTK24)

MC1_Z_23 MISCS_MIC_IO_LR_CORNER_UR 0 0 0 -1 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX11,PIBCLKT1)
B ARCVAL(VPSPX11,PIBCLKT0)
C ARCVAL(VPSPX11,HTK33)
D ARCVAL(VPSPX11,HTK32)
E ARCVAL(VPSPX11,HTK31)
F ARCVAL(VPSPX11,HTK30)
G ARCVAL(VPSPX11,PIBCLKT1)
H ARCVAL(VPSPX11,PIBCLKT0)
I ARCVAL(VPSPX11,HTK33)
J ARCVAL(VPSPX11,HTK32)
K ARCVAL(VPSPX11,HTK31)
L ARCVAL(VPSPX11,HTK30)

MC1_Z_24 MISCS_MIC_IO_LR_CORNER_UR 0 48 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX12)
B ARCVAL(VPSPX12,HTK5)
C ARCVAL(VPSPX12,HTK4)
D ARCVAL(VPSPX12,HTK3)
E ARCVAL(VPSPX12,HTK2)
F ARCVAL(VPSPX12,HTK1)
G ARCVAL(VPSPX12,HTK0)
H ARCVAL(VPSPX12,HTK5)
I ARCVAL(VPSPX12,HTK4)
J ARCVAL(VPSPX12,HTK3)
K ARCVAL(VPSPX12,HTK2)
L ARCVAL(VPSPX12,HTK1)
M ARCVAL(VPSPX12,HTK0)

MC1_Z_25 MISCS_MIC_IO_LR_CORNER_UR 0 51 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK11)
B ARCVAL(VPSPX12,HTK10)
C ARCVAL(VPSPX12,HTK9)
D ARCVAL(VPSPX12,HTK8)
E ARCVAL(VPSPX12,HTK7)
F ARCVAL(VPSPX12,HTK6)
G ARCVAL(VPSPX12,HTK11)
H ARCVAL(VPSPX12,HTK10)
I ARCVAL(VPSPX12,HTK9)
J ARCVAL(VPSPX12,HTK8)
K ARCVAL(VPSPX12,HTK7)
L ARCVAL(VPSPX12,HTK6)

MC1_Z_26 PIB 26 51 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK17)
B ARCVAL(VPSPX12,HTK16)
C ARCVAL(VPSPX12,HTK15)
D ARCVAL(VPSPX12,HTK14)
E ARCVAL(VPSPX12,HTK13)
F ARCVAL(VPSPX12,HTK12)
G ARCVAL(VPSPX12,HTK17)
H ARCVAL(VPSPX12,HTK16)
I ARCVAL(VPSPX12,HTK15)
J ARCVAL(VPSPX12,HTK14)
K ARCVAL(VPSPX12,HTK13)
L ARCVAL(VPSPX12,HTK12)

MC1_Z_27 PIB 26 52 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK23)
B ARCVAL(VPSPX12,HTK22)
C ARCVAL(VPSPX12,HTK21)
D ARCVAL(VPSPX12,HTK20)
E ARCVAL(VPSPX12,HTK19)
F ARCVAL(VPSPX12,HTK18)
G ARCVAL(VPSPX12,HTK23)
H ARCVAL(VPSPX12,HTK22)
I ARCVAL(VPSPX12,HTK21)
J ARCVAL(VPSPX12,HTK20)
K ARCVAL(VPSPX12,HTK19)
L ARCVAL(VPSPX12,HTK18)

MC1_Z_28 MISCS_MIC_IO_LR_CORNER_UR 1 50 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,HTK29)
B ARCVAL(VPSPX12,HTK28)
C ARCVAL(VPSPX12,HTK27)
D ARCVAL(VPSPX12,HTK26)
E ARCVAL(VPSPX12,HTK25)
F ARCVAL(VPSPX12,HTK24)
G ARCVAL(VPSPX12,HTK29)
H ARCVAL(VPSPX12,HTK28)
I ARCVAL(VPSPX12,HTK27)
J ARCVAL(VPSPX12,HTK26)
K ARCVAL(VPSPX12,HTK25)
L ARCVAL(VPSPX12,HTK24)

MC1_Z_29 MISCS_MIC_IO_LR_CORNER_UR 1 53 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX12,PIBCLKT1)
B ARCVAL(VPSPX12,PIBCLKT0)
C ARCVAL(VPSPX12,HTK33)
D ARCVAL(VPSPX12,HTK32)
E ARCVAL(VPSPX12,HTK31)
F ARCVAL(VPSPX12,HTK30)
G ARCVAL(VPSPX12,PIBCLKT1)
H ARCVAL(VPSPX12,PIBCLKT0)
I ARCVAL(VPSPX12,HTK33)
J ARCVAL(VPSPX12,HTK32)
K ARCVAL(VPSPX12,HTK31)
L ARCVAL(VPSPX12,HTK30)

MC1_Z_30 MISCS_MIC_IO_LR_CORNER_UR 0 17 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX13)
B ARCVAL(VPSPX13,HTK5)
C ARCVAL(VPSPX13,HTK4)
D ARCVAL(VPSPX13,HTK3)
E ARCVAL(VPSPX13,HTK2)
F ARCVAL(VPSPX13,HTK1)
G ARCVAL(VPSPX13,HTK0)
H ARCVAL(VPSPX13,HTK5)
I ARCVAL(VPSPX13,HTK4)
J ARCVAL(VPSPX13,HTK3)
K ARCVAL(VPSPX13,HTK2)
L ARCVAL(VPSPX13,HTK1)
M ARCVAL(VPSPX13,HTK0)

MC1_Z_31 MISCS_MIC_IO_LR_CORNER_UR 0 14 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK11)
B ARCVAL(VPSPX13,HTK10)
C ARCVAL(VPSPX13,HTK9)
D ARCVAL(VPSPX13,HTK8)
E ARCVAL(VPSPX13,HTK7)
F ARCVAL(VPSPX13,HTK6)
G ARCVAL(VPSPX13,HTK11)
H ARCVAL(VPSPX13,HTK10)
I ARCVAL(VPSPX13,HTK9)
J ARCVAL(VPSPX13,HTK8)
K ARCVAL(VPSPX13,HTK7)
L ARCVAL(VPSPX13,HTK6)

MC1_Z_32 MISCS_MIC_IO_LR_CORNER_UR 1 17 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK17)
B ARCVAL(VPSPX13,HTK16)
C ARCVAL(VPSPX13,HTK15)
D ARCVAL(VPSPX13,HTK14)
E ARCVAL(VPSPX13,HTK13)
F ARCVAL(VPSPX13,HTK12)
G ARCVAL(VPSPX13,HTK17)
H ARCVAL(VPSPX13,HTK16)
I ARCVAL(VPSPX13,HTK15)
J ARCVAL(VPSPX13,HTK14)
K ARCVAL(VPSPX13,HTK13)
L ARCVAL(VPSPX13,HTK12)

MC1_Z_33 MISCS_MIC_IO_LR_CORNER_UR 1 14 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK23)
B ARCVAL(VPSPX13,HTK22)
C ARCVAL(VPSPX13,HTK21)
D ARCVAL(VPSPX13,HTK20)
E ARCVAL(VPSPX13,HTK19)
F ARCVAL(VPSPX13,HTK18)
G ARCVAL(VPSPX13,HTK23)
H ARCVAL(VPSPX13,HTK22)
I ARCVAL(VPSPX13,HTK21)
J ARCVAL(VPSPX13,HTK20)
K ARCVAL(VPSPX13,HTK19)
L ARCVAL(VPSPX13,HTK18)

MC1_Z_34 MISCS_MIC_IO_LR_CORNER_UR 0 41 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,HTK29)
B ARCVAL(VPSPX13,HTK28)
C ARCVAL(VPSPX13,HTK27)
D ARCVAL(VPSPX13,HTK26)
E ARCVAL(VPSPX13,HTK25)
F ARCVAL(VPSPX13,HTK24)
G ARCVAL(VPSPX13,HTK29)
H ARCVAL(VPSPX13,HTK28)
I ARCVAL(VPSPX13,HTK27)
J ARCVAL(VPSPX13,HTK26)
K ARCVAL(VPSPX13,HTK25)
L ARCVAL(VPSPX13,HTK24)

MC1_Z_35 MISCS_MIC_IO_LR_CORNER_UR 0 38 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX13,PIBCLKT1)
B ARCVAL(VPSPX13,PIBCLKT0)
C ARCVAL(VPSPX13,HTK33)
D ARCVAL(VPSPX13,HTK32)
E ARCVAL(VPSPX13,HTK31)
F ARCVAL(VPSPX13,HTK30)
G ARCVAL(VPSPX13,PIBCLKT1)
H ARCVAL(VPSPX13,PIBCLKT0)
I ARCVAL(VPSPX13,HTK33)
J ARCVAL(VPSPX13,HTK32)
K ARCVAL(VPSPX13,HTK31)
L ARCVAL(VPSPX13,HTK30)

MC1_Z_36 MISCS_MIC_IO_LR_CORNER_UR 1 4 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX14)
B ARCVAL(VPSPX14,HTK5)
C ARCVAL(VPSPX14,HTK4)
D ARCVAL(VPSPX14,HTK3)
E ARCVAL(VPSPX14,HTK2)
F ARCVAL(VPSPX14,HTK1)
G ARCVAL(VPSPX14,HTK0)
H ARCVAL(VPSPX14,HTK5)
I ARCVAL(VPSPX14,HTK4)
J ARCVAL(VPSPX14,HTK3)
K ARCVAL(VPSPX14,HTK2)
L ARCVAL(VPSPX14,HTK1)
M ARCVAL(VPSPX14,HTK0)

MC1_Z_37 MISCS_MIC_IO_LR_CORNER_UR 1 7 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK11)
B ARCVAL(VPSPX14,HTK10)
C ARCVAL(VPSPX14,HTK9)
D ARCVAL(VPSPX14,HTK8)
E ARCVAL(VPSPX14,HTK7)
F ARCVAL(VPSPX14,HTK6)
G ARCVAL(VPSPX14,HTK11)
H ARCVAL(VPSPX14,HTK10)
I ARCVAL(VPSPX14,HTK9)
J ARCVAL(VPSPX14,HTK8)
K ARCVAL(VPSPX14,HTK7)
L ARCVAL(VPSPX14,HTK6)

MC1_Z_38 MISCS_MIC_IO_LR_CORNER_UR 0 4 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK17)
B ARCVAL(VPSPX14,HTK16)
C ARCVAL(VPSPX14,HTK15)
D ARCVAL(VPSPX14,HTK14)
E ARCVAL(VPSPX14,HTK13)
F ARCVAL(VPSPX14,HTK12)
G ARCVAL(VPSPX14,HTK17)
H ARCVAL(VPSPX14,HTK16)
I ARCVAL(VPSPX14,HTK15)
J ARCVAL(VPSPX14,HTK14)
K ARCVAL(VPSPX14,HTK13)
L ARCVAL(VPSPX14,HTK12)

MC1_Z_39 MISCS_MIC_IO_LR_CORNER_UR 0 7 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK23)
B ARCVAL(VPSPX14,HTK22)
C ARCVAL(VPSPX14,HTK21)
D ARCVAL(VPSPX14,HTK20)
E ARCVAL(VPSPX14,HTK19)
F ARCVAL(VPSPX14,HTK18)
G ARCVAL(VPSPX14,HTK23)
H ARCVAL(VPSPX14,HTK22)
I ARCVAL(VPSPX14,HTK21)
J ARCVAL(VPSPX14,HTK20)
K ARCVAL(VPSPX14,HTK19)
L ARCVAL(VPSPX14,HTK18)

MC1_Z_40 MISCS_MIC_IO_LR_CORNER_UR 1 32 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,HTK29)
B ARCVAL(VPSPX14,HTK28)
C ARCVAL(VPSPX14,HTK27)
D ARCVAL(VPSPX14,HTK26)
E ARCVAL(VPSPX14,HTK25)
F ARCVAL(VPSPX14,HTK24)
G ARCVAL(VPSPX14,HTK29)
H ARCVAL(VPSPX14,HTK28)
I ARCVAL(VPSPX14,HTK27)
J ARCVAL(VPSPX14,HTK26)
K ARCVAL(VPSPX14,HTK25)
L ARCVAL(VPSPX14,HTK24)

MC1_Z_41 MISCS_MIC_IO_LR_CORNER_UR 1 35 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX14,PIBCLKT1)
B ARCVAL(VPSPX14,PIBCLKT0)
C ARCVAL(VPSPX14,HTK33)
D ARCVAL(VPSPX14,HTK32)
E ARCVAL(VPSPX14,HTK31)
F ARCVAL(VPSPX14,HTK30)
G ARCVAL(VPSPX14,PIBCLKT1)
H ARCVAL(VPSPX14,PIBCLKT0)
I ARCVAL(VPSPX14,HTK33)
J ARCVAL(VPSPX14,HTK32)
K ARCVAL(VPSPX14,HTK31)
L ARCVAL(VPSPX14,HTK30)

MC1_Z_42 MISCS_MIC_IO_LR_CORNER_UR 1 22 0 0 1 1 0 30 26 13
(
A
)
*
~
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
~
*

A WIRE(VPSPX15)
B ARCVAL(VPSPX15,HTK5)
C ARCVAL(VPSPX15,HTK4)
D ARCVAL(VPSPX15,HTK3)
E ARCVAL(VPSPX15,HTK2)
F ARCVAL(VPSPX15,HTK1)
G ARCVAL(VPSPX15,HTK0)
H ARCVAL(VPSPX15,HTK5)
I ARCVAL(VPSPX15,HTK4)
J ARCVAL(VPSPX15,HTK3)
K ARCVAL(VPSPX15,HTK2)
L ARCVAL(VPSPX15,HTK1)
M ARCVAL(VPSPX15,HTK0)

MC1_Z_43 MISCS_MIC_IO_LR_CORNER_UR 1 2 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK11)
B ARCVAL(VPSPX15,HTK10)
C ARCVAL(VPSPX15,HTK9)
D ARCVAL(VPSPX15,HTK8)
E ARCVAL(VPSPX15,HTK7)
F ARCVAL(VPSPX15,HTK6)
G ARCVAL(VPSPX15,HTK11)
H ARCVAL(VPSPX15,HTK10)
I ARCVAL(VPSPX15,HTK9)
J ARCVAL(VPSPX15,HTK8)
K ARCVAL(VPSPX15,HTK7)
L ARCVAL(VPSPX15,HTK6)

MC1_Z_44 MISCS_MIC_IO_LR_CORNER_UR 0 3 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK17)
B ARCVAL(VPSPX15,HTK16)
C ARCVAL(VPSPX15,HTK15)
D ARCVAL(VPSPX15,HTK14)
E ARCVAL(VPSPX15,HTK13)
F ARCVAL(VPSPX15,HTK12)
G ARCVAL(VPSPX15,HTK17)
H ARCVAL(VPSPX15,HTK16)
I ARCVAL(VPSPX15,HTK15)
J ARCVAL(VPSPX15,HTK14)
K ARCVAL(VPSPX15,HTK13)
L ARCVAL(VPSPX15,HTK12)

MC1_Z_45 MISCS_MIC_IO_LR_CORNER_UR 0 0 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK23)
B ARCVAL(VPSPX15,HTK22)
C ARCVAL(VPSPX15,HTK21)
D ARCVAL(VPSPX15,HTK20)
E ARCVAL(VPSPX15,HTK19)
F ARCVAL(VPSPX15,HTK18)
G ARCVAL(VPSPX15,HTK23)
H ARCVAL(VPSPX15,HTK22)
I ARCVAL(VPSPX15,HTK21)
J ARCVAL(VPSPX15,HTK20)
K ARCVAL(VPSPX15,HTK19)
L ARCVAL(VPSPX15,HTK18)

MC1_Z_46 MISCS_MIC_IO_LR_CORNER_UR 1 3 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,HTK29)
B ARCVAL(VPSPX15,HTK28)
C ARCVAL(VPSPX15,HTK27)
D ARCVAL(VPSPX15,HTK26)
E ARCVAL(VPSPX15,HTK25)
F ARCVAL(VPSPX15,HTK24)
G ARCVAL(VPSPX15,HTK29)
H ARCVAL(VPSPX15,HTK28)
I ARCVAL(VPSPX15,HTK27)
J ARCVAL(VPSPX15,HTK26)
K ARCVAL(VPSPX15,HTK25)
L ARCVAL(VPSPX15,HTK24)

MC1_Z_47 MISCS_MIC_IO_LR_CORNER_UR 1 0 0 0 1 1 0 23 23 12
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+

A ARCVAL(VPSPX15,PIBCLKT1)
B ARCVAL(VPSPX15,PIBCLKT0)
C ARCVAL(VPSPX15,HTK33)
D ARCVAL(VPSPX15,HTK32)
E ARCVAL(VPSPX15,HTK31)
F ARCVAL(VPSPX15,HTK30)
G ARCVAL(VPSPX15,PIBCLKT1)
H ARCVAL(VPSPX15,PIBCLKT0)
I ARCVAL(VPSPX15,HTK33)
J ARCVAL(VPSPX15,HTK32)
K ARCVAL(VPSPX15,HTK31)
L ARCVAL(VPSPX15,HTK30)

MC1_TEST_MD PIB 26 45 0 1 0 1 0 3 3 2
A
*
B

A
B
*

A COMP(CENTMUX)
B PROPERTY(CENTMUX.TESTMODEU,ENABLE)

MC1_SP_EN_8U MISCS_MIC_IO_LR_CORNER_UR 1 33 0 -1 1 1 0 1 1 1
A

A

A WIRE(VSPX8T)

MC1_SP_EN_9U MISCS_MIC_IO_LR_CORNER_UR 0 42 0 -1 1 1 0 1 1 1
A

A

A WIRE(VSPX9T)

MC1_SP_EN_10U MISCS_MIC_IO_LR_CORNER_UR 1 36 0 -1 1 1 0 1 1 1
A

A

A WIRE(VSPX10T)

MC1_SP_EN_11U MISCS_MIC_IO_LR_CORNER_UR 1 0 0 -1 1 1 0 1 1 1
A

A

A WIRE(VSPX11T)

MC1_SP_EN_12U MISCS_MIC_IO_LR_CORNER_UR 0 50 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX12T)

MC1_SP_EN_13U MISCS_MIC_IO_LR_CORNER_UR 1 38 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX13T)

MC1_SP_EN_14U MISCS_MIC_IO_LR_CORNER_UR 0 32 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX14T)

MC1_SP_EN_15U MISCS_MIC_IO_LR_CORNER_UR 1 1 0 0 1 1 0 1 1 1
A

A

A WIRE(VSPX15T)

MC1_SP_EN_8L MISCS_MIC_IO_LR_CORNER_UR 0 30 0 -1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX8B)
B ARCVAL(HPBX8L,VSPX8T)
C ARCVAL(HPBX8R,VSPX8T)

MC1_SP_EN_9L MISCS_MIC_IO_LR_CORNER_UR 0 45 0 -1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX9B)
B ARCVAL(HPBX9L,VSPX9T)
C ARCVAL(HPBX9R,VSPX9T)

MC1_SP_EN_10L MISCS_MIC_IO_LR_CORNER_UR 1 39 0 -1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX10B)
B ARCVAL(HPBX10L,VSPX10T)
C ARCVAL(HPBX10R,VSPX10T)

MC1_SP_EN_11L MISCS_MIC_IO_LR_CORNER_UR 1 3 0 -1 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX11B)
B ARCVAL(HPBX11L,VSPX11T)
C ARCVAL(HPBX11R,VSPX11T)

MC1_SP_EN_12L MISCS_MIC_IO_LR_CORNER_UR 0 53 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX12B)
B ARCVAL(HPBX12L,VSPX12T)
C ARCVAL(HPBX12R,VSPX12T)

MC1_SP_EN_13L MISCS_MIC_IO_LR_CORNER_UR 1 41 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX13B)
B ARCVAL(HPBX13L,VSPX13T)
C ARCVAL(HPBX13R,VSPX13T)

MC1_SP_EN_14L MISCS_MIC_IO_LR_CORNER_UR 0 35 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX14B)
B ARCVAL(HPBX14L,VSPX14T)
C ARCVAL(HPBX14R,VSPX14T)

MC1_SP_EN_15L MISCS_MIC_IO_LR_CORNER_UR 0 1 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A WIRE(VSPX15B)
B ARCVAL(HPBX15L,VSPX15T)
C ARCVAL(HPBX15R,VSPX15T)


gclk_premux_b 0 0 36
MC1_GCLK_CE_7 PIB 26 47 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX7,1)
B WIRE(VPMX7B)
C PROPERTY(PREMUX.CEMUX7,CE)

MC1_GCLK_CE_6 PIB 26 45 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX6,1)
B WIRE(VPMX6B)
C PROPERTY(PREMUX.CEMUX6,CE)

MC1_GCLK_CE_5 PIB 26 29 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX5,1)
B WIRE(VPMX5B)
C PROPERTY(PREMUX.CEMUX5,CE)

MC1_GCLK_CE_4 PIB 26 27 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX4,1)
B WIRE(VPMX4B)
C PROPERTY(PREMUX.CEMUX4,CE)

MC1_GCLK_CE_3 PIB 26 17 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX3,1)
B WIRE(VPMX3B)
C PROPERTY(PREMUX.CEMUX3,CE)

MC1_GCLK_CE_2 PIB 26 15 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX2,1)
B WIRE(VPMX2B)
C PROPERTY(PREMUX.CEMUX2,CE)

MC1_GCLK_CE_1 PIB 26 8 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX1,1)
B WIRE(VPMX1B)
C PROPERTY(PREMUX.CEMUX1,CE)

MC1_GCLK_CE_0 PIB 26 7 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX0,1)
B WIRE(VPMX0B)
C PROPERTY(PREMUX.CEMUX0,CE)

MC1_GCLK_PRESEL_23 PIB 26 52 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX7B,PIBCLK3)
B ARCVAL(VPMX7B,PCLKIO0N)
C ARCVAL(VPMX7B,PLL1CLK0)
D ARCVAL(VPMX7B,DPCLKIO0)

MC1_GCLK_PRESEL_22 PIB 26 51 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX7B,PIBCLK3)
B ARCVAL(VPMX7B,DPCLKIO0)
C ARCVAL(VPMX7B,PLL0CLK0)
D ARCVAL(VPMX7B,PLL0CLK4)

MC1_GCLK_PRESEL_21 PIB 26 48 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX7B,PCLKIO0N)
B ARCVAL(VPMX7B,PLL0CLK4)
C ARCVAL(VPMX7B,ECLK0DIV0)
D ARCVAL(VPMX7B,DPCLKIO0)

MC1_GCLK_PRESEL_20 PIB 26 39 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX6B,PIBCLK2)
B ARCVAL(VPMX6B,PCLKIO0P)
C ARCVAL(VPMX6B,PLL1CLK1)
D ARCVAL(VPMX6B,DPCLKIO1)

MC1_GCLK_PRESEL_19 PIB 26 38 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX6B,PIBCLK2)
B ARCVAL(VPMX6B,DPCLKIO1)
C ARCVAL(VPMX6B,PLL0CLK0)
D ARCVAL(VPMX6B,PLL0CLK1)

MC1_GCLK_PRESEL_18 PIB 26 36 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX6B,DPCLKIO1)
B ARCVAL(VPMX6B,PLL0CLK1)
C ARCVAL(VPMX6B,ECLK0DIV1)
D ARCVAL(VPMX6B,PCLKIO0P)

MC1_GCLK_PRESEL_17 PIB 26 34 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX5B,PIBCLK1)
B ARCVAL(VPMX5B,PCLKIO1N)
C ARCVAL(VPMX5B,PLL1CLK1)
D ARCVAL(VPMX5B,DPCLKIO1)

MC1_GCLK_PRESEL_16 PIB 26 33 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX5B,PIBCLK1)
B ARCVAL(VPMX5B,DPCLKIO1)
C ARCVAL(VPMX5B,PLL0CLK0)
D ARCVAL(VPMX5B,PLL0CLK2)

MC1_GCLK_PRESEL_15 PIB 26 30 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX5B,DPCLKIO1)
B ARCVAL(VPMX5B,PCLKIO1N)
C ARCVAL(VPMX5B,PLL0CLK2)
D ARCVAL(VPMX5B,ECLK1DIV0)

MC1_GCLK_PRESEL_14 PIB 26 22 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX4B,PIBCLK0)
B ARCVAL(VPMX4B,PCLKIO1P)
C ARCVAL(VPMX4B,PLL1CLK0)
D ARCVAL(VPMX4B,DPCLKIO0)

MC1_GCLK_PRESEL_13 PIB 26 28 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX4B,PIBCLK0)
B ARCVAL(VPMX4B,DPCLKIO0)
C ARCVAL(VPMX4B,PLL0CLK0)
D ARCVAL(VPMX4B,PLL0CLK3)

MC1_GCLK_PRESEL_12 PIB 26 23 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX4B,DPCLKIO0)
B ARCVAL(VPMX4B,PLL0CLK3)
C ARCVAL(VPMX4B,ECLK1DIV1)
D ARCVAL(VPMX4B,PCLKIO1P)

MC1_GCLK_PRESEL_11 PIB 26 16 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX3B,PIBCLK0)
B ARCVAL(VPMX3B,PCLKIO1P)
C ARCVAL(VPMX3B,PLL1CLK0)
D ARCVAL(VPMX3B,DPCLKIO0)

MC1_GCLK_PRESEL_10 PIB 26 18 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX3B,PIBCLK0)
B ARCVAL(VPMX3B,DPCLKIO0)
C ARCVAL(VPMX3B,PLL0CLK0)
D ARCVAL(VPMX3B,PLL0CLK3)

MC1_GCLK_PRESEL_9 PIB 26 19 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX3B,PCLKIO1P)
B ARCVAL(VPMX3B,PLL0CLK3)
C ARCVAL(VPMX3B,ECLK1DIV1)
D ARCVAL(VPMX3B,DPCLKIO0)

MC1_GCLK_PRESEL_8 PIB 26 12 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX2B,PIBCLK1)
B ARCVAL(VPMX2B,PCLKIO1N)
C ARCVAL(VPMX2B,PLL1CLK1)
D ARCVAL(VPMX2B,DPCLKIO1)

MC1_GCLK_PRESEL_7 PIB 26 13 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX2B,PIBCLK1)
B ARCVAL(VPMX2B,DPCLKIO1)
C ARCVAL(VPMX2B,PLL0CLK0)
D ARCVAL(VPMX2B,PLL0CLK2)

MC1_GCLK_PRESEL_6 PIB 26 14 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX2B,PCLKIO1N)
B ARCVAL(VPMX2B,PLL0CLK2)
C ARCVAL(VPMX2B,ECLK1DIV0)
D ARCVAL(VPMX2B,DPCLKIO1)

MC1_GCLK_PRESEL_5 PIB 26 11 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX1B,PIBCLK2)
B ARCVAL(VPMX1B,PCLKIO0P)
C ARCVAL(VPMX1B,PLL1CLK1)
D ARCVAL(VPMX1B,DPCLKIO1)

MC1_GCLK_PRESEL_4 PIB 26 10 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX1B,PIBCLK2)
B ARCVAL(VPMX1B,DPCLKIO1)
C ARCVAL(VPMX1B,PLL0CLK1)
D ARCVAL(VPMX1B,PLL0CLK0)

MC1_GCLK_PRESEL_3 PIB 26 9 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX1B,PCLKIO0P)
B ARCVAL(VPMX1B,PLL0CLK1)
C ARCVAL(VPMX1B,ECLK0DIV1)
D ARCVAL(VPMX1B,DPCLKIO1)

MC1_GCLK_PRESEL_2 PIB 26 3 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX0B,PIBCLK3)
B ARCVAL(VPMX0B,PCLKIO0N)
C ARCVAL(VPMX0B,PLL1CLK0)
D ARCVAL(VPMX0B,DPCLKIO0)

MC1_GCLK_PRESEL_1 PIB 26 4 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX0B,PIBCLK3)
B ARCVAL(VPMX0B,DPCLKIO0)
C ARCVAL(VPMX0B,PLL0CLK0)
D ARCVAL(VPMX0B,PLL0CLK4)

MC1_GCLK_PRESEL_0 PIB 26 5 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX0B,PCLKIO0N)
B ARCVAL(VPMX0B,PLL0CLK4)
C ARCVAL(VPMX0B,ECLK0DIV0)
D ARCVAL(VPMX0B,DPCLKIO0)

MC1_PIO2PLL_3 PIB 26 1 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_3,ENABLE)

MC1_PIO2PLL_2 PIB 26 2 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_2,ENABLE)

MC1_PIO2PLL_1 PIB 26 6 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_1,ENABLE)

MC1_PIO2PLL_0 PIB 26 43 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_0,ENABLE)


gclk_premux_l 0 0 36
MC1_GCLK_CE_7 MISCS_MIC_IO_LR_CORNER_UL 1 20 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX7,1)
B WIRE(HPMX7L)
C PROPERTY(PREMUX.CEMUX7,CE)

MC1_GCLK_CE_6 MISCS_MIC_IO_LR_CORNER_UL 1 19 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX6,1)
B WIRE(HPMX6L)
C PROPERTY(PREMUX.CEMUX6,CE)

MC1_GCLK_CE_5 MISCS_MIC_IO_LR_CORNER_UL 1 11 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX5,1)
B WIRE(HPMX5L)
C PROPERTY(PREMUX.CEMUX5,CE)

MC1_GCLK_CE_4 MISCS_MIC_IO_LR_CORNER_UL 1 6 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX4,1)
B WIRE(HPMX4L)
C PROPERTY(PREMUX.CEMUX4,CE)

MC1_GCLK_CE_3 MISCS_MIC_IO_LR_CORNER_UL 1 53 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX3,1)
B WIRE(HPMX3L)
C PROPERTY(PREMUX.CEMUX3,CE)

MC1_GCLK_CE_2 MISCS_MIC_IO_LR_CORNER_UL 1 48 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX2,1)
B WIRE(HPMX2L)
C PROPERTY(PREMUX.CEMUX2,CE)

MC1_GCLK_CE_1 MISCS_MIC_IO_LR_CORNER_UL 1 41 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX1,1)
B WIRE(HPMX1L)
C PROPERTY(PREMUX.CEMUX1,CE)

MC1_GCLK_CE_0 MISCS_MIC_IO_LR_CORNER_UL 1 39 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX0,1)
B WIRE(HPMX0L)
C PROPERTY(PREMUX.CEMUX0,CE)

MC1_GCLK_PRESEL_23 MISCS_MIC_IO_LR_CORNER_UL 1 22 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX7L,PIBCLK3)
B ARCVAL(HPMX7L,PCLKIO0N)
C ARCVAL(HPMX7L,PLL1CLK0)
D ARCVAL(HPMX7L,DPCLKIO0)

MC1_GCLK_PRESEL_22 MISCS_MIC_IO_LR_CORNER_UL 1 23 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX7L,PIBCLK3)
B ARCVAL(HPMX7L,DPCLKIO0)
C ARCVAL(HPMX7L,PLL0CLK0)
D ARCVAL(HPMX7L,PLL0CLK4)

MC1_GCLK_PRESEL_21 MISCS_MIC_IO_LR_CORNER_UL 1 18 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX7L,PCLKIO0N)
B ARCVAL(HPMX7L,PLL0CLK4)
C ARCVAL(HPMX7L,ECLK0DIV0)
D ARCVAL(HPMX7L,DPCLKIO0)

MC1_GCLK_PRESEL_20 MISCS_MIC_IO_LR_CORNER_UL 1 17 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX6L,PIBCLK2)
B ARCVAL(HPMX6L,PCLKIO0P)
C ARCVAL(HPMX6L,PLL1CLK1)
D ARCVAL(HPMX6L,DPCLKIO1)

MC1_GCLK_PRESEL_19 MISCS_MIC_IO_LR_CORNER_UL 1 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX6L,PIBCLK2)
B ARCVAL(HPMX6L,DPCLKIO1)
C ARCVAL(HPMX6L,PLL0CLK0)
D ARCVAL(HPMX6L,PLL0CLK1)

MC1_GCLK_PRESEL_18 MISCS_MIC_IO_LR_CORNER_UL 1 21 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX6L,DPCLKIO1)
B ARCVAL(HPMX6L,PLL0CLK1)
C ARCVAL(HPMX6L,ECLK0DIV1)
D ARCVAL(HPMX6L,PCLKIO0P)

MC1_GCLK_PRESEL_17 MISCS_MIC_IO_LR_CORNER_UL 1 10 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX5L,PIBCLK1)
B ARCVAL(HPMX5L,PCLKIO1N)
C ARCVAL(HPMX5L,PLL1CLK1)
D ARCVAL(HPMX5L,DPCLKIO1)

MC1_GCLK_PRESEL_16 MISCS_MIC_IO_LR_CORNER_UL 1 13 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX5L,PIBCLK1)
B ARCVAL(HPMX5L,DPCLKIO1)
C ARCVAL(HPMX5L,PLL0CLK0)
D ARCVAL(HPMX5L,PLL0CLK2)

MC1_GCLK_PRESEL_15 MISCS_MIC_IO_LR_CORNER_UL 1 8 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX5L,DPCLKIO1)
B ARCVAL(HPMX5L,PCLKIO1N)
C ARCVAL(HPMX5L,PLL0CLK2)
D ARCVAL(HPMX5L,ECLK1DIV0)

MC1_GCLK_PRESEL_14 MISCS_MIC_IO_LR_CORNER_UL 1 7 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX4L,PIBCLK0)
B ARCVAL(HPMX4L,PCLKIO1P)
C ARCVAL(HPMX4L,PLL1CLK0)
D ARCVAL(HPMX4L,DPCLKIO0)

MC1_GCLK_PRESEL_13 MISCS_MIC_IO_LR_CORNER_UL 1 4 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX4L,PIBCLK0)
B ARCVAL(HPMX4L,DPCLKIO0)
C ARCVAL(HPMX4L,PLL0CLK0)
D ARCVAL(HPMX4L,PLL0CLK3)

MC1_GCLK_PRESEL_12 MISCS_MIC_IO_LR_CORNER_UL 1 9 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX4L,DPCLKIO0)
B ARCVAL(HPMX4L,PLL0CLK3)
C ARCVAL(HPMX4L,ECLK1DIV1)
D ARCVAL(HPMX4L,PCLKIO1P)

MC1_GCLK_PRESEL_11 MISCS_MIC_IO_LR_CORNER_UL 1 52 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX3L,PIBCLK0)
B ARCVAL(HPMX3L,PCLKIO1P)
C ARCVAL(HPMX3L,PLL1CLK0)
D ARCVAL(HPMX3L,DPCLKIO0)

MC1_GCLK_PRESEL_10 MISCS_MIC_IO_LR_CORNER_UL 1 1 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX3L,PIBCLK0)
B ARCVAL(HPMX3L,DPCLKIO0)
C ARCVAL(HPMX3L,PLL0CLK0)
D ARCVAL(HPMX3L,PLL0CLK3)

MC1_GCLK_PRESEL_9 MISCS_MIC_IO_LR_CORNER_UL 1 50 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX3L,PCLKIO1P)
B ARCVAL(HPMX3L,PLL0CLK3)
C ARCVAL(HPMX3L,ECLK1DIV1)
D ARCVAL(HPMX3L,DPCLKIO0)

MC1_GCLK_PRESEL_8 MISCS_MIC_IO_LR_CORNER_UL 1 49 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX2L,PIBCLK1)
B ARCVAL(HPMX2L,PCLKIO1N)
C ARCVAL(HPMX2L,PLL1CLK1)
D ARCVAL(HPMX2L,DPCLKIO1)

MC1_GCLK_PRESEL_7 MISCS_MIC_IO_LR_CORNER_UL 1 46 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX2L,PIBCLK1)
B ARCVAL(HPMX2L,DPCLKIO1)
C ARCVAL(HPMX2L,PLL0CLK0)
D ARCVAL(HPMX2L,PLL0CLK2)

MC1_GCLK_PRESEL_6 MISCS_MIC_IO_LR_CORNER_UL 1 51 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX2L,PCLKIO1N)
B ARCVAL(HPMX2L,PLL0CLK2)
C ARCVAL(HPMX2L,ECLK1DIV0)
D ARCVAL(HPMX2L,DPCLKIO1)

MC1_GCLK_PRESEL_5 MISCS_MIC_IO_LR_CORNER_UL 1 40 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX1L,PIBCLK2)
B ARCVAL(HPMX1L,PCLKIO0P)
C ARCVAL(HPMX1L,PLL1CLK1)
D ARCVAL(HPMX1L,DPCLKIO1)

MC1_GCLK_PRESEL_4 MISCS_MIC_IO_LR_CORNER_UL 1 43 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX1L,PIBCLK2)
B ARCVAL(HPMX1L,DPCLKIO1)
C ARCVAL(HPMX1L,PLL0CLK1)
D ARCVAL(HPMX1L,PLL0CLK0)

MC1_GCLK_PRESEL_3 MISCS_MIC_IO_LR_CORNER_UL 1 38 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX1L,PCLKIO0P)
B ARCVAL(HPMX1L,PLL0CLK1)
C ARCVAL(HPMX1L,ECLK0DIV1)
D ARCVAL(HPMX1L,DPCLKIO1)

MC1_GCLK_PRESEL_2 MISCS_MIC_IO_LR_CORNER_UL 1 37 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX0L,PIBCLK3)
B ARCVAL(HPMX0L,PCLKIO0N)
C ARCVAL(HPMX0L,PLL1CLK0)
D ARCVAL(HPMX0L,DPCLKIO0)

MC1_GCLK_PRESEL_1 MISCS_MIC_IO_LR_CORNER_UL 1 34 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX0L,PIBCLK3)
B ARCVAL(HPMX0L,DPCLKIO0)
C ARCVAL(HPMX0L,PLL0CLK0)
D ARCVAL(HPMX0L,PLL0CLK4)

MC1_GCLK_PRESEL_0 MISCS_MIC_IO_LR_CORNER_UL 1 36 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX0L,PCLKIO0N)
B ARCVAL(HPMX0L,PLL0CLK4)
C ARCVAL(HPMX0L,ECLK0DIV0)
D ARCVAL(HPMX0L,DPCLKIO0)

MC1_PIO2PLL_3 MISCS_MIC_IO_LR_CORNER_UL 1 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_3,ENABLE)

MC1_PIO2PLL_2 MISCS_MIC_IO_LR_CORNER_UL 1 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_2,ENABLE)

MC1_PIO2PLL_1 MISCS_MIC_IO_LR_CORNER_UL 1 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_1,ENABLE)

MC1_PIO2PLL_0 MISCS_MIC_IO_LR_CORNER_UL 1 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_0,ENABLE)


gclk_premux_r 0 0 36
MC1_GCLK_CE_7 MISCS_MIC_IO_LR_CORNER_UR 0 20 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX7,1)
B WIRE(HPMX7R)
C PROPERTY(PREMUX.CEMUX7,CE)

MC1_GCLK_CE_6 MISCS_MIC_IO_LR_CORNER_UR 0 19 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX6,1)
B WIRE(HPMX6R)
C PROPERTY(PREMUX.CEMUX6,CE)

MC1_GCLK_CE_5 MISCS_MIC_IO_LR_CORNER_UR 0 11 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX5,1)
B WIRE(HPMX5R)
C PROPERTY(PREMUX.CEMUX5,CE)

MC1_GCLK_CE_4 MISCS_MIC_IO_LR_CORNER_UR 0 6 0 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX4,1)
B WIRE(HPMX4R)
C PROPERTY(PREMUX.CEMUX4,CE)

MC1_GCLK_CE_3 MISCS_MIC_IO_LR_CORNER_UR 0 53 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX3,1)
B WIRE(HPMX3R)
C PROPERTY(PREMUX.CEMUX3,CE)

MC1_GCLK_CE_2 MISCS_MIC_IO_LR_CORNER_UR 0 48 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX2,1)
B WIRE(HPMX2R)
C PROPERTY(PREMUX.CEMUX2,CE)

MC1_GCLK_CE_1 MISCS_MIC_IO_LR_CORNER_UR 0 41 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX1,1)
B WIRE(HPMX1R)
C PROPERTY(PREMUX.CEMUX1,CE)

MC1_GCLK_CE_0 MISCS_MIC_IO_LR_CORNER_UR 0 39 0 1 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX0,1)
B WIRE(HPMX0R)
C PROPERTY(PREMUX.CEMUX0,CE)

MC1_GCLK_PRESEL_23 MISCS_MIC_IO_LR_CORNER_UR 0 22 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX7R,PIBCLK3)
B ARCVAL(HPMX7R,PCLKIO0N)
C ARCVAL(HPMX7R,PLL1CLK0)
D ARCVAL(HPMX7R,DPCLKIO0)

MC1_GCLK_PRESEL_22 MISCS_MIC_IO_LR_CORNER_UR 0 23 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX7R,PIBCLK3)
B ARCVAL(HPMX7R,DPCLKIO0)
C ARCVAL(HPMX7R,PLL0CLK0)
D ARCVAL(HPMX7R,PLL0CLK4)

MC1_GCLK_PRESEL_21 MISCS_MIC_IO_LR_CORNER_UR 0 18 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX7R,PCLKIO0N)
B ARCVAL(HPMX7R,PLL0CLK4)
C ARCVAL(HPMX7R,ECLK0DIV0)
D ARCVAL(HPMX7R,DPCLKIO0)

MC1_GCLK_PRESEL_20 MISCS_MIC_IO_LR_CORNER_UR 0 17 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX6R,PIBCLK2)
B ARCVAL(HPMX6R,PCLKIO0P)
C ARCVAL(HPMX6R,PLL1CLK1)
D ARCVAL(HPMX6R,DPCLKIO1)

MC1_GCLK_PRESEL_19 MISCS_MIC_IO_LR_CORNER_UR 0 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX6R,PIBCLK2)
B ARCVAL(HPMX6R,DPCLKIO1)
C ARCVAL(HPMX6R,PLL0CLK0)
D ARCVAL(HPMX6R,PLL0CLK1)

MC1_GCLK_PRESEL_18 MISCS_MIC_IO_LR_CORNER_UR 0 21 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX6R,DPCLKIO1)
B ARCVAL(HPMX6R,PLL0CLK1)
C ARCVAL(HPMX6R,ECLK0DIV1)
D ARCVAL(HPMX6R,PCLKIO0P)

MC1_GCLK_PRESEL_17 MISCS_MIC_IO_LR_CORNER_UR 0 10 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX5R,PIBCLK1)
B ARCVAL(HPMX5R,PCLKIO1N)
C ARCVAL(HPMX5R,PLL1CLK1)
D ARCVAL(HPMX5R,DPCLKIO1)

MC1_GCLK_PRESEL_16 MISCS_MIC_IO_LR_CORNER_UR 0 13 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX5R,PIBCLK1)
B ARCVAL(HPMX5R,DPCLKIO1)
C ARCVAL(HPMX5R,PLL0CLK0)
D ARCVAL(HPMX5R,PLL0CLK2)

MC1_GCLK_PRESEL_15 MISCS_MIC_IO_LR_CORNER_UR 0 8 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX5R,DPCLKIO1)
B ARCVAL(HPMX5R,PCLKIO1N)
C ARCVAL(HPMX5R,PLL0CLK2)
D ARCVAL(HPMX5R,ECLK1DIV0)

MC1_GCLK_PRESEL_14 MISCS_MIC_IO_LR_CORNER_UR 0 7 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX4R,PIBCLK0)
B ARCVAL(HPMX4R,PCLKIO1P)
C ARCVAL(HPMX4R,PLL1CLK0)
D ARCVAL(HPMX4R,DPCLKIO0)

MC1_GCLK_PRESEL_13 MISCS_MIC_IO_LR_CORNER_UR 0 4 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX4R,PIBCLK0)
B ARCVAL(HPMX4R,DPCLKIO0)
C ARCVAL(HPMX4R,PLL0CLK0)
D ARCVAL(HPMX4R,PLL0CLK3)

MC1_GCLK_PRESEL_12 MISCS_MIC_IO_LR_CORNER_UR 0 9 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX4R,DPCLKIO0)
B ARCVAL(HPMX4R,PLL0CLK3)
C ARCVAL(HPMX4R,ECLK1DIV1)
D ARCVAL(HPMX4R,PCLKIO1P)

MC1_GCLK_PRESEL_11 MISCS_MIC_IO_LR_CORNER_UR 0 52 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX3R,PIBCLK0)
B ARCVAL(HPMX3R,PCLKIO1P)
C ARCVAL(HPMX3R,PLL1CLK0)
D ARCVAL(HPMX3R,DPCLKIO0)

MC1_GCLK_PRESEL_10 MISCS_MIC_IO_LR_CORNER_UR 0 1 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX3R,PIBCLK0)
B ARCVAL(HPMX3R,DPCLKIO0)
C ARCVAL(HPMX3R,PLL0CLK0)
D ARCVAL(HPMX3R,PLL0CLK3)

MC1_GCLK_PRESEL_9 MISCS_MIC_IO_LR_CORNER_UR 0 50 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX3R,PCLKIO1P)
B ARCVAL(HPMX3R,PLL0CLK3)
C ARCVAL(HPMX3R,ECLK1DIV1)
D ARCVAL(HPMX3R,DPCLKIO0)

MC1_GCLK_PRESEL_8 MISCS_MIC_IO_LR_CORNER_UR 0 49 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX2R,PIBCLK1)
B ARCVAL(HPMX2R,PCLKIO1N)
C ARCVAL(HPMX2R,PLL1CLK1)
D ARCVAL(HPMX2R,DPCLKIO1)

MC1_GCLK_PRESEL_7 MISCS_MIC_IO_LR_CORNER_UR 0 46 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX2R,PIBCLK1)
B ARCVAL(HPMX2R,DPCLKIO1)
C ARCVAL(HPMX2R,PLL0CLK0)
D ARCVAL(HPMX2R,PLL0CLK2)

MC1_GCLK_PRESEL_6 MISCS_MIC_IO_LR_CORNER_UR 0 51 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX2R,PCLKIO1N)
B ARCVAL(HPMX2R,PLL0CLK2)
C ARCVAL(HPMX2R,ECLK1DIV0)
D ARCVAL(HPMX2R,DPCLKIO1)

MC1_GCLK_PRESEL_5 MISCS_MIC_IO_LR_CORNER_UR 0 40 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX1R,PIBCLK2)
B ARCVAL(HPMX1R,PCLKIO0P)
C ARCVAL(HPMX1R,PLL1CLK1)
D ARCVAL(HPMX1R,DPCLKIO1)

MC1_GCLK_PRESEL_4 MISCS_MIC_IO_LR_CORNER_UR 0 43 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX1R,PIBCLK2)
B ARCVAL(HPMX1R,DPCLKIO1)
C ARCVAL(HPMX1R,PLL0CLK1)
D ARCVAL(HPMX1R,PLL0CLK0)

MC1_GCLK_PRESEL_3 MISCS_MIC_IO_LR_CORNER_UR 0 38 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX1R,PCLKIO0P)
B ARCVAL(HPMX1R,PLL0CLK1)
C ARCVAL(HPMX1R,ECLK0DIV1)
D ARCVAL(HPMX1R,DPCLKIO1)

MC1_GCLK_PRESEL_2 MISCS_MIC_IO_LR_CORNER_UR 0 37 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX0R,PIBCLK3)
B ARCVAL(HPMX0R,PCLKIO0N)
C ARCVAL(HPMX0R,PLL1CLK0)
D ARCVAL(HPMX0R,DPCLKIO0)

MC1_GCLK_PRESEL_1 MISCS_MIC_IO_LR_CORNER_UR 0 34 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX0R,PIBCLK3)
B ARCVAL(HPMX0R,DPCLKIO0)
C ARCVAL(HPMX0R,PLL0CLK0)
D ARCVAL(HPMX0R,PLL0CLK4)

MC1_GCLK_PRESEL_0 MISCS_MIC_IO_LR_CORNER_UR 0 36 0 1 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(HPMX0R,PCLKIO0N)
B ARCVAL(HPMX0R,PLL0CLK4)
C ARCVAL(HPMX0R,ECLK0DIV0)
D ARCVAL(HPMX0R,DPCLKIO0)

MC1_PIO2PLL_3 MISCS_MIC_IO_LR_CORNER_UR 0 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_3,ENABLE)

MC1_PIO2PLL_2 MISCS_MIC_IO_LR_CORNER_UR 0 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_2,ENABLE)

MC1_PIO2PLL_1 MISCS_MIC_IO_LR_CORNER_UR 0 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_1,ENABLE)

MC1_PIO2PLL_0 MISCS_MIC_IO_LR_CORNER_UR 0 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_0,ENABLE)


gclk_premux_t 0 0 36
MC1_GCLK_CE_7 PIB 26 5 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX7,1)
B WIRE(VPMX7T)
C PROPERTY(PREMUX.CEMUX7,CE)

MC1_GCLK_CE_6 PIB 26 6 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX6,1)
B WIRE(VPMX6T)
C PROPERTY(PREMUX.CEMUX6,CE)

MC1_GCLK_CE_5 PIB 26 17 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX5,1)
B WIRE(VPMX5T)
C PROPERTY(PREMUX.CEMUX5,CE)

MC1_GCLK_CE_4 PIB 26 18 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX4,1)
B WIRE(VPMX4T)
C PROPERTY(PREMUX.CEMUX4,CE)

MC1_GCLK_CE_3 PIB 26 33 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX3,1)
B WIRE(VPMX3T)
C PROPERTY(PREMUX.CEMUX3,CE)

MC1_GCLK_CE_2 PIB 26 34 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX2,1)
B WIRE(VPMX2T)
C PROPERTY(PREMUX.CEMUX2,CE)

MC1_GCLK_CE_1 PIB 26 39 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX1,1)
B WIRE(VPMX1T)
C PROPERTY(PREMUX.CEMUX1,CE)

MC1_GCLK_CE_0 PIB 26 42 3 0 1 1 0 8 6 3
A
+
(
B
*
~
C
)

A
B
C
~
*
+

A PROPERTY(PREMUX.CEMUX0,1)
B WIRE(VPMX0T)
C PROPERTY(PREMUX.CEMUX0,CE)

MC1_GCLK_PRESEL_23 PIB 26 1 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX7T,PIBCLK3)
B ARCVAL(VPMX7T,PCLKIO0N)
C ARCVAL(VPMX7T,PLL1CLK0)
D ARCVAL(VPMX7T,DPCLKIO0)

MC1_GCLK_PRESEL_22 PIB 26 2 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX7T,PIBCLK3)
B ARCVAL(VPMX7T,DPCLKIO0)
C ARCVAL(VPMX7T,PLL0CLK0)
D ARCVAL(VPMX7T,PLL0CLK4)

MC1_GCLK_PRESEL_21 PIB 26 3 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX7T,PCLKIO0N)
B ARCVAL(VPMX7T,PLL0CLK4)
C ARCVAL(VPMX7T,ECLK0DIV0)
D ARCVAL(VPMX7T,DPCLKIO0)

MC1_GCLK_PRESEL_20 PIB 26 7 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX6T,PIBCLK2)
B ARCVAL(VPMX6T,PCLKIO0P)
C ARCVAL(VPMX6T,PLL1CLK1)
D ARCVAL(VPMX6T,DPCLKIO1)

MC1_GCLK_PRESEL_19 PIB 26 9 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX6T,PIBCLK2)
B ARCVAL(VPMX6T,DPCLKIO1)
C ARCVAL(VPMX6T,PLL0CLK0)
D ARCVAL(VPMX6T,PLL0CLK1)

MC1_GCLK_PRESEL_18 PIB 26 10 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX6T,DPCLKIO1)
B ARCVAL(VPMX6T,PLL0CLK1)
C ARCVAL(VPMX6T,ECLK0DIV1)
D ARCVAL(VPMX6T,PCLKIO0P)

MC1_GCLK_PRESEL_17 PIB 26 13 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX5T,PIBCLK1)
B ARCVAL(VPMX5T,PCLKIO1N)
C ARCVAL(VPMX5T,PLL1CLK1)
D ARCVAL(VPMX5T,DPCLKIO1)

MC1_GCLK_PRESEL_16 PIB 26 14 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX5T,PIBCLK1)
B ARCVAL(VPMX5T,DPCLKIO1)
C ARCVAL(VPMX5T,PLL0CLK0)
D ARCVAL(VPMX5T,PLL0CLK2)

MC1_GCLK_PRESEL_15 PIB 26 15 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX5T,DPCLKIO1)
B ARCVAL(VPMX5T,PCLKIO1N)
C ARCVAL(VPMX5T,PLL0CLK2)
D ARCVAL(VPMX5T,ECLK1DIV0)

MC1_GCLK_PRESEL_14 PIB 26 23 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX4T,PIBCLK0)
B ARCVAL(VPMX4T,PCLKIO1P)
C ARCVAL(VPMX4T,PLL1CLK0)
D ARCVAL(VPMX4T,DPCLKIO0)

MC1_GCLK_PRESEL_13 PIB 26 22 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX4T,PIBCLK0)
B ARCVAL(VPMX4T,DPCLKIO0)
C ARCVAL(VPMX4T,PLL0CLK0)
D ARCVAL(VPMX4T,PLL0CLK3)

MC1_GCLK_PRESEL_12 PIB 26 19 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX4T,DPCLKIO0)
B ARCVAL(VPMX4T,PLL0CLK3)
C ARCVAL(VPMX4T,ECLK1DIV1)
D ARCVAL(VPMX4T,PCLKIO1P)

MC1_GCLK_PRESEL_11 PIB 26 12 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX3T,PIBCLK0)
B ARCVAL(VPMX3T,PCLKIO1P)
C ARCVAL(VPMX3T,PLL1CLK0)
D ARCVAL(VPMX3T,DPCLKIO0)

MC1_GCLK_PRESEL_10 PIB 26 29 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX3T,PIBCLK0)
B ARCVAL(VPMX3T,DPCLKIO0)
C ARCVAL(VPMX3T,PLL0CLK0)
D ARCVAL(VPMX3T,PLL0CLK3)

MC1_GCLK_PRESEL_9 PIB 26 27 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX3T,PCLKIO1P)
B ARCVAL(VPMX3T,PLL0CLK3)
C ARCVAL(VPMX3T,ECLK1DIV1)
D ARCVAL(VPMX3T,DPCLKIO0)

MC1_GCLK_PRESEL_8 PIB 26 30 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX2T,PIBCLK1)
B ARCVAL(VPMX2T,PCLKIO1N)
C ARCVAL(VPMX2T,PLL1CLK1)
D ARCVAL(VPMX2T,DPCLKIO1)

MC1_GCLK_PRESEL_7 PIB 26 28 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX2T,PIBCLK1)
B ARCVAL(VPMX2T,DPCLKIO1)
C ARCVAL(VPMX2T,PLL0CLK0)
D ARCVAL(VPMX2T,PLL0CLK2)

MC1_GCLK_PRESEL_6 PIB 26 36 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX2T,PCLKIO1N)
B ARCVAL(VPMX2T,PLL0CLK2)
C ARCVAL(VPMX2T,ECLK1DIV0)
D ARCVAL(VPMX2T,DPCLKIO1)

MC1_GCLK_PRESEL_5 PIB 26 11 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX1T,PIBCLK2)
B ARCVAL(VPMX1T,PCLKIO0P)
C ARCVAL(VPMX1T,PLL1CLK1)
D ARCVAL(VPMX1T,DPCLKIO1)

MC1_GCLK_PRESEL_4 PIB 26 16 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX1T,PIBCLK2)
B ARCVAL(VPMX1T,DPCLKIO1)
C ARCVAL(VPMX1T,PLL0CLK1)
D ARCVAL(VPMX1T,PLL0CLK0)

MC1_GCLK_PRESEL_3 PIB 26 38 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX1T,PCLKIO0P)
B ARCVAL(VPMX1T,PLL0CLK1)
C ARCVAL(VPMX1T,ECLK0DIV1)
D ARCVAL(VPMX1T,DPCLKIO1)

MC1_GCLK_PRESEL_2 PIB 26 48 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX0T,PIBCLK3)
B ARCVAL(VPMX0T,PCLKIO0N)
C ARCVAL(VPMX0T,PLL1CLK0)
D ARCVAL(VPMX0T,DPCLKIO0)

MC1_GCLK_PRESEL_1 PIB 26 47 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX0T,PIBCLK3)
B ARCVAL(VPMX0T,DPCLKIO0)
C ARCVAL(VPMX0T,PLL0CLK0)
D ARCVAL(VPMX0T,PLL0CLK4)

MC1_GCLK_PRESEL_0 PIB 26 45 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(VPMX0T,PCLKIO0N)
B ARCVAL(VPMX0T,PLL0CLK4)
C ARCVAL(VPMX0T,ECLK0DIV0)
D ARCVAL(VPMX0T,DPCLKIO0)

MC1_PIO2PLL_3 PIB 26 52 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_3,ENABLE)

MC1_PIO2PLL_2 PIB 26 51 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_2,ENABLE)

MC1_PIO2PLL_1 PIB 26 43 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_1,ENABLE)

MC1_PIO2PLL_0 PIB 26 4 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PREMUX.PIO2PLL_0,ENABLE)


gclk_spine 0 0 32
MC1_GCLKEN_0 PIB 26 16 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX0L)

MC1_GCLKEN_1 PIB 26 17 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX0R)

MC1_GCLKEN_2 PIB 26 18 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX1L)

MC1_GCLKEN_3 PIB 26 19 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX1R)

MC1_GCLKEN_4 PIB 26 14 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX2L)

MC1_GCLKEN_5 PIB 26 15 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX2R)

MC1_GCLKEN_6 PIB 26 12 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX3L)

MC1_GCLKEN_7 PIB 26 13 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX3R)

MC1_GCLKEN_8 PIB 26 22 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX4L)

MC1_GCLKEN_9 PIB 26 27 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX4R)

MC1_GCLKEN_10 PIB 26 28 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX5L)

MC1_GCLKEN_11 PIB 26 29 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX5R)

MC1_GCLKEN_12 PIB 26 10 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX6L)

MC1_GCLKEN_13 PIB 26 23 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX6R)

MC1_GCLKEN_14 PIB 26 9 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX7L)

MC1_GCLKEN_15 PIB 26 11 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX7R)

MC1_GCLKEN_16 PIB 26 30 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX8L)

MC1_GCLKEN_17 PIB 26 33 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX8R)

MC1_GCLKEN_18 PIB 26 34 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX9L)

MC1_GCLKEN_19 PIB 26 36 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX9R)

MC1_GCLKEN_20 PIB 26 7 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX10L)

MC1_GCLKEN_21 PIB 26 8 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX10R)

MC1_GCLKEN_22 PIB 26 5 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX11L)

MC1_GCLKEN_23 PIB 26 6 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX11R)

MC1_GCLKEN_24 PIB 26 38 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX12L)

MC1_GCLKEN_25 PIB 26 39 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX12R)

MC1_GCLKEN_26 PIB 26 42 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX13L)

MC1_GCLKEN_27 PIB 26 43 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX13R)

MC1_GCLKEN_28 PIB 26 3 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX14L)

MC1_GCLKEN_29 PIB 26 4 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX14R)

MC1_GCLKEN_30 PIB 26 1 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX15L)

MC1_GCLKEN_31 PIB 26 2 0 0 1 1 0 1 1 1
A

A

A WIRE(HPBX15R)


ioclk_bk1 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UL 1 31 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UL 1 24 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UL 1 10 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UL 1 27 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UL 1 15 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UL 1 12 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UL 1 13 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UL 1 14 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UL 1 17 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UL 1 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UL 1 9 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UL 1 20 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UL 1 6 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UL 1 23 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk2 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UL 1 34 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UL 1 39 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UL 1 44 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UL 1 36 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UL 1 51 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UL 1 50 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UL 1 48 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UL 1 47 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UL 1 46 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UL 1 49 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UL 1 53 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UL 1 42 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UL 1 52 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UL 1 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk3 0 0 14
MC1_DIV2 MISCS_MIC_IO_B 2 15 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_B 0 8 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_B 2 14 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_B 2 17 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_B 3 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_B 2 12 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_B 2 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_B 0 9 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_B 0 11 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_B 0 7 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_B 2 13 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_B 0 6 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_B 1 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_B 0 10 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk4 0 0 14
MC1_DIV2 MISCS_MIC_IO_B 1 17 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_B 2 17 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_B 0 6 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_B 2 13 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_B 0 7 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_B 0 11 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_B 0 9 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_B 2 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_B 2 12 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_B 3 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_B 0 10 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_B 2 14 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_B 0 8 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_B 2 15 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk5 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UR 0 34 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UR 0 39 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UR 0 50 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UR 0 36 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UR 0 44 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UR 0 51 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UR 0 49 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UR 0 42 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UR 0 47 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UR 0 48 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UR 0 53 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UR 0 45 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UR 0 52 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UR 0 40 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk6 0 0 14
MC1_DIV2 MISCS_MIC_IO_LR_CORNER_UR 0 31 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_LR_CORNER_UR 0 24 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_LR_CORNER_UR 0 13 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_LR_CORNER_UR 0 27 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_LR_CORNER_UR 0 15 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_LR_CORNER_UR 0 12 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_LR_CORNER_UR 0 10 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_LR_CORNER_UR 0 14 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_LR_CORNER_UR 0 17 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_LR_CORNER_UR 0 16 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_LR_CORNER_UR 0 9 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_LR_CORNER_UR 0 20 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_LR_CORNER_UR 0 6 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_LR_CORNER_UR 0 23 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk7 0 0 14
MC1_DIV2 MISCS_MIC_IO_T 1 36 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_T 2 36 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_T 0 47 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_T 2 40 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_T 0 46 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_T 0 42 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_T 0 44 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_T 2 37 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_T 2 41 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_T 3 37 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_T 0 43 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_T 2 39 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_T 0 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_T 2 38 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


ioclk_bk8 0 0 14
MC1_DIV2 MISCS_MIC_IO_T 2 38 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_EN MISCS_MIC_IO_T 0 45 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIV_SRC MISCS_MIC_IO_T 2 39 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_GSRN_DIS MISCS_MIC_IO_T 2 36 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_SEL_5 MISCS_MIC_IO_T 3 37 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL1CLK1)
D ARCVAL(CLKI1,PLL1CLK0)

MC1_SEL_4 MISCS_MIC_IO_T 2 41 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PIBCLK1_0)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,DPCLKIO)

MC1_SEL_3 MISCS_MIC_IO_T 2 37 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI1,PIBCLK1_1)
B ARCVAL(CLKI1,PLL1CLK1)
C ARCVAL(CLKI1,PLL0CLK1)
D ARCVAL(CLKI1,PCLKIO1)

MC1_SEL_2 MISCS_MIC_IO_T 0 44 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,PLL1CLK0)
D ARCVAL(CLKI0,PLL0CLK1)

MC1_SEL_1 MISCS_MIC_IO_T 0 42 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PIBCLK0_0)
C ARCVAL(CLKI0,DPCLKIO)
D ARCVAL(CLKI0,PLL0CLK0)

MC1_SEL_0 MISCS_MIC_IO_T 0 46 0 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLKI0,PIBCLK0_1)
B ARCVAL(CLKI0,PLL1CLK0)
C ARCVAL(CLKI0,PLL0CLK0)
D ARCVAL(CLKI0,PCLKIO1)

MC1_SLCL_N_1 MISCS_MIC_IO_T 2 40 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI1,BRIDGE1)

MC1_SLCL_N_0 MISCS_MIC_IO_T 0 47 0 0 1 1 0 1 1 1
A

A

A ARCVAL(CLKI0,BRIDGE0)

MC1_STOP_1 MISCS_MIC_IO_T 1 36 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP1,ENABLE)

MC1_STOP_0 MISCS_MIC_IO_T 0 43 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOCLK.STOP0,ENABLE)


iol_pair_l 0 0 130
TOP.XI321.MCUNUSED PIB 11 27 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,INV)
B PROPERTY(IOL1.OUTRSTMUX,INV)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,INV)
B PROPERTY(IOL0.OUTRSTMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCEMUX,INV)
B PROPERTY(IOL1.OUTCEMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCEMUX,INV)
B PROPERTY(IOL0.OUTCEMUX,INV)

TOP.XI386.MC03 PIB 21 5 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI374.MC13 PIB 22 53 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

MC1_CLK_SRC_3 MISCS_MIC_IO_L 1 46 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_2 MISCS_MIC_IO_L 1 48 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,CLK_S0)
C ARCVAL(PAD1_CLK,CLK_S1)

MC1_CLK_SRC_1 MISCS_MIC_IO_L 1 35 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_0 MISCS_MIC_IO_L 1 33 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,CLK_S0)
C ARCVAL(PAD0_CLK,CLK_S1)

MC1_DIS_GSR_1 MISCS_MIC_IO_L 1 59 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.GSR,DISABLE)

MC1_DIS_GSR_0 MISCS_MIC_IO_L 1 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.GSR,DISABLE)

MC1_DO_SET_1 MISCS_MIC_IO_L 1 69 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_REGSET,SET)

MC1_DO_SET_0 MISCS_MIC_IO_L 1 15 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_REGSET,SET)

MC1_IDDR_1 MISCS_MIC_IO_L 1 50 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL1.IDDRMODE,ON)
B PROPERTY(IOL1.MODE,IN)
C PROPERTY(IOL1.MODE,BI)

MC1_IDDR_0 MISCS_MIC_IO_L 1 31 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL0.IDDRMODE,ON)
B PROPERTY(IOL0.MODE,IN)
C PROPERTY(IOL0.MODE,BI)

MC1_IN_SET_1 MISCS_MIC_IO_L 1 67 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_REGSET,SET)

MC1_IN_SET_0 MISCS_MIC_IO_L 1 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_REGSET,SET)

MC1_INCE_EN_1 MISCS_MIC_IO_L 1 66 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCEMUX,1)

MC1_INCE_EN_0 MISCS_MIC_IO_L 1 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCEMUX,1)

MC1_INCLK_EN_1 MISCS_MIC_IO_L 1 55 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCLKMUX,CLK)
B PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_EN_0 MISCS_MIC_IO_L 1 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCLKMUX,CLK)
B PROPERTY(IOL0.INCLKMUX,INV)

MC1_INCLK_INV_1 MISCS_MIC_IO_L 1 57 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_INV_0 MISCS_MIC_IO_L 1 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCLKMUX,INV)

MC1_INDLY_EN_1 MISCS_MIC_IO_L 1 42 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INDELMUX,FIXDEL)

MC1_INDLY_EN_0 MISCS_MIC_IO_L 1 37 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INDELMUX,FIXDEL)

MC1_INDLY_SEL_9 MISCS_MIC_IO_L 1 43 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,4)

MC1_INDLY_SEL_8 MISCS_MIC_IO_L 1 47 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,3)

MC1_INDLY_SEL_7 MISCS_MIC_IO_L 1 56 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,2)

MC1_INDLY_SEL_6 MISCS_MIC_IO_L 1 73 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,1)

MC1_INDLY_SEL_5 MISCS_MIC_IO_L 1 71 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,0)

MC1_INDLY_SEL_4 MISCS_MIC_IO_L 1 38 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,4)

MC1_INDLY_SEL_3 MISCS_MIC_IO_L 1 34 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,3)

MC1_INDLY_SEL_2 MISCS_MIC_IO_L 1 8 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,2)

MC1_INDLY_SEL_1 MISCS_MIC_IO_L 1 11 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,1)

MC1_INDLY_SEL_0 MISCS_MIC_IO_L 1 10 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,0)

MC1_INRST_EN_1 MISCS_MIC_IO_L 1 64 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,RST)
B PROPERTY(IOL1.INRSTMUX,INV)

MC1_INRST_EN_0 MISCS_MIC_IO_L 1 16 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,RST)
B PROPERTY(IOL0.INRSTMUX,INV)

MC1_ISE_EN_1 MISCS_MIC_IO_L 1 40 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD1_DI)

MC1_ISE_EN_0 MISCS_MIC_IO_L 1 41 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD0_DI)

MC1_LATCHMD_N_5 MISCS_MIC_IO_L 1 62 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_DFFMODE,FF)

MC1_LATCHMD_N_4 MISCS_MIC_IO_L 1 63 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_DFFMODE,FF)

MC1_LATCHMD_N_3 MISCS_MIC_IO_L 1 60 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_DFFMODE,FF)

MC1_LATCHMD_N_2 MISCS_MIC_IO_L 1 18 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_DFFMODE,FF)

MC1_LATCHMD_N_1 MISCS_MIC_IO_L 1 21 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_DFFMODE,FF)

MC1_LATCHMD_N_0 MISCS_MIC_IO_L 1 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_DFFMODE,FF)

MC1_ODDR_1 MISCS_MIC_IO_L 1 49 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.MODE,OUT)
E PROPERTY(IOL1.MODE,BI)

MC1_ODDR_0 MISCS_MIC_IO_L 1 32 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.MODE,OUT)
E PROPERTY(IOL0.MODE,BI)

MC1_ODFF_1 MISCS_MIC_IO_L 1 51 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.DO_DFFMODE,FF)
E PROPERTY(IOL1.DO_DFFMODE,LATCH)

MC1_ODFF_0 MISCS_MIC_IO_L 1 30 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.DO_DFFMODE,FF)
E PROPERTY(IOL0.DO_DFFMODE,LATCH)

MC1_ODIFF_1 MISCS_MIC_IO_L 1 52 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.IOTYPE,LVDS25_E)
B PROPERTY(IOL0.IOTYPE,RSDS_E)
C PROPERTY(IOL0.IOTYPE,BLVDS_E)
D PROPERTY(IOL0.IOTYPE,MLVDS_E)
E PROPERTY(IOL0.IOTYPE,LVPECL33_E)

MC1_OUTCE_EN_1 MISCS_MIC_IO_L 1 61 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCEMUX,1)

MC1_OUTCE_EN_0 MISCS_MIC_IO_L 1 22 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCEMUX,1)

MC1_OUTCLK_EN_1 MISCS_MIC_IO_L 1 44 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTCLKMUX,CLK)
B PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_EN_0 MISCS_MIC_IO_L 1 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTCLKMUX,CLK)
B PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTCLK_INV_1 MISCS_MIC_IO_L 1 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_INV_0 MISCS_MIC_IO_L 1 39 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTRST_EN_1 MISCS_MIC_IO_L 1 65 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTRSTMUX,RST)
B PROPERTY(IOL1.OUTRSTMUX,INV)

MC1_OUTRST_EN_0 MISCS_MIC_IO_L 1 19 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTRSTMUX,RST)
B PROPERTY(IOL0.OUTRSTMUX,INV)

MC1_RST_ASYN_1 MISCS_MIC_IO_L 1 72 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.SRMODE,ASYNC)

MC1_RST_ASYN_0 MISCS_MIC_IO_L 1 14 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.SRMODE,ASYNC)

MC1_TRI_1 MISCS_MIC_IO_L 1 54 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL1.MODE,IN)
B WIRE(PAD1_DI)
C WIRE(INCK_1)
D WIRE(PAD1_ITRUE)
E WIRE(PAD1_ICOMP)

MC1_TRI_0 MISCS_MIC_IO_L 1 26 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL0.MODE,IN)
B WIRE(PAD0_DI)
C WIRE(INCK_0)
D WIRE(PAD0_ITRUE)
E WIRE(PAD0_ICOMP)

MC1_TS_SET_1 MISCS_MIC_IO_L 1 68 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_REGSET,SET)

MC1_TS_SET_0 MISCS_MIC_IO_L 1 12 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_REGSET,SET)

MC1_TSDFF_1 MISCS_MIC_IO_L 1 70 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TO_DFFMODE,FF)
B PROPERTY(IOL1.TO_DFFMODE,LATCH)

MC1_TSDFF_0 MISCS_MIC_IO_L 1 24 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TO_DFFMODE,FF)
B PROPERTY(IOL0.TO_DFFMODE,LATCH)

MC1_TSINV_1 MISCS_MIC_IO_L 1 58 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,INV)
B PROPERTY(IOL1.TSMUX,1)

MC1_TSINV_0 MISCS_MIC_IO_L 1 23 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,INV)
B PROPERTY(IOL0.TSMUX,1)

MC1_DEDCLKO_EN_1 MISCS_MIC_IO_L 1 53 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_0 MISCS_MIC_IO_L 1 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DEDCLK,ENABLE)

MC12_CLAMP_1 MISCS_MIC_IO_L 0 63 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PCICLAMP,ON)
B PROPERTY(IOL1.IOTYPE,PCI33)

MC12_CLAMP_0 MISCS_MIC_IO_L 0 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PCICLAMP,ON)
B PROPERTY(IOL0.IOTYPE,PCI33)

MC12_ENIND_1 MISCS_MIC_IO_L 0 64 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL1.IOTYPE,LVDS25)

MC12_ENIND_0 MISCS_MIC_IO_L 0 19 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENINR_1 MISCS_MIC_IO_L 0 61 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.MODE,IN)
D PROPERTY(IOL1.MODE,BI)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,SSTL15_I)
G PROPERTY(IOL1.IOTYPE,SSTL15_II)
H PROPERTY(IOL1.IOTYPE,SSTL18_I)
I PROPERTY(IOL1.IOTYPE,SSTL18_II)
J PROPERTY(IOL1.IOTYPE,SSTL25_I)
K PROPERTY(IOL1.IOTYPE,SSTL25_II)
L PROPERTY(IOL1.IOTYPE,SSTL33_I)
M PROPERTY(IOL1.IOTYPE,SSTL33_II)
N PROPERTY(IOL1.IOTYPE,HSTL15_I)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_ENINR_0 MISCS_MIC_IO_L 0 23 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.MODE,IN)
D PROPERTY(IOL0.MODE,BI)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,SSTL15_I)
G PROPERTY(IOL0.IOTYPE,SSTL15_II)
H PROPERTY(IOL0.IOTYPE,SSTL18_I)
I PROPERTY(IOL0.IOTYPE,SSTL18_II)
J PROPERTY(IOL0.IOTYPE,SSTL25_I)
K PROPERTY(IOL0.IOTYPE,SSTL25_II)
L PROPERTY(IOL0.IOTYPE,SSTL33_I)
M PROPERTY(IOL0.IOTYPE,SSTL33_II)
N PROPERTY(IOL0.IOTYPE,HSTL15_I)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)

MC12_ENINS_N_1 MISCS_MIC_IO_L 0 58 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL1.IOTYPE,LVCMOS12)
B PROPERTY(IOL1.IOTYPE,LVCMOS15)
C PROPERTY(IOL1.MODE,OUT)
D PROPERTY(IOL1.DIFFRESISTOR,NONE)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,LVDS25_E)
G PROPERTY(IOL1.IOTYPE,SSTL33_I)
H PROPERTY(IOL1.IOTYPE,SSTL33_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,SSTL18_I)
L PROPERTY(IOL1.IOTYPE,SSTL18_II)
M PROPERTY(IOL1.IOTYPE,SSTL15_I)
N PROPERTY(IOL1.IOTYPE,SSTL15_II)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_I)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENINS_N_0 MISCS_MIC_IO_L 0 24 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL0.IOTYPE,LVCMOS12)
B PROPERTY(IOL0.IOTYPE,LVCMOS15)
C PROPERTY(IOL0.MODE,OUT)
D PROPERTY(IOL0.DIFFRESISTOR,NONE)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,LVDS25_E)
G PROPERTY(IOL0.IOTYPE,SSTL33_I)
H PROPERTY(IOL0.IOTYPE,SSTL33_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,SSTL18_I)
L PROPERTY(IOL0.IOTYPE,SSTL18_II)
M PROPERTY(IOL0.IOTYPE,SSTL15_I)
N PROPERTY(IOL0.IOTYPE,SSTL15_II)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_I)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENLVDS_0 MISCS_MIC_IO_L 0 17 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENSNK_9 MISCS_MIC_IO_L 0 43 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_8 MISCS_MIC_IO_L 0 42 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.IOTYPE,LVCMOS25)
G PROPERTY(IOL1.IOTYPE,LVDS25_E)
H PROPERTY(IOL1.DRIVE,20)
I PROPERTY(IOL1.IOTYPE,LVCMOS18)
J PROPERTY(IOL1.DRIVE,12)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_II)
O PROPERTY(IOL1.IOTYPE,SSTL15_I)
P PROPERTY(IOL1.IOTYPE,SSTL15_II)
Q PROPERTY(IOL1.IOTYPE,HSTL18_II)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_7 MISCS_MIC_IO_L 0 68 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_II)
W PROPERTY(IOL1.IOTYPE,SSTL18_I)
X PROPERTY(IOL1.IOTYPE,SSTL18_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL15_I)
[ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_6 MISCS_MIC_IO_L 0 47 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS25)
H PROPERTY(IOL1.IOTYPE,LVDS25_E)
I PROPERTY(IOL1.DRIVE,16)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.DRIVE,4)
M PROPERTY(IOL1.IOTYPE,LVCMOS15)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.IOTYPE,LVCMOS12)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.DRIVE,4)
R PROPERTY(IOL1.IOTYPE,SSTL33_I)
S PROPERTY(IOL1.IOTYPE,SSTL25_I)
T PROPERTY(IOL1.IOTYPE,SSTL15_II)
U PROPERTY(IOL1.IOTYPE,HSTL18_II)
V PROPERTY(IOL1.IOTYPE,HSTL15_I)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_5 MISCS_MIC_IO_L 0 46 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,4)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.DRIVE,8)
N PROPERTY(IOL1.DRIVE,4)
O PROPERTY(IOL1.IOTYPE,LVCMOS18)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.IOTYPE,LVCMOS15)
R PROPERTY(IOL1.DRIVE,8)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,4)
U PROPERTY(IOL1.IOTYPE,SSTL33_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_I)
W PROPERTY(IOL1.IOTYPE,HSTL18_II)
X PROPERTY(IOL1.IOTYPE,HSTL15_I)
Y PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_4 MISCS_MIC_IO_L 0 41 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_3 MISCS_MIC_IO_L 0 38 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.IOTYPE,LVCMOS25)
G PROPERTY(IOL0.IOTYPE,LVDS25_E)
H PROPERTY(IOL0.DRIVE,20)
I PROPERTY(IOL0.IOTYPE,LVCMOS18)
J PROPERTY(IOL0.DRIVE,12)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_II)
O PROPERTY(IOL0.IOTYPE,SSTL15_I)
P PROPERTY(IOL0.IOTYPE,SSTL15_II)
Q PROPERTY(IOL0.IOTYPE,HSTL18_II)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_2 MISCS_MIC_IO_L 0 12 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_II)
W PROPERTY(IOL0.IOTYPE,SSTL18_I)
X PROPERTY(IOL0.IOTYPE,SSTL18_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL15_I)
[ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_1 MISCS_MIC_IO_L 0 37 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS25)
H PROPERTY(IOL0.IOTYPE,LVDS25_E)
I PROPERTY(IOL0.DRIVE,16)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.DRIVE,4)
M PROPERTY(IOL0.IOTYPE,LVCMOS15)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.IOTYPE,LVCMOS12)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.DRIVE,4)
R PROPERTY(IOL0.IOTYPE,SSTL33_I)
S PROPERTY(IOL0.IOTYPE,SSTL25_I)
T PROPERTY(IOL0.IOTYPE,SSTL15_II)
U PROPERTY(IOL0.IOTYPE,HSTL18_II)
V PROPERTY(IOL0.IOTYPE,HSTL15_I)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_0 MISCS_MIC_IO_L 0 34 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,4)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.DRIVE,8)
N PROPERTY(IOL0.DRIVE,4)
O PROPERTY(IOL0.IOTYPE,LVCMOS18)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.IOTYPE,LVCMOS15)
R PROPERTY(IOL0.DRIVE,8)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,4)
U PROPERTY(IOL0.IOTYPE,SSTL33_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_I)
W PROPERTY(IOL0.IOTYPE,HSTL18_II)
X PROPERTY(IOL0.IOTYPE,HSTL15_I)
Y PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_9 MISCS_MIC_IO_L 0 56 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_8 MISCS_MIC_IO_L 0 51 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,8)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.IOTYPE,LVCMOS12)
S PROPERTY(IOL1.DRIVE,8)
T PROPERTY(IOL1.IOTYPE,SSTL33_II)
U PROPERTY(IOL1.IOTYPE,SSTL25_II)
V PROPERTY(IOL1.IOTYPE,SSTL18_II)
W PROPERTY(IOL1.IOTYPE,SSTL15_I)
X PROPERTY(IOL1.IOTYPE,SSTL15_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL18_II)
[ PROPERTY(IOL1.IOTYPE,HSTL15_I)
\ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_7 MISCS_MIC_IO_L 0 66 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,24)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_I)
W PROPERTY(IOL1.IOTYPE,SSTL25_I)
X PROPERTY(IOL1.IOTYPE,SSTL25_II)
Y PROPERTY(IOL1.IOTYPE,SSTL18_I)
Z PROPERTY(IOL1.IOTYPE,SSTL18_II)
[ PROPERTY(IOL1.IOTYPE,SSTL15_I)
\ PROPERTY(IOL1.IOTYPE,SSTL15_II)
] PROPERTY(IOL1.IOTYPE,HSTL18_II)
^ PROPERTY(IOL1.IOTYPE,HSTL15_I)
_ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_6 MISCS_MIC_IO_L 0 69 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,4)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,16)
M PROPERTY(IOL1.DRIVE,4)
N PROPERTY(IOL1.IOTYPE,LVCMOS15)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS12)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,SSTL18_I)
T PROPERTY(IOL1.IOTYPE,SSTL18_II)
U PROPERTY(IOL1.IOTYPE,SSTL15_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_II)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_5 MISCS_MIC_IO_L 0 50 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS25)
D PROPERTY(IOL1.IOTYPE,LVDS25_E)
E PROPERTY(IOL1.DRIVE,16)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS18)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.DRIVE,4)
L PROPERTY(IOL1.IOTYPE,SSTL18_I)
M PROPERTY(IOL1.IOTYPE,SSTL18_II)
N PROPERTY(IOL1.IOTYPE,SSTL15_I)
O PROPERTY(IOL1.IOTYPE,SSTL15_II)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_4 MISCS_MIC_IO_L 0 27 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_3 MISCS_MIC_IO_L 0 22 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,8)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.IOTYPE,LVCMOS12)
S PROPERTY(IOL0.DRIVE,8)
T PROPERTY(IOL0.IOTYPE,SSTL33_II)
U PROPERTY(IOL0.IOTYPE,SSTL25_II)
V PROPERTY(IOL0.IOTYPE,SSTL18_II)
W PROPERTY(IOL0.IOTYPE,SSTL15_I)
X PROPERTY(IOL0.IOTYPE,SSTL15_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL18_II)
[ PROPERTY(IOL0.IOTYPE,HSTL15_I)
\ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_2 MISCS_MIC_IO_L 0 14 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,24)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_I)
W PROPERTY(IOL0.IOTYPE,SSTL25_I)
X PROPERTY(IOL0.IOTYPE,SSTL25_II)
Y PROPERTY(IOL0.IOTYPE,SSTL18_I)
Z PROPERTY(IOL0.IOTYPE,SSTL18_II)
[ PROPERTY(IOL0.IOTYPE,SSTL15_I)
\ PROPERTY(IOL0.IOTYPE,SSTL15_II)
] PROPERTY(IOL0.IOTYPE,HSTL18_II)
^ PROPERTY(IOL0.IOTYPE,HSTL15_I)
_ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_1 MISCS_MIC_IO_L 0 15 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,4)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,16)
M PROPERTY(IOL0.DRIVE,4)
N PROPERTY(IOL0.IOTYPE,LVCMOS15)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS12)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,SSTL18_I)
T PROPERTY(IOL0.IOTYPE,SSTL18_II)
U PROPERTY(IOL0.IOTYPE,SSTL15_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_II)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_0 MISCS_MIC_IO_L 0 30 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS25)
D PROPERTY(IOL0.IOTYPE,LVDS25_E)
E PROPERTY(IOL0.DRIVE,16)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS18)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.DRIVE,4)
L PROPERTY(IOL0.IOTYPE,SSTL18_I)
M PROPERTY(IOL0.IOTYPE,SSTL18_II)
N PROPERTY(IOL0.IOTYPE,SSTL15_I)
O PROPERTY(IOL0.IOTYPE,SSTL15_II)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENVR_3 MISCS_MIC_IO_L 0 60 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF2)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_2 MISCS_MIC_IO_L 0 53 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF1)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_1 MISCS_MIC_IO_L 0 31 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF2)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_ENVR_0 MISCS_MIC_IO_L 0 20 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF1)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_H2L_3 MISCS_MIC_IO_L 0 57 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,L2H)
B PROPERTY(IOL1.HYSTERESIS,HIGH)
C PROPERTY(IOL1.HYSTERESIS,UD1)
D PROPERTY(IOL1.HYSTERESIS,UD2)
E PROPERTY(IOL1.HYSTERESIS,UD3)

MC12_H2L_2 MISCS_MIC_IO_L 0 67 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,NA)
B PROPERTY(IOL1.HYSTERESIS,H2L)
C PROPERTY(IOL1.HYSTERESIS,OD1)
D PROPERTY(IOL1.HYSTERESIS,OD2)
E PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_H2L_1 MISCS_MIC_IO_L 0 29 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,L2H)
B PROPERTY(IOL0.HYSTERESIS,HIGH)
C PROPERTY(IOL0.HYSTERESIS,UD1)
D PROPERTY(IOL0.HYSTERESIS,UD2)
E PROPERTY(IOL0.HYSTERESIS,UD3)

MC12_H2L_0 MISCS_MIC_IO_L 0 16 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,NA)
B PROPERTY(IOL0.HYSTERESIS,H2L)
C PROPERTY(IOL0.HYSTERESIS,OD1)
D PROPERTY(IOL0.HYSTERESIS,OD2)
E PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_3 MISCS_MIC_IO_L 0 70 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD2)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_2 MISCS_MIC_IO_L 0 73 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD1)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_1 MISCS_MIC_IO_L 0 10 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD2)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_0 MISCS_MIC_IO_L 0 11 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD1)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_PWRGURD_EN_1 MISCS_MIC_IO_L 0 62 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_0 MISCS_MIC_IO_L 0 21 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDIFF_1 MISCS_MIC_IO_L 0 59 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL1.DIFFRESISTOR,130)
B PROPERTY(IOL1.DIFFRESISTOR,120)
C PROPERTY(IOL1.DIFFRESISTOR,110)
D PROPERTY(IOL1.DIFFRESISTOR,100)
E PROPERTY(IOL1.DIFFRESISTOR,90)
F PROPERTY(IOL1.DIFFRESISTOR,80)
G PROPERTY(IOL1.DIFFRESISTOR,70)
H PROPERTY(IOL1.DIFFRESISTOR,60)

MC12_RDIFF_0 MISCS_MIC_IO_L 0 25 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL0.DIFFRESISTOR,130)
B PROPERTY(IOL0.DIFFRESISTOR,120)
C PROPERTY(IOL0.DIFFRESISTOR,110)
D PROPERTY(IOL0.DIFFRESISTOR,100)
E PROPERTY(IOL0.DIFFRESISTOR,90)
F PROPERTY(IOL0.DIFFRESISTOR,80)
G PROPERTY(IOL0.DIFFRESISTOR,70)
H PROPERTY(IOL0.DIFFRESISTOR,60)

MC12_SLEW_3 MISCS_MIC_IO_L 0 45 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.IOTYPE,LVCMOS15)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,MED)
O PROPERTY(IOL1.SLEWRATE,FAST)
P PROPERTY(IOL1.IOTYPE,LVDS25_E)
Q PROPERTY(IOL1.IOTYPE,LVCMOS25)
R PROPERTY(IOL1.IOTYPE,LVCMOS33)
S PROPERTY(IOL1.SLEWRATE,FAST)

MC12_SLEW_2 MISCS_MIC_IO_L 0 44 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.IOTYPE,LVCMOS15)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.SLEWRATE,FAST)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,SLOW)
O PROPERTY(IOL1.IOTYPE,LVDS25_E)
P PROPERTY(IOL1.IOTYPE,LVCMOS25)
Q PROPERTY(IOL1.IOTYPE,LVCMOS33)
R PROPERTY(IOL1.SLEWRATE,MED)

MC12_SLEW_1 MISCS_MIC_IO_L 0 39 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.IOTYPE,LVCMOS15)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,MED)
O PROPERTY(IOL0.SLEWRATE,FAST)
P PROPERTY(IOL0.IOTYPE,LVDS25_E)
Q PROPERTY(IOL0.IOTYPE,LVCMOS25)
R PROPERTY(IOL0.IOTYPE,LVCMOS33)
S PROPERTY(IOL0.SLEWRATE,FAST)

MC12_SLEW_0 MISCS_MIC_IO_L 0 36 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.IOTYPE,LVCMOS15)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.SLEWRATE,FAST)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,SLOW)
O PROPERTY(IOL0.IOTYPE,LVDS25_E)
P PROPERTY(IOL0.IOTYPE,LVCMOS25)
Q PROPERTY(IOL0.IOTYPE,LVCMOS33)
R PROPERTY(IOL0.SLEWRATE,MED)

MC12_USR_PD_1 MISCS_MIC_IO_L 0 52 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.PULLMODE,PULLDOWN)
C PROPERTY(IOL1.PULLMODE,NONE)

MC12_USR_PD_0 MISCS_MIC_IO_L 0 28 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.PULLMODE,PULLDOWN)
C PROPERTY(IOL0.PULLMODE,NONE)

MC12_USR_PU_N_1 MISCS_MIC_IO_L 0 48 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PULLMODE,PULLDOWN)
B PROPERTY(IOL1.PULLMODE,KEEPER)

MC12_USR_PU_N_0 MISCS_MIC_IO_L 0 33 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PULLMODE,PULLDOWN)
B PROPERTY(IOL0.PULLMODE,KEEPER)

MC12_VRDRV_3 MISCS_MIC_IO_L 0 65 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_2 MISCS_MIC_IO_L 0 71 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_1 MISCS_MIC_IO_L 0 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_0 MISCS_MIC_IO_L 0 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)


iol_pair_r 0 0 130
TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,INV)
B PROPERTY(IOL3.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,INV)
B PROPERTY(IOL2.OUTRSTMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCEMUX,INV)
B PROPERTY(IOL3.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCEMUX,INV)
B PROPERTY(IOL2.OUTCEMUX,INV)

TOP.XI374.MC13 PIB 22 53 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

MC1_CLK_SRC_7 MISCS_MIC_IO_R 0 112 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_6 MISCS_MIC_IO_R 0 110 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,CLK_S0)
C ARCVAL(PAD3_CLK,CLK_S1)

MC1_CLK_SRC_5 MISCS_MIC_IO_R 0 127 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_4 MISCS_MIC_IO_R 0 129 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,CLK_S0)
C ARCVAL(PAD2_CLK,CLK_S1)

MC1_DIS_GSR_3 MISCS_MIC_IO_R 0 102 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.GSR,DISABLE)

MC1_DIS_GSR_2 MISCS_MIC_IO_R 0 137 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.GSR,DISABLE)

MC1_DO_SET_3 MISCS_MIC_IO_R 0 93 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_REGSET,SET)

MC1_DO_SET_2 MISCS_MIC_IO_R 0 146 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_REGSET,SET)

MC1_IDDR_3 MISCS_MIC_IO_R 0 108 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL3.IDDRMODE,ON)
B PROPERTY(IOL3.MODE,IN)
C PROPERTY(IOL3.MODE,BI)

MC1_IDDR_2 MISCS_MIC_IO_R 0 130 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL2.IDDRMODE,ON)
B PROPERTY(IOL2.MODE,IN)
C PROPERTY(IOL2.MODE,BI)

MC1_IN_SET_3 MISCS_MIC_IO_R 0 95 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_REGSET,SET)

MC1_IN_SET_2 MISCS_MIC_IO_R 0 144 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_REGSET,SET)

MC1_INCE_EN_3 MISCS_MIC_IO_R 0 92 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCEMUX,1)

MC1_INCE_EN_2 MISCS_MIC_IO_R 0 147 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCEMUX,1)

MC1_INCLK_EN_3 MISCS_MIC_IO_R 0 109 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCLKMUX,CLK)
B PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_EN_2 MISCS_MIC_IO_R 0 133 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCLKMUX,CLK)
B PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_INV_3 MISCS_MIC_IO_R 0 104 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_INV_2 MISCS_MIC_IO_R 0 148 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCLKMUX,INV)

MC1_INDLY_EN_3 MISCS_MIC_IO_R 0 117 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INDELMUX,FIXDEL)

MC1_INDLY_EN_2 MISCS_MIC_IO_R 0 123 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INDELMUX,FIXDEL)

MC1_INDLY_SEL_19 MISCS_MIC_IO_R 0 119 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,4)

MC1_INDLY_SEL_18 MISCS_MIC_IO_R 0 115 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,3)

MC1_INDLY_SEL_17 MISCS_MIC_IO_R 0 91 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,2)

MC1_INDLY_SEL_16 MISCS_MIC_IO_R 0 88 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,1)

MC1_INDLY_SEL_15 MISCS_MIC_IO_R 0 84 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,0)

MC1_INDLY_SEL_14 MISCS_MIC_IO_R 0 120 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,4)

MC1_INDLY_SEL_13 MISCS_MIC_IO_R 0 124 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,3)

MC1_INDLY_SEL_12 MISCS_MIC_IO_R 0 151 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,2)

MC1_INDLY_SEL_11 MISCS_MIC_IO_R 0 153 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,1)

MC1_INDLY_SEL_10 MISCS_MIC_IO_R 0 150 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,0)

MC1_INRST_EN_3 MISCS_MIC_IO_R 0 94 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,RST)
B PROPERTY(IOL3.INRSTMUX,INV)

MC1_INRST_EN_2 MISCS_MIC_IO_R 0 145 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,RST)
B PROPERTY(IOL2.INRSTMUX,INV)

MC1_ISE_EN_3 MISCS_MIC_IO_R 0 118 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD3_DI)

MC1_ISE_EN_2 MISCS_MIC_IO_R 0 121 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD2_DI)

MC1_LATCHMD_N_11 MISCS_MIC_IO_R 0 99 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_DFFMODE,FF)

MC1_LATCHMD_N_10 MISCS_MIC_IO_R 0 98 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_DFFMODE,FF)

MC1_LATCHMD_N_9 MISCS_MIC_IO_R 0 101 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_DFFMODE,FF)

MC1_LATCHMD_N_8 MISCS_MIC_IO_R 0 140 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_DFFMODE,FF)

MC1_LATCHMD_N_7 MISCS_MIC_IO_R 0 143 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_DFFMODE,FF)

MC1_LATCHMD_N_6 MISCS_MIC_IO_R 0 141 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_DFFMODE,FF)

MC1_ODDR_3 MISCS_MIC_IO_R 0 113 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.MODE,OUT)
E PROPERTY(IOL3.MODE,BI)

MC1_ODDR_2 MISCS_MIC_IO_R 0 126 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.MODE,OUT)
E PROPERTY(IOL2.MODE,BI)

MC1_ODFF_3 MISCS_MIC_IO_R 0 111 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.DO_DFFMODE,FF)
E PROPERTY(IOL3.DO_DFFMODE,LATCH)

MC1_ODFF_2 MISCS_MIC_IO_R 0 128 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.DO_DFFMODE,FF)
E PROPERTY(IOL2.DO_DFFMODE,LATCH)

MC1_ODIFF_3 MISCS_MIC_IO_R 0 106 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.IOTYPE,LVDS25_E)
B PROPERTY(IOL2.IOTYPE,RSDS_E)
C PROPERTY(IOL2.IOTYPE,BLVDS_E)
D PROPERTY(IOL2.IOTYPE,MLVDS_E)
E PROPERTY(IOL2.IOTYPE,LVPECL33_E)

MC1_OUTCE_EN_3 MISCS_MIC_IO_R 0 103 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCEMUX,1)

MC1_OUTCE_EN_2 MISCS_MIC_IO_R 0 136 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCEMUX,1)

MC1_OUTCLK_EN_3 MISCS_MIC_IO_R 0 114 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTCLKMUX,CLK)
B PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_EN_2 MISCS_MIC_IO_R 0 125 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTCLKMUX,CLK)
B PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_INV_3 MISCS_MIC_IO_R 0 116 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_INV_2 MISCS_MIC_IO_R 0 122 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTRST_EN_3 MISCS_MIC_IO_R 0 97 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTRSTMUX,RST)
B PROPERTY(IOL3.OUTRSTMUX,INV)

MC1_OUTRST_EN_2 MISCS_MIC_IO_R 0 142 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTRSTMUX,RST)
B PROPERTY(IOL2.OUTRSTMUX,INV)

MC1_RST_ASYN_3 MISCS_MIC_IO_R 0 86 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.SRMODE,ASYNC)

MC1_RST_ASYN_2 MISCS_MIC_IO_R 0 152 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.SRMODE,ASYNC)

MC1_TRI_3 MISCS_MIC_IO_R 0 107 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL3.MODE,IN)
B WIRE(PAD3_DI)
C WIRE(INCK_3)
D WIRE(PAD3_ITRUE)
E WIRE(PAD3_ICOMP)

MC1_TRI_2 MISCS_MIC_IO_R 0 135 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL2.MODE,IN)
B WIRE(PAD2_DI)
C WIRE(INCK_2)
D WIRE(PAD2_ITRUE)
E WIRE(PAD2_ICOMP)

MC1_TS_SET_3 MISCS_MIC_IO_R 0 90 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_REGSET,SET)

MC1_TS_SET_2 MISCS_MIC_IO_R 0 149 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_REGSET,SET)

MC1_TSDFF_3 MISCS_MIC_IO_R 0 105 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TO_DFFMODE,FF)
B PROPERTY(IOL3.TO_DFFMODE,LATCH)

MC1_TSDFF_2 MISCS_MIC_IO_R 0 134 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TO_DFFMODE,FF)
B PROPERTY(IOL2.TO_DFFMODE,LATCH)

MC1_TSINV_3 MISCS_MIC_IO_R 0 100 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,INV)
B PROPERTY(IOL3.TSMUX,1)

MC1_TSINV_2 MISCS_MIC_IO_R 0 139 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,INV)
B PROPERTY(IOL2.TSMUX,1)

MC1_DEDCLKO_EN_3 MISCS_MIC_IO_R 0 96 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_2 MISCS_MIC_IO_R 0 132 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DEDCLK,ENABLE)

MC12_CLAMP_3 MISCS_MIC_IO_R 1 99 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PCICLAMP,ON)
B PROPERTY(IOL3.IOTYPE,PCI33)

MC12_CLAMP_2 MISCS_MIC_IO_R 1 140 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PCICLAMP,ON)
B PROPERTY(IOL2.IOTYPE,PCI33)

MC12_ENIND_3 MISCS_MIC_IO_R 1 97 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL3.IOTYPE,LVDS25)

MC12_ENIND_2 MISCS_MIC_IO_R 1 135 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENINR_3 MISCS_MIC_IO_R 1 101 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.MODE,IN)
D PROPERTY(IOL3.MODE,BI)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,SSTL15_I)
G PROPERTY(IOL3.IOTYPE,SSTL15_II)
H PROPERTY(IOL3.IOTYPE,SSTL18_I)
I PROPERTY(IOL3.IOTYPE,SSTL18_II)
J PROPERTY(IOL3.IOTYPE,SSTL25_I)
K PROPERTY(IOL3.IOTYPE,SSTL25_II)
L PROPERTY(IOL3.IOTYPE,SSTL33_I)
M PROPERTY(IOL3.IOTYPE,SSTL33_II)
N PROPERTY(IOL3.IOTYPE,HSTL15_I)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_ENINR_2 MISCS_MIC_IO_R 1 138 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.MODE,IN)
D PROPERTY(IOL2.MODE,BI)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,SSTL15_I)
G PROPERTY(IOL2.IOTYPE,SSTL15_II)
H PROPERTY(IOL2.IOTYPE,SSTL18_I)
I PROPERTY(IOL2.IOTYPE,SSTL18_II)
J PROPERTY(IOL2.IOTYPE,SSTL25_I)
K PROPERTY(IOL2.IOTYPE,SSTL25_II)
L PROPERTY(IOL2.IOTYPE,SSTL33_I)
M PROPERTY(IOL2.IOTYPE,SSTL33_II)
N PROPERTY(IOL2.IOTYPE,HSTL15_I)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_ENINS_N_3 MISCS_MIC_IO_R 1 103 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL3.IOTYPE,LVCMOS12)
B PROPERTY(IOL3.IOTYPE,LVCMOS15)
C PROPERTY(IOL3.MODE,OUT)
D PROPERTY(IOL3.DIFFRESISTOR,NONE)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,LVDS25_E)
G PROPERTY(IOL3.IOTYPE,SSTL33_I)
H PROPERTY(IOL3.IOTYPE,SSTL33_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,SSTL18_I)
L PROPERTY(IOL3.IOTYPE,SSTL18_II)
M PROPERTY(IOL3.IOTYPE,SSTL15_I)
N PROPERTY(IOL3.IOTYPE,SSTL15_II)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_I)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENINS_N_2 MISCS_MIC_IO_R 1 136 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL2.IOTYPE,LVCMOS12)
B PROPERTY(IOL2.IOTYPE,LVCMOS15)
C PROPERTY(IOL2.MODE,OUT)
D PROPERTY(IOL2.DIFFRESISTOR,NONE)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,LVDS25_E)
G PROPERTY(IOL2.IOTYPE,SSTL33_I)
H PROPERTY(IOL2.IOTYPE,SSTL33_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,SSTL18_I)
L PROPERTY(IOL2.IOTYPE,SSTL18_II)
M PROPERTY(IOL2.IOTYPE,SSTL15_I)
N PROPERTY(IOL2.IOTYPE,SSTL15_II)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_I)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENLVDS_2 MISCS_MIC_IO_R 1 148 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENSNK_19 MISCS_MIC_IO_R 1 118 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_18 MISCS_MIC_IO_R 1 119 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.IOTYPE,LVCMOS25)
G PROPERTY(IOL3.IOTYPE,LVDS25_E)
H PROPERTY(IOL3.DRIVE,20)
I PROPERTY(IOL3.IOTYPE,LVCMOS18)
J PROPERTY(IOL3.DRIVE,12)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_II)
O PROPERTY(IOL3.IOTYPE,SSTL15_I)
P PROPERTY(IOL3.IOTYPE,SSTL15_II)
Q PROPERTY(IOL3.IOTYPE,HSTL18_II)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_17 MISCS_MIC_IO_R 1 90 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_II)
W PROPERTY(IOL3.IOTYPE,SSTL18_I)
X PROPERTY(IOL3.IOTYPE,SSTL18_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL15_I)
[ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_16 MISCS_MIC_IO_R 1 114 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS25)
H PROPERTY(IOL3.IOTYPE,LVDS25_E)
I PROPERTY(IOL3.DRIVE,16)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.DRIVE,4)
M PROPERTY(IOL3.IOTYPE,LVCMOS15)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.IOTYPE,LVCMOS12)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.DRIVE,4)
R PROPERTY(IOL3.IOTYPE,SSTL33_I)
S PROPERTY(IOL3.IOTYPE,SSTL25_I)
T PROPERTY(IOL3.IOTYPE,SSTL15_II)
U PROPERTY(IOL3.IOTYPE,HSTL18_II)
V PROPERTY(IOL3.IOTYPE,HSTL15_I)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_15 MISCS_MIC_IO_R 1 115 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,4)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.DRIVE,8)
N PROPERTY(IOL3.DRIVE,4)
O PROPERTY(IOL3.IOTYPE,LVCMOS18)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.IOTYPE,LVCMOS15)
R PROPERTY(IOL3.DRIVE,8)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,4)
U PROPERTY(IOL3.IOTYPE,SSTL33_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_I)
W PROPERTY(IOL3.IOTYPE,HSTL18_II)
X PROPERTY(IOL3.IOTYPE,HSTL15_I)
Y PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_14 MISCS_MIC_IO_R 1 120 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_13 MISCS_MIC_IO_R 1 123 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.IOTYPE,LVCMOS25)
G PROPERTY(IOL2.IOTYPE,LVDS25_E)
H PROPERTY(IOL2.DRIVE,20)
I PROPERTY(IOL2.IOTYPE,LVCMOS18)
J PROPERTY(IOL2.DRIVE,12)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_II)
O PROPERTY(IOL2.IOTYPE,SSTL15_I)
P PROPERTY(IOL2.IOTYPE,SSTL15_II)
Q PROPERTY(IOL2.IOTYPE,HSTL18_II)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_12 MISCS_MIC_IO_R 1 147 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_II)
W PROPERTY(IOL2.IOTYPE,SSTL18_I)
X PROPERTY(IOL2.IOTYPE,SSTL18_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL15_I)
[ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_11 MISCS_MIC_IO_R 1 124 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS25)
H PROPERTY(IOL2.IOTYPE,LVDS25_E)
I PROPERTY(IOL2.DRIVE,16)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.DRIVE,4)
M PROPERTY(IOL2.IOTYPE,LVCMOS15)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.IOTYPE,LVCMOS12)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.DRIVE,4)
R PROPERTY(IOL2.IOTYPE,SSTL33_I)
S PROPERTY(IOL2.IOTYPE,SSTL25_I)
T PROPERTY(IOL2.IOTYPE,SSTL15_II)
U PROPERTY(IOL2.IOTYPE,HSTL18_II)
V PROPERTY(IOL2.IOTYPE,HSTL15_I)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_10 MISCS_MIC_IO_R 1 127 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,4)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.DRIVE,8)
N PROPERTY(IOL2.DRIVE,4)
O PROPERTY(IOL2.IOTYPE,LVCMOS18)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.IOTYPE,LVCMOS15)
R PROPERTY(IOL2.DRIVE,8)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,4)
U PROPERTY(IOL2.IOTYPE,SSTL33_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_I)
W PROPERTY(IOL2.IOTYPE,HSTL18_II)
X PROPERTY(IOL2.IOTYPE,HSTL15_I)
Y PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_19 MISCS_MIC_IO_R 1 105 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_18 MISCS_MIC_IO_R 1 106 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,8)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.IOTYPE,LVCMOS12)
S PROPERTY(IOL3.DRIVE,8)
T PROPERTY(IOL3.IOTYPE,SSTL33_II)
U PROPERTY(IOL3.IOTYPE,SSTL25_II)
V PROPERTY(IOL3.IOTYPE,SSTL18_II)
W PROPERTY(IOL3.IOTYPE,SSTL15_I)
X PROPERTY(IOL3.IOTYPE,SSTL15_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL18_II)
[ PROPERTY(IOL3.IOTYPE,HSTL15_I)
\ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_17 MISCS_MIC_IO_R 1 92 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,24)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_I)
W PROPERTY(IOL3.IOTYPE,SSTL25_I)
X PROPERTY(IOL3.IOTYPE,SSTL25_II)
Y PROPERTY(IOL3.IOTYPE,SSTL18_I)
Z PROPERTY(IOL3.IOTYPE,SSTL18_II)
[ PROPERTY(IOL3.IOTYPE,SSTL15_I)
\ PROPERTY(IOL3.IOTYPE,SSTL15_II)
] PROPERTY(IOL3.IOTYPE,HSTL18_II)
^ PROPERTY(IOL3.IOTYPE,HSTL15_I)
_ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_16 MISCS_MIC_IO_R 1 93 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,4)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,16)
M PROPERTY(IOL3.DRIVE,4)
N PROPERTY(IOL3.IOTYPE,LVCMOS15)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS12)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,SSTL18_I)
T PROPERTY(IOL3.IOTYPE,SSTL18_II)
U PROPERTY(IOL3.IOTYPE,SSTL15_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_II)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_15 MISCS_MIC_IO_R 1 100 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS25)
D PROPERTY(IOL3.IOTYPE,LVDS25_E)
E PROPERTY(IOL3.DRIVE,16)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS18)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.DRIVE,4)
L PROPERTY(IOL3.IOTYPE,SSTL18_I)
M PROPERTY(IOL3.IOTYPE,SSTL18_II)
N PROPERTY(IOL3.IOTYPE,SSTL15_I)
O PROPERTY(IOL3.IOTYPE,SSTL15_II)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_14 MISCS_MIC_IO_R 1 134 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_13 MISCS_MIC_IO_R 1 130 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,8)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.IOTYPE,LVCMOS12)
S PROPERTY(IOL2.DRIVE,8)
T PROPERTY(IOL2.IOTYPE,SSTL33_II)
U PROPERTY(IOL2.IOTYPE,SSTL25_II)
V PROPERTY(IOL2.IOTYPE,SSTL18_II)
W PROPERTY(IOL2.IOTYPE,SSTL15_I)
X PROPERTY(IOL2.IOTYPE,SSTL15_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL18_II)
[ PROPERTY(IOL2.IOTYPE,HSTL15_I)
\ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_12 MISCS_MIC_IO_R 1 144 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,24)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_I)
W PROPERTY(IOL2.IOTYPE,SSTL25_I)
X PROPERTY(IOL2.IOTYPE,SSTL25_II)
Y PROPERTY(IOL2.IOTYPE,SSTL18_I)
Z PROPERTY(IOL2.IOTYPE,SSTL18_II)
[ PROPERTY(IOL2.IOTYPE,SSTL15_I)
\ PROPERTY(IOL2.IOTYPE,SSTL15_II)
] PROPERTY(IOL2.IOTYPE,HSTL18_II)
^ PROPERTY(IOL2.IOTYPE,HSTL15_I)
_ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_11 MISCS_MIC_IO_R 1 146 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,4)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,16)
M PROPERTY(IOL2.DRIVE,4)
N PROPERTY(IOL2.IOTYPE,LVCMOS15)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS12)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,SSTL18_I)
T PROPERTY(IOL2.IOTYPE,SSTL18_II)
U PROPERTY(IOL2.IOTYPE,SSTL15_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_II)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_10 MISCS_MIC_IO_R 1 139 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS25)
D PROPERTY(IOL2.IOTYPE,LVDS25_E)
E PROPERTY(IOL2.DRIVE,16)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS18)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.DRIVE,4)
L PROPERTY(IOL2.IOTYPE,SSTL18_I)
M PROPERTY(IOL2.IOTYPE,SSTL18_II)
N PROPERTY(IOL2.IOTYPE,SSTL15_I)
O PROPERTY(IOL2.IOTYPE,SSTL15_II)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENVR_7 MISCS_MIC_IO_R 1 107 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF2)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_6 MISCS_MIC_IO_R 1 104 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF1)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_5 MISCS_MIC_IO_R 1 133 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF2)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_4 MISCS_MIC_IO_R 1 132 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF1)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_H2L_7 MISCS_MIC_IO_R 1 95 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,L2H)
B PROPERTY(IOL3.HYSTERESIS,HIGH)
C PROPERTY(IOL3.HYSTERESIS,UD1)
D PROPERTY(IOL3.HYSTERESIS,UD2)
E PROPERTY(IOL3.HYSTERESIS,UD3)

MC12_H2L_6 MISCS_MIC_IO_R 1 94 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,NA)
B PROPERTY(IOL3.HYSTERESIS,H2L)
C PROPERTY(IOL3.HYSTERESIS,OD1)
D PROPERTY(IOL3.HYSTERESIS,OD2)
E PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_H2L_5 MISCS_MIC_IO_R 1 143 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,L2H)
B PROPERTY(IOL2.HYSTERESIS,HIGH)
C PROPERTY(IOL2.HYSTERESIS,UD1)
D PROPERTY(IOL2.HYSTERESIS,UD2)
E PROPERTY(IOL2.HYSTERESIS,UD3)

MC12_H2L_4 MISCS_MIC_IO_R 1 145 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,NA)
B PROPERTY(IOL2.HYSTERESIS,H2L)
C PROPERTY(IOL2.HYSTERESIS,OD1)
D PROPERTY(IOL2.HYSTERESIS,OD2)
E PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_7 MISCS_MIC_IO_R 1 88 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD2)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_6 MISCS_MIC_IO_R 1 89 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD1)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_5 MISCS_MIC_IO_R 1 151 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD2)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_4 MISCS_MIC_IO_R 1 150 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD1)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_PWRGURD_EN_3 MISCS_MIC_IO_R 1 98 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_2 MISCS_MIC_IO_R 1 141 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDIFF_3 MISCS_MIC_IO_R 1 102 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL3.DIFFRESISTOR,130)
B PROPERTY(IOL3.DIFFRESISTOR,120)
C PROPERTY(IOL3.DIFFRESISTOR,110)
D PROPERTY(IOL3.DIFFRESISTOR,100)
E PROPERTY(IOL3.DIFFRESISTOR,90)
F PROPERTY(IOL3.DIFFRESISTOR,80)
G PROPERTY(IOL3.DIFFRESISTOR,70)
H PROPERTY(IOL3.DIFFRESISTOR,60)

MC12_RDIFF_2 MISCS_MIC_IO_R 1 137 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL2.DIFFRESISTOR,130)
B PROPERTY(IOL2.DIFFRESISTOR,120)
C PROPERTY(IOL2.DIFFRESISTOR,110)
D PROPERTY(IOL2.DIFFRESISTOR,100)
E PROPERTY(IOL2.DIFFRESISTOR,90)
F PROPERTY(IOL2.DIFFRESISTOR,80)
G PROPERTY(IOL2.DIFFRESISTOR,70)
H PROPERTY(IOL2.DIFFRESISTOR,60)

MC12_SLEW_7 MISCS_MIC_IO_R 1 116 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.IOTYPE,LVCMOS15)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,MED)
O PROPERTY(IOL3.SLEWRATE,FAST)
P PROPERTY(IOL3.IOTYPE,LVDS25_E)
Q PROPERTY(IOL3.IOTYPE,LVCMOS25)
R PROPERTY(IOL3.IOTYPE,LVCMOS33)
S PROPERTY(IOL3.SLEWRATE,FAST)

MC12_SLEW_6 MISCS_MIC_IO_R 1 117 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.IOTYPE,LVCMOS15)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.SLEWRATE,FAST)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,SLOW)
O PROPERTY(IOL3.IOTYPE,LVDS25_E)
P PROPERTY(IOL3.IOTYPE,LVCMOS25)
Q PROPERTY(IOL3.IOTYPE,LVCMOS33)
R PROPERTY(IOL3.SLEWRATE,MED)

MC12_SLEW_5 MISCS_MIC_IO_R 1 122 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.IOTYPE,LVCMOS15)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,MED)
O PROPERTY(IOL2.SLEWRATE,FAST)
P PROPERTY(IOL2.IOTYPE,LVDS25_E)
Q PROPERTY(IOL2.IOTYPE,LVCMOS25)
R PROPERTY(IOL2.IOTYPE,LVCMOS33)
S PROPERTY(IOL2.SLEWRATE,FAST)

MC12_SLEW_4 MISCS_MIC_IO_R 1 125 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.IOTYPE,LVCMOS15)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.SLEWRATE,FAST)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,SLOW)
O PROPERTY(IOL2.IOTYPE,LVDS25_E)
P PROPERTY(IOL2.IOTYPE,LVCMOS25)
Q PROPERTY(IOL2.IOTYPE,LVCMOS33)
R PROPERTY(IOL2.SLEWRATE,MED)

MC12_USR_PD_3 MISCS_MIC_IO_R 1 109 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.PULLMODE,PULLDOWN)
C PROPERTY(IOL3.PULLMODE,NONE)

MC12_USR_PD_2 MISCS_MIC_IO_R 1 131 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.PULLMODE,PULLDOWN)
C PROPERTY(IOL2.PULLMODE,NONE)

MC12_USR_PU_N_3 MISCS_MIC_IO_R 1 111 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PULLMODE,PULLDOWN)
B PROPERTY(IOL3.PULLMODE,KEEPER)

MC12_USR_PU_N_2 MISCS_MIC_IO_R 1 128 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PULLMODE,PULLDOWN)
B PROPERTY(IOL2.PULLMODE,KEEPER)

MC12_VRDRV_7 MISCS_MIC_IO_R 1 96 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_6 MISCS_MIC_IO_R 1 91 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_5 MISCS_MIC_IO_R 1 142 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_4 MISCS_MIC_IO_R 1 149 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)


iol_quad_b 0 0 260
TOP.XI320.MCUNUSED_W11B2 PIB 11 30 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,INV)
B PROPERTY(IOL3.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,INV)
B PROPERTY(IOL2.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,INV)
B PROPERTY(IOL1.OUTRSTMUX,INV)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,INV)
B PROPERTY(IOL0.OUTRSTMUX,INV)

TOP.XI321.MCS0 PIB 9 29 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCEMUX,INV)
B PROPERTY(IOL3.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCEMUX,INV)
B PROPERTY(IOL2.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCEMUX,INV)
B PROPERTY(IOL1.OUTCEMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCEMUX,INV)
B PROPERTY(IOL0.OUTCEMUX,INV)

TOP.XI374.MC13 PIB 22 53 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI374.MC13 PIB 22 53 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

MC1_CLK_SRC_7 MISCS_MIC_IO_B 0 6 1 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_6 MISCS_MIC_IO_B 0 10 1 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,CLK_S0)
C ARCVAL(PAD3_CLK,CLK_S1)

MC1_CLK_SRC_5 MISCS_MIC_IO_B 2 17 1 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_4 MISCS_MIC_IO_B 2 13 1 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,CLK_S0)
C ARCVAL(PAD2_CLK,CLK_S1)

MC1_CLK_SRC_3 MISCS_MIC_IO_B 1 22 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_2 MISCS_MIC_IO_B 1 18 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,CLK_S0)
C ARCVAL(PAD1_CLK,CLK_S1)

MC1_CLK_SRC_1 MISCS_MIC_IO_B 0 18 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_0 MISCS_MIC_IO_B 0 22 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,CLK_S0)
C ARCVAL(PAD0_CLK,CLK_S1)

MC1_DIS_GSR_3 MISCS_MIC_IO_B 3 18 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.GSR,DISABLE)

MC1_DIS_GSR_2 MISCS_MIC_IO_B 1 22 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.GSR,DISABLE)

MC1_DIS_GSR_1 MISCS_MIC_IO_B 2 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.GSR,DISABLE)

MC1_DIS_GSR_0 MISCS_MIC_IO_B 0 19 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.GSR,DISABLE)

MC1_DO_SET_3 MISCS_MIC_IO_B 0 25 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_REGSET,SET)

MC1_DO_SET_2 MISCS_MIC_IO_B 1 23 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_REGSET,SET)

MC1_DO_SET_1 MISCS_MIC_IO_B 1 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_REGSET,SET)

MC1_DO_SET_0 MISCS_MIC_IO_B 0 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_REGSET,SET)

MC1_IDDR_3 MISCS_MIC_IO_B 3 19 1 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL3.IDDRMODE,ON)
B PROPERTY(IOL3.MODE,IN)
C PROPERTY(IOL3.MODE,BI)

MC1_IDDR_2 MISCS_MIC_IO_B 2 25 1 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL2.IDDRMODE,ON)
B PROPERTY(IOL2.MODE,IN)
C PROPERTY(IOL2.MODE,BI)

MC1_IDDR_1 MISCS_MIC_IO_B 3 19 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL1.IDDRMODE,ON)
B PROPERTY(IOL1.MODE,IN)
C PROPERTY(IOL1.MODE,BI)

MC1_IDDR_0 MISCS_MIC_IO_B 3 24 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL0.IDDRMODE,ON)
B PROPERTY(IOL0.MODE,IN)
C PROPERTY(IOL0.MODE,BI)

MC1_IN_SET_3 MISCS_MIC_IO_B 0 23 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_REGSET,SET)

MC1_IN_SET_2 MISCS_MIC_IO_B 1 25 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_REGSET,SET)

MC1_IN_SET_1 MISCS_MIC_IO_B 2 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_REGSET,SET)

MC1_IN_SET_0 MISCS_MIC_IO_B 0 10 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_REGSET,SET)

MC1_INCE_EN_3 MISCS_MIC_IO_B 0 30 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCEMUX,1)

MC1_INCE_EN_2 MISCS_MIC_IO_B 0 31 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCEMUX,1)

MC1_INCE_EN_1 MISCS_MIC_IO_B 1 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCEMUX,1)

MC1_INCE_EN_0 MISCS_MIC_IO_B 0 8 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCEMUX,1)

MC1_INCLK_EN_3 MISCS_MIC_IO_B 3 21 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCLKMUX,CLK)
B PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_EN_2 MISCS_MIC_IO_B 2 21 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCLKMUX,CLK)
B PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_EN_1 MISCS_MIC_IO_B 2 26 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCLKMUX,CLK)
B PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_EN_0 MISCS_MIC_IO_B 3 26 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCLKMUX,CLK)
B PROPERTY(IOL0.INCLKMUX,INV)

MC1_INCLK_INV_3 MISCS_MIC_IO_B 3 27 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_INV_2 MISCS_MIC_IO_B 1 26 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_INV_1 MISCS_MIC_IO_B 2 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_INV_0 MISCS_MIC_IO_B 0 15 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCLKMUX,INV)

MC1_INDLY_EN_3 MISCS_MIC_IO_B 0 11 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INDELMUX,FIXDEL)

MC1_INDLY_EN_2 MISCS_MIC_IO_B 2 14 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INDELMUX,FIXDEL)

MC1_INDLY_EN_1 MISCS_MIC_IO_B 2 19 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INDELMUX,FIXDEL)

MC1_INDLY_EN_0 MISCS_MIC_IO_B 0 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INDELMUX,FIXDEL)

MC1_INDLY_SEL_19 MISCS_MIC_IO_B 0 7 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,4)

MC1_INDLY_SEL_18 MISCS_MIC_IO_B 0 9 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,3)

MC1_INDLY_SEL_17 MISCS_MIC_IO_B 3 20 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,2)

MC1_INDLY_SEL_16 MISCS_MIC_IO_B 3 24 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,1)

MC1_INDLY_SEL_15 MISCS_MIC_IO_B 0 8 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,0)

MC1_INDLY_SEL_14 MISCS_MIC_IO_B 2 16 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,4)

MC1_INDLY_SEL_13 MISCS_MIC_IO_B 2 15 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,3)

MC1_INDLY_SEL_12 MISCS_MIC_IO_B 1 20 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,2)

MC1_INDLY_SEL_11 MISCS_MIC_IO_B 1 29 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,1)

MC1_INDLY_SEL_10 MISCS_MIC_IO_B 1 17 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,0)

MC1_INDLY_SEL_9 MISCS_MIC_IO_B 2 23 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,4)

MC1_INDLY_SEL_8 MISCS_MIC_IO_B 1 26 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,3)

MC1_INDLY_SEL_7 MISCS_MIC_IO_B 2 12 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,2)

MC1_INDLY_SEL_6 MISCS_MIC_IO_B 2 16 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,1)

MC1_INDLY_SEL_5 MISCS_MIC_IO_B 0 31 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,0)

MC1_INDLY_SEL_4 MISCS_MIC_IO_B 0 25 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,4)

MC1_INDLY_SEL_3 MISCS_MIC_IO_B 0 14 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,3)

MC1_INDLY_SEL_2 MISCS_MIC_IO_B 3 16 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,2)

MC1_INDLY_SEL_1 MISCS_MIC_IO_B 0 7 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,1)

MC1_INDLY_SEL_0 MISCS_MIC_IO_B 0 30 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,0)

MC1_INRST_EN_3 MISCS_MIC_IO_B 0 19 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,RST)
B PROPERTY(IOL3.INRSTMUX,INV)

MC1_INRST_EN_2 MISCS_MIC_IO_B 1 31 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,RST)
B PROPERTY(IOL2.INRSTMUX,INV)

MC1_INRST_EN_1 MISCS_MIC_IO_B 2 17 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,RST)
B PROPERTY(IOL1.INRSTMUX,INV)

MC1_INRST_EN_0 MISCS_MIC_IO_B 0 6 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,RST)
B PROPERTY(IOL0.INRSTMUX,INV)

MC1_ISE_EN_3 MISCS_MIC_IO_B 3 16 1 0 1 1 0 1 1 1
A

A

A WIRE(PAD3_DI)

MC1_ISE_EN_2 MISCS_MIC_IO_B 2 12 1 0 1 1 0 1 1 1
A

A

A WIRE(PAD2_DI)

MC1_ISE_EN_1 MISCS_MIC_IO_B 2 27 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD1_DI)

MC1_ISE_EN_0 MISCS_MIC_IO_B 0 21 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD0_DI)

MC1_LATCHMD_N_11 MISCS_MIC_IO_B 0 21 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_DFFMODE,FF)

MC1_LATCHMD_N_10 MISCS_MIC_IO_B 0 17 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_DFFMODE,FF)

MC1_LATCHMD_N_9 MISCS_MIC_IO_B 0 13 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_DFFMODE,FF)

MC1_LATCHMD_N_8 MISCS_MIC_IO_B 1 27 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_DFFMODE,FF)

MC1_LATCHMD_N_7 MISCS_MIC_IO_B 1 30 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_DFFMODE,FF)

MC1_LATCHMD_N_6 MISCS_MIC_IO_B 2 30 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_DFFMODE,FF)

MC1_LATCHMD_N_5 MISCS_MIC_IO_B 1 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_DFFMODE,FF)

MC1_LATCHMD_N_4 MISCS_MIC_IO_B 1 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_DFFMODE,FF)

MC1_LATCHMD_N_3 MISCS_MIC_IO_B 1 28 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_DFFMODE,FF)

MC1_LATCHMD_N_2 MISCS_MIC_IO_B 0 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_DFFMODE,FF)

MC1_LATCHMD_N_1 MISCS_MIC_IO_B 0 16 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_DFFMODE,FF)

MC1_LATCHMD_N_0 MISCS_MIC_IO_B 0 12 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_DFFMODE,FF)

MC1_ODDR_3 MISCS_MIC_IO_B 2 26 1 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.MODE,OUT)
E PROPERTY(IOL3.MODE,BI)

MC1_ODDR_2 MISCS_MIC_IO_B 2 29 1 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.MODE,OUT)
E PROPERTY(IOL2.MODE,BI)

MC1_ODDR_1 MISCS_MIC_IO_B 3 23 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.MODE,OUT)
E PROPERTY(IOL1.MODE,BI)

MC1_ODDR_0 MISCS_MIC_IO_B 3 20 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.MODE,OUT)
E PROPERTY(IOL0.MODE,BI)

MC1_ODFF_3 MISCS_MIC_IO_B 2 28 1 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.DO_DFFMODE,FF)
E PROPERTY(IOL3.DO_DFFMODE,LATCH)

MC1_ODFF_2 MISCS_MIC_IO_B 2 27 1 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.DO_DFFMODE,FF)
E PROPERTY(IOL2.DO_DFFMODE,LATCH)

MC1_ODFF_1 MISCS_MIC_IO_B 3 21 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.DO_DFFMODE,FF)
E PROPERTY(IOL1.DO_DFFMODE,LATCH)

MC1_ODFF_0 MISCS_MIC_IO_B 3 22 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.DO_DFFMODE,FF)
E PROPERTY(IOL0.DO_DFFMODE,LATCH)

MC1_ODIFF_3 MISCS_MIC_IO_B 2 23 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.IOTYPE,LVDS25_E)
B PROPERTY(IOL2.IOTYPE,RSDS_E)
C PROPERTY(IOL2.IOTYPE,BLVDS_E)
D PROPERTY(IOL2.IOTYPE,MLVDS_E)
E PROPERTY(IOL2.IOTYPE,LVPECL33_E)

MC1_ODIFF_1 MISCS_MIC_IO_B 2 28 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.IOTYPE,LVDS25_E)
B PROPERTY(IOL0.IOTYPE,RSDS_E)
C PROPERTY(IOL0.IOTYPE,BLVDS_E)
D PROPERTY(IOL0.IOTYPE,MLVDS_E)
E PROPERTY(IOL0.IOTYPE,LVPECL33_E)

MC1_OUTCE_EN_3 MISCS_MIC_IO_B 3 22 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCEMUX,1)

MC1_OUTCE_EN_2 MISCS_MIC_IO_B 1 18 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCEMUX,1)

MC1_OUTCE_EN_1 MISCS_MIC_IO_B 2 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCEMUX,1)

MC1_OUTCE_EN_0 MISCS_MIC_IO_B 0 23 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCEMUX,1)

MC1_OUTCLK_EN_3 MISCS_MIC_IO_B 2 24 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTCLKMUX,CLK)
B PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_EN_2 MISCS_MIC_IO_B 2 18 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTCLKMUX,CLK)
B PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_EN_1 MISCS_MIC_IO_B 3 25 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTCLKMUX,CLK)
B PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_EN_0 MISCS_MIC_IO_B 3 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTCLKMUX,CLK)
B PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTCLK_INV_3 MISCS_MIC_IO_B 2 22 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_INV_2 MISCS_MIC_IO_B 2 20 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_INV_1 MISCS_MIC_IO_B 3 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_INV_0 MISCS_MIC_IO_B 3 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTRST_EN_3 MISCS_MIC_IO_B 0 15 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTRSTMUX,RST)
B PROPERTY(IOL3.OUTRSTMUX,INV)

MC1_OUTRST_EN_2 MISCS_MIC_IO_B 2 31 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTRSTMUX,RST)
B PROPERTY(IOL2.OUTRSTMUX,INV)

MC1_OUTRST_EN_1 MISCS_MIC_IO_B 2 15 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTRSTMUX,RST)
B PROPERTY(IOL1.OUTRSTMUX,INV)

MC1_OUTRST_EN_0 MISCS_MIC_IO_B 0 9 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTRSTMUX,RST)
B PROPERTY(IOL0.OUTRSTMUX,INV)

MC1_RST_ASYN_3 MISCS_MIC_IO_B 3 28 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.SRMODE,ASYNC)

MC1_RST_ASYN_2 MISCS_MIC_IO_B 3 31 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.SRMODE,ASYNC)

MC1_RST_ASYN_1 MISCS_MIC_IO_B 2 14 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.SRMODE,ASYNC)

MC1_RST_ASYN_0 MISCS_MIC_IO_B 0 11 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.SRMODE,ASYNC)

MC1_TRI_3 MISCS_MIC_IO_B 3 25 1 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL3.MODE,IN)
B WIRE(PAD3_DI)
C WIRE(INCK_3)
D WIRE(PAD3_ITRUE)
E WIRE(PAD3_ICOMP)

MC1_TRI_2 MISCS_MIC_IO_B 1 28 1 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL2.MODE,IN)
B WIRE(PAD2_DI)
C WIRE(INCK_2)
D WIRE(PAD2_ITRUE)
E WIRE(PAD2_ICOMP)

MC1_TRI_1 MISCS_MIC_IO_B 2 22 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL1.MODE,IN)
B WIRE(PAD1_DI)
C WIRE(INCK_1)
D WIRE(PAD1_ITRUE)
E WIRE(PAD1_ICOMP)

MC1_TRI_0 MISCS_MIC_IO_B 0 13 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL0.MODE,IN)
B WIRE(PAD0_DI)
C WIRE(INCK_0)
D WIRE(PAD0_ITRUE)
E WIRE(PAD0_ICOMP)

MC1_TS_SET_3 MISCS_MIC_IO_B 0 29 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_REGSET,SET)

MC1_TS_SET_2 MISCS_MIC_IO_B 1 19 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_REGSET,SET)

MC1_TS_SET_1 MISCS_MIC_IO_B 3 31 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_REGSET,SET)

MC1_TS_SET_0 MISCS_MIC_IO_B 0 28 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_REGSET,SET)

MC1_TSDFF_3 MISCS_MIC_IO_B 3 29 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TO_DFFMODE,FF)
B PROPERTY(IOL3.TO_DFFMODE,LATCH)

MC1_TSDFF_2 MISCS_MIC_IO_B 1 24 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TO_DFFMODE,FF)
B PROPERTY(IOL2.TO_DFFMODE,LATCH)

MC1_TSDFF_1 MISCS_MIC_IO_B 2 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TO_DFFMODE,FF)
B PROPERTY(IOL1.TO_DFFMODE,LATCH)

MC1_TSDFF_0 MISCS_MIC_IO_B 0 17 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TO_DFFMODE,FF)
B PROPERTY(IOL0.TO_DFFMODE,LATCH)

MC1_TSINV_3 MISCS_MIC_IO_B 3 26 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,INV)
B PROPERTY(IOL3.TSMUX,1)

MC1_TSINV_2 MISCS_MIC_IO_B 3 30 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,INV)
B PROPERTY(IOL2.TSMUX,1)

MC1_TSINV_1 MISCS_MIC_IO_B 2 21 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,INV)
B PROPERTY(IOL1.TSMUX,1)

MC1_TSINV_0 MISCS_MIC_IO_B 0 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,INV)
B PROPERTY(IOL0.TSMUX,1)

MC1_DEDCLKO_EN_3 MISCS_MIC_IO_B 3 23 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_2 MISCS_MIC_IO_B 2 19 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_1 MISCS_MIC_IO_B 2 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_0 MISCS_MIC_IO_B 3 28 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DEDCLK,ENABLE)

MC12_CLAMP_3 MISCS_MIC_IO_B 3 46 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PCICLAMP,ON)
B PROPERTY(IOL3.IOTYPE,PCI33)

MC12_CLAMP_2 MISCS_MIC_IO_B 1 38 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PCICLAMP,ON)
B PROPERTY(IOL2.IOTYPE,PCI33)

MC12_CLAMP_1 MISCS_MIC_IO_B 1 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PCICLAMP,ON)
B PROPERTY(IOL1.IOTYPE,PCI33)

MC12_CLAMP_0 MISCS_MIC_IO_B 3 43 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PCICLAMP,ON)
B PROPERTY(IOL0.IOTYPE,PCI33)

MC12_ENIND_3 MISCS_MIC_IO_B 0 37 1 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL3.IOTYPE,LVDS25)

MC12_ENIND_2 MISCS_MIC_IO_B 1 43 1 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENIND_1 MISCS_MIC_IO_B 1 41 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL1.IOTYPE,LVDS25)

MC12_ENIND_0 MISCS_MIC_IO_B 0 39 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENINR_3 MISCS_MIC_IO_B 3 40 1 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.MODE,IN)
D PROPERTY(IOL3.MODE,BI)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,SSTL15_I)
G PROPERTY(IOL3.IOTYPE,SSTL15_II)
H PROPERTY(IOL3.IOTYPE,SSTL18_I)
I PROPERTY(IOL3.IOTYPE,SSTL18_II)
J PROPERTY(IOL3.IOTYPE,SSTL25_I)
K PROPERTY(IOL3.IOTYPE,SSTL25_II)
L PROPERTY(IOL3.IOTYPE,SSTL33_I)
M PROPERTY(IOL3.IOTYPE,SSTL33_II)
N PROPERTY(IOL3.IOTYPE,HSTL15_I)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_ENINR_2 MISCS_MIC_IO_B 2 37 1 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.MODE,IN)
D PROPERTY(IOL2.MODE,BI)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,SSTL15_I)
G PROPERTY(IOL2.IOTYPE,SSTL15_II)
H PROPERTY(IOL2.IOTYPE,SSTL18_I)
I PROPERTY(IOL2.IOTYPE,SSTL18_II)
J PROPERTY(IOL2.IOTYPE,SSTL25_I)
K PROPERTY(IOL2.IOTYPE,SSTL25_II)
L PROPERTY(IOL2.IOTYPE,SSTL33_I)
M PROPERTY(IOL2.IOTYPE,SSTL33_II)
N PROPERTY(IOL2.IOTYPE,HSTL15_I)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_ENINR_1 MISCS_MIC_IO_B 2 35 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.MODE,IN)
D PROPERTY(IOL1.MODE,BI)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,SSTL15_I)
G PROPERTY(IOL1.IOTYPE,SSTL15_II)
H PROPERTY(IOL1.IOTYPE,SSTL18_I)
I PROPERTY(IOL1.IOTYPE,SSTL18_II)
J PROPERTY(IOL1.IOTYPE,SSTL25_I)
K PROPERTY(IOL1.IOTYPE,SSTL25_II)
L PROPERTY(IOL1.IOTYPE,SSTL33_I)
M PROPERTY(IOL1.IOTYPE,SSTL33_II)
N PROPERTY(IOL1.IOTYPE,HSTL15_I)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_ENINR_0 MISCS_MIC_IO_B 3 44 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.MODE,IN)
D PROPERTY(IOL0.MODE,BI)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,SSTL15_I)
G PROPERTY(IOL0.IOTYPE,SSTL15_II)
H PROPERTY(IOL0.IOTYPE,SSTL18_I)
I PROPERTY(IOL0.IOTYPE,SSTL18_II)
J PROPERTY(IOL0.IOTYPE,SSTL25_I)
K PROPERTY(IOL0.IOTYPE,SSTL25_II)
L PROPERTY(IOL0.IOTYPE,SSTL33_I)
M PROPERTY(IOL0.IOTYPE,SSTL33_II)
N PROPERTY(IOL0.IOTYPE,HSTL15_I)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)

MC12_ENINS_N_3 MISCS_MIC_IO_B 3 34 1 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL3.IOTYPE,LVCMOS12)
B PROPERTY(IOL3.IOTYPE,LVCMOS15)
C PROPERTY(IOL3.MODE,OUT)
D PROPERTY(IOL3.DIFFRESISTOR,NONE)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,LVDS25_E)
G PROPERTY(IOL3.IOTYPE,SSTL33_I)
H PROPERTY(IOL3.IOTYPE,SSTL33_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,SSTL18_I)
L PROPERTY(IOL3.IOTYPE,SSTL18_II)
M PROPERTY(IOL3.IOTYPE,SSTL15_I)
N PROPERTY(IOL3.IOTYPE,SSTL15_II)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_I)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENINS_N_2 MISCS_MIC_IO_B 2 43 1 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL2.IOTYPE,LVCMOS12)
B PROPERTY(IOL2.IOTYPE,LVCMOS15)
C PROPERTY(IOL2.MODE,OUT)
D PROPERTY(IOL2.DIFFRESISTOR,NONE)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,LVDS25_E)
G PROPERTY(IOL2.IOTYPE,SSTL33_I)
H PROPERTY(IOL2.IOTYPE,SSTL33_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,SSTL18_I)
L PROPERTY(IOL2.IOTYPE,SSTL18_II)
M PROPERTY(IOL2.IOTYPE,SSTL15_I)
N PROPERTY(IOL2.IOTYPE,SSTL15_II)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_I)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENINS_N_1 MISCS_MIC_IO_B 2 41 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL1.IOTYPE,LVCMOS12)
B PROPERTY(IOL1.IOTYPE,LVCMOS15)
C PROPERTY(IOL1.MODE,OUT)
D PROPERTY(IOL1.DIFFRESISTOR,NONE)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,LVDS25_E)
G PROPERTY(IOL1.IOTYPE,SSTL33_I)
H PROPERTY(IOL1.IOTYPE,SSTL33_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,SSTL18_I)
L PROPERTY(IOL1.IOTYPE,SSTL18_II)
M PROPERTY(IOL1.IOTYPE,SSTL15_I)
N PROPERTY(IOL1.IOTYPE,SSTL15_II)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_I)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENINS_N_0 MISCS_MIC_IO_B 3 40 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL0.IOTYPE,LVCMOS12)
B PROPERTY(IOL0.IOTYPE,LVCMOS15)
C PROPERTY(IOL0.MODE,OUT)
D PROPERTY(IOL0.DIFFRESISTOR,NONE)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,LVDS25_E)
G PROPERTY(IOL0.IOTYPE,SSTL33_I)
H PROPERTY(IOL0.IOTYPE,SSTL33_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,SSTL18_I)
L PROPERTY(IOL0.IOTYPE,SSTL18_II)
M PROPERTY(IOL0.IOTYPE,SSTL15_I)
N PROPERTY(IOL0.IOTYPE,SSTL15_II)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_I)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENLVDS_2 MISCS_MIC_IO_B 1 45 1 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENLVDS_0 MISCS_MIC_IO_B 0 40 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENSNK_19 MISCS_MIC_IO_B 3 49 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_18 MISCS_MIC_IO_B 3 51 1 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.IOTYPE,LVCMOS25)
G PROPERTY(IOL3.IOTYPE,LVDS25_E)
H PROPERTY(IOL3.DRIVE,20)
I PROPERTY(IOL3.IOTYPE,LVCMOS18)
J PROPERTY(IOL3.DRIVE,12)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_II)
O PROPERTY(IOL3.IOTYPE,SSTL15_I)
P PROPERTY(IOL3.IOTYPE,SSTL15_II)
Q PROPERTY(IOL3.IOTYPE,HSTL18_II)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_17 MISCS_MIC_IO_B 0 34 1 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_II)
W PROPERTY(IOL3.IOTYPE,SSTL18_I)
X PROPERTY(IOL3.IOTYPE,SSTL18_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL15_I)
[ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_16 MISCS_MIC_IO_B 0 46 1 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS25)
H PROPERTY(IOL3.IOTYPE,LVDS25_E)
I PROPERTY(IOL3.DRIVE,16)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.DRIVE,4)
M PROPERTY(IOL3.IOTYPE,LVCMOS15)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.IOTYPE,LVCMOS12)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.DRIVE,4)
R PROPERTY(IOL3.IOTYPE,SSTL33_I)
S PROPERTY(IOL3.IOTYPE,SSTL25_I)
T PROPERTY(IOL3.IOTYPE,SSTL15_II)
U PROPERTY(IOL3.IOTYPE,HSTL18_II)
V PROPERTY(IOL3.IOTYPE,HSTL15_I)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_15 MISCS_MIC_IO_B 3 35 1 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,4)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.DRIVE,8)
N PROPERTY(IOL3.DRIVE,4)
O PROPERTY(IOL3.IOTYPE,LVCMOS18)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.IOTYPE,LVCMOS15)
R PROPERTY(IOL3.DRIVE,8)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,4)
U PROPERTY(IOL3.IOTYPE,SSTL33_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_I)
W PROPERTY(IOL3.IOTYPE,HSTL18_II)
X PROPERTY(IOL3.IOTYPE,HSTL15_I)
Y PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_14 MISCS_MIC_IO_B 2 50 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_13 MISCS_MIC_IO_B 2 47 1 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.IOTYPE,LVCMOS25)
G PROPERTY(IOL2.IOTYPE,LVDS25_E)
H PROPERTY(IOL2.DRIVE,20)
I PROPERTY(IOL2.IOTYPE,LVCMOS18)
J PROPERTY(IOL2.DRIVE,12)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_II)
O PROPERTY(IOL2.IOTYPE,SSTL15_I)
P PROPERTY(IOL2.IOTYPE,SSTL15_II)
Q PROPERTY(IOL2.IOTYPE,HSTL18_II)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_12 MISCS_MIC_IO_B 1 35 1 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_II)
W PROPERTY(IOL2.IOTYPE,SSTL18_I)
X PROPERTY(IOL2.IOTYPE,SSTL18_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL15_I)
[ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_11 MISCS_MIC_IO_B 1 46 1 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS25)
H PROPERTY(IOL2.IOTYPE,LVDS25_E)
I PROPERTY(IOL2.DRIVE,16)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.DRIVE,4)
M PROPERTY(IOL2.IOTYPE,LVCMOS15)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.IOTYPE,LVCMOS12)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.DRIVE,4)
R PROPERTY(IOL2.IOTYPE,SSTL33_I)
S PROPERTY(IOL2.IOTYPE,SSTL25_I)
T PROPERTY(IOL2.IOTYPE,SSTL15_II)
U PROPERTY(IOL2.IOTYPE,HSTL18_II)
V PROPERTY(IOL2.IOTYPE,HSTL15_I)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_10 MISCS_MIC_IO_B 2 42 1 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,4)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.DRIVE,8)
N PROPERTY(IOL2.DRIVE,4)
O PROPERTY(IOL2.IOTYPE,LVCMOS18)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.IOTYPE,LVCMOS15)
R PROPERTY(IOL2.DRIVE,8)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,4)
U PROPERTY(IOL2.IOTYPE,SSTL33_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_I)
W PROPERTY(IOL2.IOTYPE,HSTL18_II)
X PROPERTY(IOL2.IOTYPE,HSTL15_I)
Y PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_9 MISCS_MIC_IO_B 2 50 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_8 MISCS_MIC_IO_B 2 47 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.IOTYPE,LVCMOS25)
G PROPERTY(IOL1.IOTYPE,LVDS25_E)
H PROPERTY(IOL1.DRIVE,20)
I PROPERTY(IOL1.IOTYPE,LVCMOS18)
J PROPERTY(IOL1.DRIVE,12)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_II)
O PROPERTY(IOL1.IOTYPE,SSTL15_I)
P PROPERTY(IOL1.IOTYPE,SSTL15_II)
Q PROPERTY(IOL1.IOTYPE,HSTL18_II)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_7 MISCS_MIC_IO_B 1 44 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_II)
W PROPERTY(IOL1.IOTYPE,SSTL18_I)
X PROPERTY(IOL1.IOTYPE,SSTL18_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL15_I)
[ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_6 MISCS_MIC_IO_B 1 46 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS25)
H PROPERTY(IOL1.IOTYPE,LVDS25_E)
I PROPERTY(IOL1.DRIVE,16)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.DRIVE,4)
M PROPERTY(IOL1.IOTYPE,LVCMOS15)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.IOTYPE,LVCMOS12)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.DRIVE,4)
R PROPERTY(IOL1.IOTYPE,SSTL33_I)
S PROPERTY(IOL1.IOTYPE,SSTL25_I)
T PROPERTY(IOL1.IOTYPE,SSTL15_II)
U PROPERTY(IOL1.IOTYPE,HSTL18_II)
V PROPERTY(IOL1.IOTYPE,HSTL15_I)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_5 MISCS_MIC_IO_B 2 40 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,4)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.DRIVE,8)
N PROPERTY(IOL1.DRIVE,4)
O PROPERTY(IOL1.IOTYPE,LVCMOS18)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.IOTYPE,LVCMOS15)
R PROPERTY(IOL1.DRIVE,8)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,4)
U PROPERTY(IOL1.IOTYPE,SSTL33_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_I)
W PROPERTY(IOL1.IOTYPE,HSTL18_II)
X PROPERTY(IOL1.IOTYPE,HSTL15_I)
Y PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_4 MISCS_MIC_IO_B 3 49 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_3 MISCS_MIC_IO_B 3 51 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.IOTYPE,LVCMOS25)
G PROPERTY(IOL0.IOTYPE,LVDS25_E)
H PROPERTY(IOL0.DRIVE,20)
I PROPERTY(IOL0.IOTYPE,LVCMOS18)
J PROPERTY(IOL0.DRIVE,12)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_II)
O PROPERTY(IOL0.IOTYPE,SSTL15_I)
P PROPERTY(IOL0.IOTYPE,SSTL15_II)
Q PROPERTY(IOL0.IOTYPE,HSTL18_II)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_2 MISCS_MIC_IO_B 0 36 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_II)
W PROPERTY(IOL0.IOTYPE,SSTL18_I)
X PROPERTY(IOL0.IOTYPE,SSTL18_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL15_I)
[ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_1 MISCS_MIC_IO_B 0 46 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS25)
H PROPERTY(IOL0.IOTYPE,LVDS25_E)
I PROPERTY(IOL0.DRIVE,16)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.DRIVE,4)
M PROPERTY(IOL0.IOTYPE,LVCMOS15)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.IOTYPE,LVCMOS12)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.DRIVE,4)
R PROPERTY(IOL0.IOTYPE,SSTL33_I)
S PROPERTY(IOL0.IOTYPE,SSTL25_I)
T PROPERTY(IOL0.IOTYPE,SSTL15_II)
U PROPERTY(IOL0.IOTYPE,HSTL18_II)
V PROPERTY(IOL0.IOTYPE,HSTL15_I)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_0 MISCS_MIC_IO_B 3 37 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,4)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.DRIVE,8)
N PROPERTY(IOL0.DRIVE,4)
O PROPERTY(IOL0.IOTYPE,LVCMOS18)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.IOTYPE,LVCMOS15)
R PROPERTY(IOL0.DRIVE,8)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,4)
U PROPERTY(IOL0.IOTYPE,SSTL33_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_I)
W PROPERTY(IOL0.IOTYPE,HSTL18_II)
X PROPERTY(IOL0.IOTYPE,HSTL15_I)
Y PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_19 MISCS_MIC_IO_B 3 41 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_18 MISCS_MIC_IO_B 3 36 1 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,8)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.IOTYPE,LVCMOS12)
S PROPERTY(IOL3.DRIVE,8)
T PROPERTY(IOL3.IOTYPE,SSTL33_II)
U PROPERTY(IOL3.IOTYPE,SSTL25_II)
V PROPERTY(IOL3.IOTYPE,SSTL18_II)
W PROPERTY(IOL3.IOTYPE,SSTL15_I)
X PROPERTY(IOL3.IOTYPE,SSTL15_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL18_II)
[ PROPERTY(IOL3.IOTYPE,HSTL15_I)
\ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_17 MISCS_MIC_IO_B 0 41 1 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,24)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_I)
W PROPERTY(IOL3.IOTYPE,SSTL25_I)
X PROPERTY(IOL3.IOTYPE,SSTL25_II)
Y PROPERTY(IOL3.IOTYPE,SSTL18_I)
Z PROPERTY(IOL3.IOTYPE,SSTL18_II)
[ PROPERTY(IOL3.IOTYPE,SSTL15_I)
\ PROPERTY(IOL3.IOTYPE,SSTL15_II)
] PROPERTY(IOL3.IOTYPE,HSTL18_II)
^ PROPERTY(IOL3.IOTYPE,HSTL15_I)
_ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_16 MISCS_MIC_IO_B 0 43 1 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,4)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,16)
M PROPERTY(IOL3.DRIVE,4)
N PROPERTY(IOL3.IOTYPE,LVCMOS15)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS12)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,SSTL18_I)
T PROPERTY(IOL3.IOTYPE,SSTL18_II)
U PROPERTY(IOL3.IOTYPE,SSTL15_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_II)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_15 MISCS_MIC_IO_B 3 38 1 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS25)
D PROPERTY(IOL3.IOTYPE,LVDS25_E)
E PROPERTY(IOL3.DRIVE,16)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS18)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.DRIVE,4)
L PROPERTY(IOL3.IOTYPE,SSTL18_I)
M PROPERTY(IOL3.IOTYPE,SSTL18_II)
N PROPERTY(IOL3.IOTYPE,SSTL15_I)
O PROPERTY(IOL3.IOTYPE,SSTL15_II)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_14 MISCS_MIC_IO_B 2 36 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_13 MISCS_MIC_IO_B 2 41 1 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,8)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.IOTYPE,LVCMOS12)
S PROPERTY(IOL2.DRIVE,8)
T PROPERTY(IOL2.IOTYPE,SSTL33_II)
U PROPERTY(IOL2.IOTYPE,SSTL25_II)
V PROPERTY(IOL2.IOTYPE,SSTL18_II)
W PROPERTY(IOL2.IOTYPE,SSTL15_I)
X PROPERTY(IOL2.IOTYPE,SSTL15_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL18_II)
[ PROPERTY(IOL2.IOTYPE,HSTL15_I)
\ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_12 MISCS_MIC_IO_B 1 39 1 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,24)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_I)
W PROPERTY(IOL2.IOTYPE,SSTL25_I)
X PROPERTY(IOL2.IOTYPE,SSTL25_II)
Y PROPERTY(IOL2.IOTYPE,SSTL18_I)
Z PROPERTY(IOL2.IOTYPE,SSTL18_II)
[ PROPERTY(IOL2.IOTYPE,SSTL15_I)
\ PROPERTY(IOL2.IOTYPE,SSTL15_II)
] PROPERTY(IOL2.IOTYPE,HSTL18_II)
^ PROPERTY(IOL2.IOTYPE,HSTL15_I)
_ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_11 MISCS_MIC_IO_B 1 37 1 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,4)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,16)
M PROPERTY(IOL2.DRIVE,4)
N PROPERTY(IOL2.IOTYPE,LVCMOS15)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS12)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,SSTL18_I)
T PROPERTY(IOL2.IOTYPE,SSTL18_II)
U PROPERTY(IOL2.IOTYPE,SSTL15_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_II)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_10 MISCS_MIC_IO_B 2 39 1 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS25)
D PROPERTY(IOL2.IOTYPE,LVDS25_E)
E PROPERTY(IOL2.DRIVE,16)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS18)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.DRIVE,4)
L PROPERTY(IOL2.IOTYPE,SSTL18_I)
M PROPERTY(IOL2.IOTYPE,SSTL18_II)
N PROPERTY(IOL2.IOTYPE,SSTL15_I)
O PROPERTY(IOL2.IOTYPE,SSTL15_II)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_9 MISCS_MIC_IO_B 2 34 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_8 MISCS_MIC_IO_B 2 39 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,8)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.IOTYPE,LVCMOS12)
S PROPERTY(IOL1.DRIVE,8)
T PROPERTY(IOL1.IOTYPE,SSTL33_II)
U PROPERTY(IOL1.IOTYPE,SSTL25_II)
V PROPERTY(IOL1.IOTYPE,SSTL18_II)
W PROPERTY(IOL1.IOTYPE,SSTL15_I)
X PROPERTY(IOL1.IOTYPE,SSTL15_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL18_II)
[ PROPERTY(IOL1.IOTYPE,HSTL15_I)
\ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_7 MISCS_MIC_IO_B 1 37 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,24)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_I)
W PROPERTY(IOL1.IOTYPE,SSTL25_I)
X PROPERTY(IOL1.IOTYPE,SSTL25_II)
Y PROPERTY(IOL1.IOTYPE,SSTL18_I)
Z PROPERTY(IOL1.IOTYPE,SSTL18_II)
[ PROPERTY(IOL1.IOTYPE,SSTL15_I)
\ PROPERTY(IOL1.IOTYPE,SSTL15_II)
] PROPERTY(IOL1.IOTYPE,HSTL18_II)
^ PROPERTY(IOL1.IOTYPE,HSTL15_I)
_ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_6 MISCS_MIC_IO_B 1 35 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,4)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,16)
M PROPERTY(IOL1.DRIVE,4)
N PROPERTY(IOL1.IOTYPE,LVCMOS15)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS12)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,SSTL18_I)
T PROPERTY(IOL1.IOTYPE,SSTL18_II)
U PROPERTY(IOL1.IOTYPE,SSTL15_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_II)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_5 MISCS_MIC_IO_B 2 37 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS25)
D PROPERTY(IOL1.IOTYPE,LVDS25_E)
E PROPERTY(IOL1.DRIVE,16)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS18)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.DRIVE,4)
L PROPERTY(IOL1.IOTYPE,SSTL18_I)
M PROPERTY(IOL1.IOTYPE,SSTL18_II)
N PROPERTY(IOL1.IOTYPE,SSTL15_I)
O PROPERTY(IOL1.IOTYPE,SSTL15_II)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_4 MISCS_MIC_IO_B 3 36 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_3 MISCS_MIC_IO_B 3 42 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,8)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.IOTYPE,LVCMOS12)
S PROPERTY(IOL0.DRIVE,8)
T PROPERTY(IOL0.IOTYPE,SSTL33_II)
U PROPERTY(IOL0.IOTYPE,SSTL25_II)
V PROPERTY(IOL0.IOTYPE,SSTL18_II)
W PROPERTY(IOL0.IOTYPE,SSTL15_I)
X PROPERTY(IOL0.IOTYPE,SSTL15_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL18_II)
[ PROPERTY(IOL0.IOTYPE,HSTL15_I)
\ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_2 MISCS_MIC_IO_B 0 43 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,24)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_I)
W PROPERTY(IOL0.IOTYPE,SSTL25_I)
X PROPERTY(IOL0.IOTYPE,SSTL25_II)
Y PROPERTY(IOL0.IOTYPE,SSTL18_I)
Z PROPERTY(IOL0.IOTYPE,SSTL18_II)
[ PROPERTY(IOL0.IOTYPE,SSTL15_I)
\ PROPERTY(IOL0.IOTYPE,SSTL15_II)
] PROPERTY(IOL0.IOTYPE,HSTL18_II)
^ PROPERTY(IOL0.IOTYPE,HSTL15_I)
_ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_1 MISCS_MIC_IO_B 0 34 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,4)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,16)
M PROPERTY(IOL0.DRIVE,4)
N PROPERTY(IOL0.IOTYPE,LVCMOS15)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS12)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,SSTL18_I)
T PROPERTY(IOL0.IOTYPE,SSTL18_II)
U PROPERTY(IOL0.IOTYPE,SSTL15_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_II)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_0 MISCS_MIC_IO_B 3 45 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS25)
D PROPERTY(IOL0.IOTYPE,LVDS25_E)
E PROPERTY(IOL0.DRIVE,16)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS18)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.DRIVE,4)
L PROPERTY(IOL0.IOTYPE,SSTL18_I)
M PROPERTY(IOL0.IOTYPE,SSTL18_II)
N PROPERTY(IOL0.IOTYPE,SSTL15_I)
O PROPERTY(IOL0.IOTYPE,SSTL15_II)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENVR_7 MISCS_MIC_IO_B 3 42 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF2)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_6 MISCS_MIC_IO_B 3 45 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF1)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_5 MISCS_MIC_IO_B 2 35 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF2)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_4 MISCS_MIC_IO_B 1 42 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF1)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_3 MISCS_MIC_IO_B 1 42 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF2)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_2 MISCS_MIC_IO_B 1 40 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF1)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_1 MISCS_MIC_IO_B 3 46 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF2)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_ENVR_0 MISCS_MIC_IO_B 3 48 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF1)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_H2L_7 MISCS_MIC_IO_B 3 48 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,L2H)
B PROPERTY(IOL3.HYSTERESIS,HIGH)
C PROPERTY(IOL3.HYSTERESIS,UD1)
D PROPERTY(IOL3.HYSTERESIS,UD2)
E PROPERTY(IOL3.HYSTERESIS,UD3)

MC12_H2L_6 MISCS_MIC_IO_B 0 39 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,NA)
B PROPERTY(IOL3.HYSTERESIS,H2L)
C PROPERTY(IOL3.HYSTERESIS,OD1)
D PROPERTY(IOL3.HYSTERESIS,OD2)
E PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_H2L_5 MISCS_MIC_IO_B 1 36 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,L2H)
B PROPERTY(IOL2.HYSTERESIS,HIGH)
C PROPERTY(IOL2.HYSTERESIS,UD1)
D PROPERTY(IOL2.HYSTERESIS,UD2)
E PROPERTY(IOL2.HYSTERESIS,UD3)

MC12_H2L_4 MISCS_MIC_IO_B 1 41 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,NA)
B PROPERTY(IOL2.HYSTERESIS,H2L)
C PROPERTY(IOL2.HYSTERESIS,OD1)
D PROPERTY(IOL2.HYSTERESIS,OD2)
E PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_H2L_3 MISCS_MIC_IO_B 1 34 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,L2H)
B PROPERTY(IOL1.HYSTERESIS,HIGH)
C PROPERTY(IOL1.HYSTERESIS,UD1)
D PROPERTY(IOL1.HYSTERESIS,UD2)
E PROPERTY(IOL1.HYSTERESIS,UD3)

MC12_H2L_2 MISCS_MIC_IO_B 1 39 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,NA)
B PROPERTY(IOL1.HYSTERESIS,H2L)
C PROPERTY(IOL1.HYSTERESIS,OD1)
D PROPERTY(IOL1.HYSTERESIS,OD2)
E PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_H2L_1 MISCS_MIC_IO_B 0 35 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,L2H)
B PROPERTY(IOL0.HYSTERESIS,HIGH)
C PROPERTY(IOL0.HYSTERESIS,UD1)
D PROPERTY(IOL0.HYSTERESIS,UD2)
E PROPERTY(IOL0.HYSTERESIS,UD3)

MC12_H2L_0 MISCS_MIC_IO_B 0 41 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,NA)
B PROPERTY(IOL0.HYSTERESIS,H2L)
C PROPERTY(IOL0.HYSTERESIS,OD1)
D PROPERTY(IOL0.HYSTERESIS,OD2)
E PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_7 MISCS_MIC_IO_B 0 40 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD2)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_6 MISCS_MIC_IO_B 0 42 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD1)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_5 MISCS_MIC_IO_B 1 47 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD2)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_4 MISCS_MIC_IO_B 1 49 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD1)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_3 MISCS_MIC_IO_B 1 49 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD2)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_2 MISCS_MIC_IO_B 2 42 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD1)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_1 MISCS_MIC_IO_B 0 42 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD2)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_0 MISCS_MIC_IO_B 3 35 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD1)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_PWRGURD_EN_3 MISCS_MIC_IO_B 3 44 1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_2 MISCS_MIC_IO_B 1 40 1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_1 MISCS_MIC_IO_B 1 38 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_0 MISCS_MIC_IO_B 3 41 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDIFF_3 MISCS_MIC_IO_B 3 43 1 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL3.DIFFRESISTOR,130)
B PROPERTY(IOL3.DIFFRESISTOR,120)
C PROPERTY(IOL3.DIFFRESISTOR,110)
D PROPERTY(IOL3.DIFFRESISTOR,100)
E PROPERTY(IOL3.DIFFRESISTOR,90)
F PROPERTY(IOL3.DIFFRESISTOR,80)
G PROPERTY(IOL3.DIFFRESISTOR,70)
H PROPERTY(IOL3.DIFFRESISTOR,60)

MC12_RDIFF_2 MISCS_MIC_IO_B 2 34 1 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL2.DIFFRESISTOR,130)
B PROPERTY(IOL2.DIFFRESISTOR,120)
C PROPERTY(IOL2.DIFFRESISTOR,110)
D PROPERTY(IOL2.DIFFRESISTOR,100)
E PROPERTY(IOL2.DIFFRESISTOR,90)
F PROPERTY(IOL2.DIFFRESISTOR,80)
G PROPERTY(IOL2.DIFFRESISTOR,70)
H PROPERTY(IOL2.DIFFRESISTOR,60)

MC12_RDIFF_1 MISCS_MIC_IO_B 2 43 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL1.DIFFRESISTOR,130)
B PROPERTY(IOL1.DIFFRESISTOR,120)
C PROPERTY(IOL1.DIFFRESISTOR,110)
D PROPERTY(IOL1.DIFFRESISTOR,100)
E PROPERTY(IOL1.DIFFRESISTOR,90)
F PROPERTY(IOL1.DIFFRESISTOR,80)
G PROPERTY(IOL1.DIFFRESISTOR,70)
H PROPERTY(IOL1.DIFFRESISTOR,60)

MC12_RDIFF_0 MISCS_MIC_IO_B 3 38 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL0.DIFFRESISTOR,130)
B PROPERTY(IOL0.DIFFRESISTOR,120)
C PROPERTY(IOL0.DIFFRESISTOR,110)
D PROPERTY(IOL0.DIFFRESISTOR,100)
E PROPERTY(IOL0.DIFFRESISTOR,90)
F PROPERTY(IOL0.DIFFRESISTOR,80)
G PROPERTY(IOL0.DIFFRESISTOR,70)
H PROPERTY(IOL0.DIFFRESISTOR,60)

MC12_SLEW_7 MISCS_MIC_IO_B 3 47 1 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.IOTYPE,LVCMOS15)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,MED)
O PROPERTY(IOL3.SLEWRATE,FAST)
P PROPERTY(IOL3.IOTYPE,LVDS25_E)
Q PROPERTY(IOL3.IOTYPE,LVCMOS25)
R PROPERTY(IOL3.IOTYPE,LVCMOS33)
S PROPERTY(IOL3.SLEWRATE,FAST)

MC12_SLEW_6 MISCS_MIC_IO_B 0 47 1 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.IOTYPE,LVCMOS15)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.SLEWRATE,FAST)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,SLOW)
O PROPERTY(IOL3.IOTYPE,LVDS25_E)
P PROPERTY(IOL3.IOTYPE,LVCMOS25)
Q PROPERTY(IOL3.IOTYPE,LVCMOS33)
R PROPERTY(IOL3.SLEWRATE,MED)

MC12_SLEW_5 MISCS_MIC_IO_B 1 48 1 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.IOTYPE,LVCMOS15)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,MED)
O PROPERTY(IOL2.SLEWRATE,FAST)
P PROPERTY(IOL2.IOTYPE,LVDS25_E)
Q PROPERTY(IOL2.IOTYPE,LVCMOS25)
R PROPERTY(IOL2.IOTYPE,LVCMOS33)
S PROPERTY(IOL2.SLEWRATE,FAST)

MC12_SLEW_4 MISCS_MIC_IO_B 1 50 1 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.IOTYPE,LVCMOS15)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.SLEWRATE,FAST)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,SLOW)
O PROPERTY(IOL2.IOTYPE,LVDS25_E)
P PROPERTY(IOL2.IOTYPE,LVCMOS25)
Q PROPERTY(IOL2.IOTYPE,LVCMOS33)
R PROPERTY(IOL2.SLEWRATE,MED)

MC12_SLEW_3 MISCS_MIC_IO_B 1 48 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.IOTYPE,LVCMOS15)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,MED)
O PROPERTY(IOL1.SLEWRATE,FAST)
P PROPERTY(IOL1.IOTYPE,LVDS25_E)
Q PROPERTY(IOL1.IOTYPE,LVCMOS25)
R PROPERTY(IOL1.IOTYPE,LVCMOS33)
S PROPERTY(IOL1.SLEWRATE,FAST)

MC12_SLEW_2 MISCS_MIC_IO_B 1 50 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.IOTYPE,LVCMOS15)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.SLEWRATE,FAST)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,SLOW)
O PROPERTY(IOL1.IOTYPE,LVDS25_E)
P PROPERTY(IOL1.IOTYPE,LVCMOS25)
Q PROPERTY(IOL1.IOTYPE,LVCMOS33)
R PROPERTY(IOL1.SLEWRATE,MED)

MC12_SLEW_1 MISCS_MIC_IO_B 3 47 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.IOTYPE,LVCMOS15)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,MED)
O PROPERTY(IOL0.SLEWRATE,FAST)
P PROPERTY(IOL0.IOTYPE,LVDS25_E)
Q PROPERTY(IOL0.IOTYPE,LVCMOS25)
R PROPERTY(IOL0.IOTYPE,LVCMOS33)
S PROPERTY(IOL0.SLEWRATE,FAST)

MC12_SLEW_0 MISCS_MIC_IO_B 0 47 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.IOTYPE,LVCMOS15)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.SLEWRATE,FAST)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,SLOW)
O PROPERTY(IOL0.IOTYPE,LVDS25_E)
P PROPERTY(IOL0.IOTYPE,LVCMOS25)
Q PROPERTY(IOL0.IOTYPE,LVCMOS33)
R PROPERTY(IOL0.SLEWRATE,MED)

MC12_USR_PD_3 MISCS_MIC_IO_B 3 39 1 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.PULLMODE,PULLDOWN)
C PROPERTY(IOL3.PULLMODE,NONE)

MC12_USR_PD_2 MISCS_MIC_IO_B 2 38 1 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.PULLMODE,PULLDOWN)
C PROPERTY(IOL2.PULLMODE,NONE)

MC12_USR_PD_1 MISCS_MIC_IO_B 2 36 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.PULLMODE,PULLDOWN)
C PROPERTY(IOL1.PULLMODE,NONE)

MC12_USR_PD_0 MISCS_MIC_IO_B 3 34 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.PULLMODE,PULLDOWN)
C PROPERTY(IOL0.PULLMODE,NONE)

MC12_USR_PU_N_3 MISCS_MIC_IO_B 3 37 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PULLMODE,PULLDOWN)
B PROPERTY(IOL3.PULLMODE,KEEPER)

MC12_USR_PU_N_2 MISCS_MIC_IO_B 2 40 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PULLMODE,PULLDOWN)
B PROPERTY(IOL2.PULLMODE,KEEPER)

MC12_USR_PU_N_1 MISCS_MIC_IO_B 2 38 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PULLMODE,PULLDOWN)
B PROPERTY(IOL1.PULLMODE,KEEPER)

MC12_USR_PU_N_0 MISCS_MIC_IO_B 3 39 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PULLMODE,PULLDOWN)
B PROPERTY(IOL0.PULLMODE,KEEPER)

MC12_VRDRV_7 MISCS_MIC_IO_B 0 35 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_6 MISCS_MIC_IO_B 0 36 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_5 MISCS_MIC_IO_B 1 34 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_4 MISCS_MIC_IO_B 1 44 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_3 MISCS_MIC_IO_B 1 43 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_2 MISCS_MIC_IO_B 1 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_1 MISCS_MIC_IO_B 0 37 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_0 MISCS_MIC_IO_B 0 38 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)


iol_quad_l 0 0 260
TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,INV)
B PROPERTY(IOL3.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,INV)
B PROPERTY(IOL2.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,INV)
B PROPERTY(IOL1.OUTRSTMUX,INV)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,INV)
B PROPERTY(IOL0.OUTRSTMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCEMUX,INV)
B PROPERTY(IOL3.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCEMUX,INV)
B PROPERTY(IOL2.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCEMUX,INV)
B PROPERTY(IOL1.OUTCEMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCEMUX,INV)
B PROPERTY(IOL0.OUTCEMUX,INV)

TOP.XI374.MC13 PIB 22 53 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI374.MC13 PIB 22 53 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

MC1_CLK_SRC_7 MISCS_MIC_IO_L 1 112 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_6 MISCS_MIC_IO_L 1 110 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,CLK_S0)
C ARCVAL(PAD3_CLK,CLK_S1)

MC1_CLK_SRC_5 MISCS_MIC_IO_L 1 127 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_4 MISCS_MIC_IO_L 1 129 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,CLK_S0)
C ARCVAL(PAD2_CLK,CLK_S1)

MC1_CLK_SRC_3 MISCS_MIC_IO_L 1 46 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_2 MISCS_MIC_IO_L 1 48 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,CLK_S0)
C ARCVAL(PAD1_CLK,CLK_S1)

MC1_CLK_SRC_1 MISCS_MIC_IO_L 1 35 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_0 MISCS_MIC_IO_L 1 33 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,CLK_S0)
C ARCVAL(PAD0_CLK,CLK_S1)

MC1_DIS_GSR_3 MISCS_MIC_IO_L 1 102 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.GSR,DISABLE)

MC1_DIS_GSR_2 MISCS_MIC_IO_L 1 137 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.GSR,DISABLE)

MC1_DIS_GSR_1 MISCS_MIC_IO_L 1 59 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.GSR,DISABLE)

MC1_DIS_GSR_0 MISCS_MIC_IO_L 1 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.GSR,DISABLE)

MC1_DO_SET_3 MISCS_MIC_IO_L 1 93 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_REGSET,SET)

MC1_DO_SET_2 MISCS_MIC_IO_L 1 146 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_REGSET,SET)

MC1_DO_SET_1 MISCS_MIC_IO_L 1 69 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_REGSET,SET)

MC1_DO_SET_0 MISCS_MIC_IO_L 1 15 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_REGSET,SET)

MC1_IDDR_3 MISCS_MIC_IO_L 1 108 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL3.IDDRMODE,ON)
B PROPERTY(IOL3.MODE,IN)
C PROPERTY(IOL3.MODE,BI)

MC1_IDDR_2 MISCS_MIC_IO_L 1 130 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL2.IDDRMODE,ON)
B PROPERTY(IOL2.MODE,IN)
C PROPERTY(IOL2.MODE,BI)

MC1_IDDR_1 MISCS_MIC_IO_L 1 50 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL1.IDDRMODE,ON)
B PROPERTY(IOL1.MODE,IN)
C PROPERTY(IOL1.MODE,BI)

MC1_IDDR_0 MISCS_MIC_IO_L 1 31 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL0.IDDRMODE,ON)
B PROPERTY(IOL0.MODE,IN)
C PROPERTY(IOL0.MODE,BI)

MC1_IN_SET_3 MISCS_MIC_IO_L 1 95 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_REGSET,SET)

MC1_IN_SET_2 MISCS_MIC_IO_L 1 144 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_REGSET,SET)

MC1_IN_SET_1 MISCS_MIC_IO_L 1 67 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_REGSET,SET)

MC1_IN_SET_0 MISCS_MIC_IO_L 1 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_REGSET,SET)

MC1_INCE_EN_3 MISCS_MIC_IO_L 1 92 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCEMUX,1)

MC1_INCE_EN_2 MISCS_MIC_IO_L 1 147 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCEMUX,1)

MC1_INCE_EN_1 MISCS_MIC_IO_L 1 66 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCEMUX,1)

MC1_INCE_EN_0 MISCS_MIC_IO_L 1 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCEMUX,1)

MC1_INCLK_EN_3 MISCS_MIC_IO_L 1 109 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCLKMUX,CLK)
B PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_EN_2 MISCS_MIC_IO_L 1 133 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCLKMUX,CLK)
B PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_EN_1 MISCS_MIC_IO_L 1 55 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCLKMUX,CLK)
B PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_EN_0 MISCS_MIC_IO_L 1 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCLKMUX,CLK)
B PROPERTY(IOL0.INCLKMUX,INV)

MC1_INCLK_INV_3 MISCS_MIC_IO_L 1 104 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_INV_2 MISCS_MIC_IO_L 1 148 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_INV_1 MISCS_MIC_IO_L 1 57 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_INV_0 MISCS_MIC_IO_L 1 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCLKMUX,INV)

MC1_INDLY_EN_3 MISCS_MIC_IO_L 1 117 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INDELMUX,FIXDEL)

MC1_INDLY_EN_2 MISCS_MIC_IO_L 1 123 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INDELMUX,FIXDEL)

MC1_INDLY_EN_1 MISCS_MIC_IO_L 1 42 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INDELMUX,FIXDEL)

MC1_INDLY_EN_0 MISCS_MIC_IO_L 1 37 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INDELMUX,FIXDEL)

MC1_INDLY_SEL_19 MISCS_MIC_IO_L 1 119 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,4)

MC1_INDLY_SEL_18 MISCS_MIC_IO_L 1 115 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,3)

MC1_INDLY_SEL_17 MISCS_MIC_IO_L 1 91 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,2)

MC1_INDLY_SEL_16 MISCS_MIC_IO_L 1 88 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,1)

MC1_INDLY_SEL_15 MISCS_MIC_IO_L 1 84 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,0)

MC1_INDLY_SEL_14 MISCS_MIC_IO_L 1 120 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,4)

MC1_INDLY_SEL_13 MISCS_MIC_IO_L 1 124 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,3)

MC1_INDLY_SEL_12 MISCS_MIC_IO_L 1 151 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,2)

MC1_INDLY_SEL_11 MISCS_MIC_IO_L 1 153 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,1)

MC1_INDLY_SEL_10 MISCS_MIC_IO_L 1 150 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,0)

MC1_INDLY_SEL_9 MISCS_MIC_IO_L 1 43 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,4)

MC1_INDLY_SEL_8 MISCS_MIC_IO_L 1 47 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,3)

MC1_INDLY_SEL_7 MISCS_MIC_IO_L 1 56 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,2)

MC1_INDLY_SEL_6 MISCS_MIC_IO_L 1 73 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,1)

MC1_INDLY_SEL_5 MISCS_MIC_IO_L 1 71 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,0)

MC1_INDLY_SEL_4 MISCS_MIC_IO_L 1 38 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,4)

MC1_INDLY_SEL_3 MISCS_MIC_IO_L 1 34 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,3)

MC1_INDLY_SEL_2 MISCS_MIC_IO_L 1 8 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,2)

MC1_INDLY_SEL_1 MISCS_MIC_IO_L 1 11 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,1)

MC1_INDLY_SEL_0 MISCS_MIC_IO_L 1 10 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,0)

MC1_INRST_EN_3 MISCS_MIC_IO_L 1 94 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,RST)
B PROPERTY(IOL3.INRSTMUX,INV)

MC1_INRST_EN_2 MISCS_MIC_IO_L 1 145 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,RST)
B PROPERTY(IOL2.INRSTMUX,INV)

MC1_INRST_EN_1 MISCS_MIC_IO_L 1 64 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,RST)
B PROPERTY(IOL1.INRSTMUX,INV)

MC1_INRST_EN_0 MISCS_MIC_IO_L 1 16 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,RST)
B PROPERTY(IOL0.INRSTMUX,INV)

MC1_ISE_EN_3 MISCS_MIC_IO_L 1 118 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD3_DI)

MC1_ISE_EN_2 MISCS_MIC_IO_L 1 121 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD2_DI)

MC1_ISE_EN_1 MISCS_MIC_IO_L 1 40 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD1_DI)

MC1_ISE_EN_0 MISCS_MIC_IO_L 1 41 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD0_DI)

MC1_LATCHMD_N_11 MISCS_MIC_IO_L 1 99 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_DFFMODE,FF)

MC1_LATCHMD_N_10 MISCS_MIC_IO_L 1 98 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_DFFMODE,FF)

MC1_LATCHMD_N_9 MISCS_MIC_IO_L 1 101 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_DFFMODE,FF)

MC1_LATCHMD_N_8 MISCS_MIC_IO_L 1 140 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_DFFMODE,FF)

MC1_LATCHMD_N_7 MISCS_MIC_IO_L 1 143 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_DFFMODE,FF)

MC1_LATCHMD_N_6 MISCS_MIC_IO_L 1 141 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_DFFMODE,FF)

MC1_LATCHMD_N_5 MISCS_MIC_IO_L 1 62 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_DFFMODE,FF)

MC1_LATCHMD_N_4 MISCS_MIC_IO_L 1 63 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_DFFMODE,FF)

MC1_LATCHMD_N_3 MISCS_MIC_IO_L 1 60 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_DFFMODE,FF)

MC1_LATCHMD_N_2 MISCS_MIC_IO_L 1 18 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_DFFMODE,FF)

MC1_LATCHMD_N_1 MISCS_MIC_IO_L 1 21 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_DFFMODE,FF)

MC1_LATCHMD_N_0 MISCS_MIC_IO_L 1 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_DFFMODE,FF)

MC1_ODDR_3 MISCS_MIC_IO_L 1 113 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.MODE,OUT)
E PROPERTY(IOL3.MODE,BI)

MC1_ODDR_2 MISCS_MIC_IO_L 1 126 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.MODE,OUT)
E PROPERTY(IOL2.MODE,BI)

MC1_ODDR_1 MISCS_MIC_IO_L 1 49 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.MODE,OUT)
E PROPERTY(IOL1.MODE,BI)

MC1_ODDR_0 MISCS_MIC_IO_L 1 32 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.MODE,OUT)
E PROPERTY(IOL0.MODE,BI)

MC1_ODFF_3 MISCS_MIC_IO_L 1 111 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.DO_DFFMODE,FF)
E PROPERTY(IOL3.DO_DFFMODE,LATCH)

MC1_ODFF_2 MISCS_MIC_IO_L 1 128 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.DO_DFFMODE,FF)
E PROPERTY(IOL2.DO_DFFMODE,LATCH)

MC1_ODFF_1 MISCS_MIC_IO_L 1 51 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.DO_DFFMODE,FF)
E PROPERTY(IOL1.DO_DFFMODE,LATCH)

MC1_ODFF_0 MISCS_MIC_IO_L 1 30 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.DO_DFFMODE,FF)
E PROPERTY(IOL0.DO_DFFMODE,LATCH)

MC1_ODIFF_3 MISCS_MIC_IO_L 1 106 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.IOTYPE,LVDS25_E)
B PROPERTY(IOL2.IOTYPE,RSDS_E)
C PROPERTY(IOL2.IOTYPE,BLVDS_E)
D PROPERTY(IOL2.IOTYPE,MLVDS_E)
E PROPERTY(IOL2.IOTYPE,LVPECL33_E)

MC1_ODIFF_1 MISCS_MIC_IO_L 1 52 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.IOTYPE,LVDS25_E)
B PROPERTY(IOL0.IOTYPE,RSDS_E)
C PROPERTY(IOL0.IOTYPE,BLVDS_E)
D PROPERTY(IOL0.IOTYPE,MLVDS_E)
E PROPERTY(IOL0.IOTYPE,LVPECL33_E)

MC1_OUTCE_EN_3 MISCS_MIC_IO_L 1 103 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCEMUX,1)

MC1_OUTCE_EN_2 MISCS_MIC_IO_L 1 136 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCEMUX,1)

MC1_OUTCE_EN_1 MISCS_MIC_IO_L 1 61 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCEMUX,1)

MC1_OUTCE_EN_0 MISCS_MIC_IO_L 1 22 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCEMUX,1)

MC1_OUTCLK_EN_3 MISCS_MIC_IO_L 1 114 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTCLKMUX,CLK)
B PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_EN_2 MISCS_MIC_IO_L 1 125 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTCLKMUX,CLK)
B PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_EN_1 MISCS_MIC_IO_L 1 44 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTCLKMUX,CLK)
B PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_EN_0 MISCS_MIC_IO_L 1 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTCLKMUX,CLK)
B PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTCLK_INV_3 MISCS_MIC_IO_L 1 116 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_INV_2 MISCS_MIC_IO_L 1 122 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_INV_1 MISCS_MIC_IO_L 1 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_INV_0 MISCS_MIC_IO_L 1 39 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTRST_EN_3 MISCS_MIC_IO_L 1 97 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTRSTMUX,RST)
B PROPERTY(IOL3.OUTRSTMUX,INV)

MC1_OUTRST_EN_2 MISCS_MIC_IO_L 1 142 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTRSTMUX,RST)
B PROPERTY(IOL2.OUTRSTMUX,INV)

MC1_OUTRST_EN_1 MISCS_MIC_IO_L 1 65 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTRSTMUX,RST)
B PROPERTY(IOL1.OUTRSTMUX,INV)

MC1_OUTRST_EN_0 MISCS_MIC_IO_L 1 19 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTRSTMUX,RST)
B PROPERTY(IOL0.OUTRSTMUX,INV)

MC1_RST_ASYN_3 MISCS_MIC_IO_L 1 86 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.SRMODE,ASYNC)

MC1_RST_ASYN_2 MISCS_MIC_IO_L 1 152 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.SRMODE,ASYNC)

MC1_RST_ASYN_1 MISCS_MIC_IO_L 1 72 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.SRMODE,ASYNC)

MC1_RST_ASYN_0 MISCS_MIC_IO_L 1 14 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.SRMODE,ASYNC)

MC1_TRI_3 MISCS_MIC_IO_L 1 107 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL3.MODE,IN)
B WIRE(PAD3_DI)
C WIRE(INCK_3)
D WIRE(PAD3_ITRUE)
E WIRE(PAD3_ICOMP)

MC1_TRI_2 MISCS_MIC_IO_L 1 135 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL2.MODE,IN)
B WIRE(PAD2_DI)
C WIRE(INCK_2)
D WIRE(PAD2_ITRUE)
E WIRE(PAD2_ICOMP)

MC1_TRI_1 MISCS_MIC_IO_L 1 54 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL1.MODE,IN)
B WIRE(PAD1_DI)
C WIRE(INCK_1)
D WIRE(PAD1_ITRUE)
E WIRE(PAD1_ICOMP)

MC1_TRI_0 MISCS_MIC_IO_L 1 26 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL0.MODE,IN)
B WIRE(PAD0_DI)
C WIRE(INCK_0)
D WIRE(PAD0_ITRUE)
E WIRE(PAD0_ICOMP)

MC1_TS_SET_3 MISCS_MIC_IO_L 1 90 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_REGSET,SET)

MC1_TS_SET_2 MISCS_MIC_IO_L 1 149 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_REGSET,SET)

MC1_TS_SET_1 MISCS_MIC_IO_L 1 68 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_REGSET,SET)

MC1_TS_SET_0 MISCS_MIC_IO_L 1 12 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_REGSET,SET)

MC1_TSDFF_3 MISCS_MIC_IO_L 1 105 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TO_DFFMODE,FF)
B PROPERTY(IOL3.TO_DFFMODE,LATCH)

MC1_TSDFF_2 MISCS_MIC_IO_L 1 134 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TO_DFFMODE,FF)
B PROPERTY(IOL2.TO_DFFMODE,LATCH)

MC1_TSDFF_1 MISCS_MIC_IO_L 1 70 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TO_DFFMODE,FF)
B PROPERTY(IOL1.TO_DFFMODE,LATCH)

MC1_TSDFF_0 MISCS_MIC_IO_L 1 24 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TO_DFFMODE,FF)
B PROPERTY(IOL0.TO_DFFMODE,LATCH)

MC1_TSINV_3 MISCS_MIC_IO_L 1 100 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,INV)
B PROPERTY(IOL3.TSMUX,1)

MC1_TSINV_2 MISCS_MIC_IO_L 1 139 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,INV)
B PROPERTY(IOL2.TSMUX,1)

MC1_TSINV_1 MISCS_MIC_IO_L 1 58 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,INV)
B PROPERTY(IOL1.TSMUX,1)

MC1_TSINV_0 MISCS_MIC_IO_L 1 23 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,INV)
B PROPERTY(IOL0.TSMUX,1)

MC1_DEDCLKO_EN_3 MISCS_MIC_IO_L 1 96 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_2 MISCS_MIC_IO_L 1 132 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_1 MISCS_MIC_IO_L 1 53 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_0 MISCS_MIC_IO_L 1 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DEDCLK,ENABLE)

MC12_CLAMP_3 MISCS_MIC_IO_L 0 99 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PCICLAMP,ON)
B PROPERTY(IOL3.IOTYPE,PCI33)

MC12_CLAMP_2 MISCS_MIC_IO_L 0 140 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PCICLAMP,ON)
B PROPERTY(IOL2.IOTYPE,PCI33)

MC12_CLAMP_1 MISCS_MIC_IO_L 0 63 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PCICLAMP,ON)
B PROPERTY(IOL1.IOTYPE,PCI33)

MC12_CLAMP_0 MISCS_MIC_IO_L 0 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PCICLAMP,ON)
B PROPERTY(IOL0.IOTYPE,PCI33)

MC12_ENIND_3 MISCS_MIC_IO_L 0 97 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL3.IOTYPE,LVDS25)

MC12_ENIND_2 MISCS_MIC_IO_L 0 135 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENIND_1 MISCS_MIC_IO_L 0 64 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL1.IOTYPE,LVDS25)

MC12_ENIND_0 MISCS_MIC_IO_L 0 19 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENINR_3 MISCS_MIC_IO_L 0 101 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.MODE,IN)
D PROPERTY(IOL3.MODE,BI)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,SSTL15_I)
G PROPERTY(IOL3.IOTYPE,SSTL15_II)
H PROPERTY(IOL3.IOTYPE,SSTL18_I)
I PROPERTY(IOL3.IOTYPE,SSTL18_II)
J PROPERTY(IOL3.IOTYPE,SSTL25_I)
K PROPERTY(IOL3.IOTYPE,SSTL25_II)
L PROPERTY(IOL3.IOTYPE,SSTL33_I)
M PROPERTY(IOL3.IOTYPE,SSTL33_II)
N PROPERTY(IOL3.IOTYPE,HSTL15_I)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_ENINR_2 MISCS_MIC_IO_L 0 138 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.MODE,IN)
D PROPERTY(IOL2.MODE,BI)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,SSTL15_I)
G PROPERTY(IOL2.IOTYPE,SSTL15_II)
H PROPERTY(IOL2.IOTYPE,SSTL18_I)
I PROPERTY(IOL2.IOTYPE,SSTL18_II)
J PROPERTY(IOL2.IOTYPE,SSTL25_I)
K PROPERTY(IOL2.IOTYPE,SSTL25_II)
L PROPERTY(IOL2.IOTYPE,SSTL33_I)
M PROPERTY(IOL2.IOTYPE,SSTL33_II)
N PROPERTY(IOL2.IOTYPE,HSTL15_I)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_ENINR_1 MISCS_MIC_IO_L 0 61 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.MODE,IN)
D PROPERTY(IOL1.MODE,BI)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,SSTL15_I)
G PROPERTY(IOL1.IOTYPE,SSTL15_II)
H PROPERTY(IOL1.IOTYPE,SSTL18_I)
I PROPERTY(IOL1.IOTYPE,SSTL18_II)
J PROPERTY(IOL1.IOTYPE,SSTL25_I)
K PROPERTY(IOL1.IOTYPE,SSTL25_II)
L PROPERTY(IOL1.IOTYPE,SSTL33_I)
M PROPERTY(IOL1.IOTYPE,SSTL33_II)
N PROPERTY(IOL1.IOTYPE,HSTL15_I)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_ENINR_0 MISCS_MIC_IO_L 0 23 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.MODE,IN)
D PROPERTY(IOL0.MODE,BI)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,SSTL15_I)
G PROPERTY(IOL0.IOTYPE,SSTL15_II)
H PROPERTY(IOL0.IOTYPE,SSTL18_I)
I PROPERTY(IOL0.IOTYPE,SSTL18_II)
J PROPERTY(IOL0.IOTYPE,SSTL25_I)
K PROPERTY(IOL0.IOTYPE,SSTL25_II)
L PROPERTY(IOL0.IOTYPE,SSTL33_I)
M PROPERTY(IOL0.IOTYPE,SSTL33_II)
N PROPERTY(IOL0.IOTYPE,HSTL15_I)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)

MC12_ENINS_N_3 MISCS_MIC_IO_L 0 103 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL3.IOTYPE,LVCMOS12)
B PROPERTY(IOL3.IOTYPE,LVCMOS15)
C PROPERTY(IOL3.MODE,OUT)
D PROPERTY(IOL3.DIFFRESISTOR,NONE)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,LVDS25_E)
G PROPERTY(IOL3.IOTYPE,SSTL33_I)
H PROPERTY(IOL3.IOTYPE,SSTL33_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,SSTL18_I)
L PROPERTY(IOL3.IOTYPE,SSTL18_II)
M PROPERTY(IOL3.IOTYPE,SSTL15_I)
N PROPERTY(IOL3.IOTYPE,SSTL15_II)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_I)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENINS_N_2 MISCS_MIC_IO_L 0 136 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL2.IOTYPE,LVCMOS12)
B PROPERTY(IOL2.IOTYPE,LVCMOS15)
C PROPERTY(IOL2.MODE,OUT)
D PROPERTY(IOL2.DIFFRESISTOR,NONE)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,LVDS25_E)
G PROPERTY(IOL2.IOTYPE,SSTL33_I)
H PROPERTY(IOL2.IOTYPE,SSTL33_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,SSTL18_I)
L PROPERTY(IOL2.IOTYPE,SSTL18_II)
M PROPERTY(IOL2.IOTYPE,SSTL15_I)
N PROPERTY(IOL2.IOTYPE,SSTL15_II)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_I)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENINS_N_1 MISCS_MIC_IO_L 0 58 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL1.IOTYPE,LVCMOS12)
B PROPERTY(IOL1.IOTYPE,LVCMOS15)
C PROPERTY(IOL1.MODE,OUT)
D PROPERTY(IOL1.DIFFRESISTOR,NONE)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,LVDS25_E)
G PROPERTY(IOL1.IOTYPE,SSTL33_I)
H PROPERTY(IOL1.IOTYPE,SSTL33_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,SSTL18_I)
L PROPERTY(IOL1.IOTYPE,SSTL18_II)
M PROPERTY(IOL1.IOTYPE,SSTL15_I)
N PROPERTY(IOL1.IOTYPE,SSTL15_II)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_I)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENINS_N_0 MISCS_MIC_IO_L 0 24 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL0.IOTYPE,LVCMOS12)
B PROPERTY(IOL0.IOTYPE,LVCMOS15)
C PROPERTY(IOL0.MODE,OUT)
D PROPERTY(IOL0.DIFFRESISTOR,NONE)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,LVDS25_E)
G PROPERTY(IOL0.IOTYPE,SSTL33_I)
H PROPERTY(IOL0.IOTYPE,SSTL33_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,SSTL18_I)
L PROPERTY(IOL0.IOTYPE,SSTL18_II)
M PROPERTY(IOL0.IOTYPE,SSTL15_I)
N PROPERTY(IOL0.IOTYPE,SSTL15_II)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_I)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENLVDS_2 MISCS_MIC_IO_L 0 148 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENLVDS_0 MISCS_MIC_IO_L 0 17 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENSNK_19 MISCS_MIC_IO_L 0 118 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_18 MISCS_MIC_IO_L 0 119 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.IOTYPE,LVCMOS25)
G PROPERTY(IOL3.IOTYPE,LVDS25_E)
H PROPERTY(IOL3.DRIVE,20)
I PROPERTY(IOL3.IOTYPE,LVCMOS18)
J PROPERTY(IOL3.DRIVE,12)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_II)
O PROPERTY(IOL3.IOTYPE,SSTL15_I)
P PROPERTY(IOL3.IOTYPE,SSTL15_II)
Q PROPERTY(IOL3.IOTYPE,HSTL18_II)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_17 MISCS_MIC_IO_L 0 90 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_II)
W PROPERTY(IOL3.IOTYPE,SSTL18_I)
X PROPERTY(IOL3.IOTYPE,SSTL18_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL15_I)
[ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_16 MISCS_MIC_IO_L 0 114 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS25)
H PROPERTY(IOL3.IOTYPE,LVDS25_E)
I PROPERTY(IOL3.DRIVE,16)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.DRIVE,4)
M PROPERTY(IOL3.IOTYPE,LVCMOS15)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.IOTYPE,LVCMOS12)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.DRIVE,4)
R PROPERTY(IOL3.IOTYPE,SSTL33_I)
S PROPERTY(IOL3.IOTYPE,SSTL25_I)
T PROPERTY(IOL3.IOTYPE,SSTL15_II)
U PROPERTY(IOL3.IOTYPE,HSTL18_II)
V PROPERTY(IOL3.IOTYPE,HSTL15_I)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_15 MISCS_MIC_IO_L 0 115 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,4)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.DRIVE,8)
N PROPERTY(IOL3.DRIVE,4)
O PROPERTY(IOL3.IOTYPE,LVCMOS18)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.IOTYPE,LVCMOS15)
R PROPERTY(IOL3.DRIVE,8)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,4)
U PROPERTY(IOL3.IOTYPE,SSTL33_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_I)
W PROPERTY(IOL3.IOTYPE,HSTL18_II)
X PROPERTY(IOL3.IOTYPE,HSTL15_I)
Y PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_14 MISCS_MIC_IO_L 0 120 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_13 MISCS_MIC_IO_L 0 123 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.IOTYPE,LVCMOS25)
G PROPERTY(IOL2.IOTYPE,LVDS25_E)
H PROPERTY(IOL2.DRIVE,20)
I PROPERTY(IOL2.IOTYPE,LVCMOS18)
J PROPERTY(IOL2.DRIVE,12)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_II)
O PROPERTY(IOL2.IOTYPE,SSTL15_I)
P PROPERTY(IOL2.IOTYPE,SSTL15_II)
Q PROPERTY(IOL2.IOTYPE,HSTL18_II)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_12 MISCS_MIC_IO_L 0 147 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_II)
W PROPERTY(IOL2.IOTYPE,SSTL18_I)
X PROPERTY(IOL2.IOTYPE,SSTL18_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL15_I)
[ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_11 MISCS_MIC_IO_L 0 124 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS25)
H PROPERTY(IOL2.IOTYPE,LVDS25_E)
I PROPERTY(IOL2.DRIVE,16)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.DRIVE,4)
M PROPERTY(IOL2.IOTYPE,LVCMOS15)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.IOTYPE,LVCMOS12)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.DRIVE,4)
R PROPERTY(IOL2.IOTYPE,SSTL33_I)
S PROPERTY(IOL2.IOTYPE,SSTL25_I)
T PROPERTY(IOL2.IOTYPE,SSTL15_II)
U PROPERTY(IOL2.IOTYPE,HSTL18_II)
V PROPERTY(IOL2.IOTYPE,HSTL15_I)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_10 MISCS_MIC_IO_L 0 127 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,4)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.DRIVE,8)
N PROPERTY(IOL2.DRIVE,4)
O PROPERTY(IOL2.IOTYPE,LVCMOS18)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.IOTYPE,LVCMOS15)
R PROPERTY(IOL2.DRIVE,8)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,4)
U PROPERTY(IOL2.IOTYPE,SSTL33_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_I)
W PROPERTY(IOL2.IOTYPE,HSTL18_II)
X PROPERTY(IOL2.IOTYPE,HSTL15_I)
Y PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_9 MISCS_MIC_IO_L 0 43 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_8 MISCS_MIC_IO_L 0 42 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.IOTYPE,LVCMOS25)
G PROPERTY(IOL1.IOTYPE,LVDS25_E)
H PROPERTY(IOL1.DRIVE,20)
I PROPERTY(IOL1.IOTYPE,LVCMOS18)
J PROPERTY(IOL1.DRIVE,12)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_II)
O PROPERTY(IOL1.IOTYPE,SSTL15_I)
P PROPERTY(IOL1.IOTYPE,SSTL15_II)
Q PROPERTY(IOL1.IOTYPE,HSTL18_II)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_7 MISCS_MIC_IO_L 0 68 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_II)
W PROPERTY(IOL1.IOTYPE,SSTL18_I)
X PROPERTY(IOL1.IOTYPE,SSTL18_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL15_I)
[ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_6 MISCS_MIC_IO_L 0 47 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS25)
H PROPERTY(IOL1.IOTYPE,LVDS25_E)
I PROPERTY(IOL1.DRIVE,16)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.DRIVE,4)
M PROPERTY(IOL1.IOTYPE,LVCMOS15)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.IOTYPE,LVCMOS12)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.DRIVE,4)
R PROPERTY(IOL1.IOTYPE,SSTL33_I)
S PROPERTY(IOL1.IOTYPE,SSTL25_I)
T PROPERTY(IOL1.IOTYPE,SSTL15_II)
U PROPERTY(IOL1.IOTYPE,HSTL18_II)
V PROPERTY(IOL1.IOTYPE,HSTL15_I)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_5 MISCS_MIC_IO_L 0 46 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,4)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.DRIVE,8)
N PROPERTY(IOL1.DRIVE,4)
O PROPERTY(IOL1.IOTYPE,LVCMOS18)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.IOTYPE,LVCMOS15)
R PROPERTY(IOL1.DRIVE,8)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,4)
U PROPERTY(IOL1.IOTYPE,SSTL33_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_I)
W PROPERTY(IOL1.IOTYPE,HSTL18_II)
X PROPERTY(IOL1.IOTYPE,HSTL15_I)
Y PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_4 MISCS_MIC_IO_L 0 41 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_3 MISCS_MIC_IO_L 0 38 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.IOTYPE,LVCMOS25)
G PROPERTY(IOL0.IOTYPE,LVDS25_E)
H PROPERTY(IOL0.DRIVE,20)
I PROPERTY(IOL0.IOTYPE,LVCMOS18)
J PROPERTY(IOL0.DRIVE,12)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_II)
O PROPERTY(IOL0.IOTYPE,SSTL15_I)
P PROPERTY(IOL0.IOTYPE,SSTL15_II)
Q PROPERTY(IOL0.IOTYPE,HSTL18_II)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_2 MISCS_MIC_IO_L 0 12 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_II)
W PROPERTY(IOL0.IOTYPE,SSTL18_I)
X PROPERTY(IOL0.IOTYPE,SSTL18_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL15_I)
[ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_1 MISCS_MIC_IO_L 0 37 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS25)
H PROPERTY(IOL0.IOTYPE,LVDS25_E)
I PROPERTY(IOL0.DRIVE,16)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.DRIVE,4)
M PROPERTY(IOL0.IOTYPE,LVCMOS15)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.IOTYPE,LVCMOS12)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.DRIVE,4)
R PROPERTY(IOL0.IOTYPE,SSTL33_I)
S PROPERTY(IOL0.IOTYPE,SSTL25_I)
T PROPERTY(IOL0.IOTYPE,SSTL15_II)
U PROPERTY(IOL0.IOTYPE,HSTL18_II)
V PROPERTY(IOL0.IOTYPE,HSTL15_I)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_0 MISCS_MIC_IO_L 0 34 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,4)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.DRIVE,8)
N PROPERTY(IOL0.DRIVE,4)
O PROPERTY(IOL0.IOTYPE,LVCMOS18)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.IOTYPE,LVCMOS15)
R PROPERTY(IOL0.DRIVE,8)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,4)
U PROPERTY(IOL0.IOTYPE,SSTL33_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_I)
W PROPERTY(IOL0.IOTYPE,HSTL18_II)
X PROPERTY(IOL0.IOTYPE,HSTL15_I)
Y PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_19 MISCS_MIC_IO_L 0 105 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_18 MISCS_MIC_IO_L 0 106 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,8)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.IOTYPE,LVCMOS12)
S PROPERTY(IOL3.DRIVE,8)
T PROPERTY(IOL3.IOTYPE,SSTL33_II)
U PROPERTY(IOL3.IOTYPE,SSTL25_II)
V PROPERTY(IOL3.IOTYPE,SSTL18_II)
W PROPERTY(IOL3.IOTYPE,SSTL15_I)
X PROPERTY(IOL3.IOTYPE,SSTL15_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL18_II)
[ PROPERTY(IOL3.IOTYPE,HSTL15_I)
\ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_17 MISCS_MIC_IO_L 0 92 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,24)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_I)
W PROPERTY(IOL3.IOTYPE,SSTL25_I)
X PROPERTY(IOL3.IOTYPE,SSTL25_II)
Y PROPERTY(IOL3.IOTYPE,SSTL18_I)
Z PROPERTY(IOL3.IOTYPE,SSTL18_II)
[ PROPERTY(IOL3.IOTYPE,SSTL15_I)
\ PROPERTY(IOL3.IOTYPE,SSTL15_II)
] PROPERTY(IOL3.IOTYPE,HSTL18_II)
^ PROPERTY(IOL3.IOTYPE,HSTL15_I)
_ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_16 MISCS_MIC_IO_L 0 93 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,4)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,16)
M PROPERTY(IOL3.DRIVE,4)
N PROPERTY(IOL3.IOTYPE,LVCMOS15)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS12)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,SSTL18_I)
T PROPERTY(IOL3.IOTYPE,SSTL18_II)
U PROPERTY(IOL3.IOTYPE,SSTL15_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_II)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_15 MISCS_MIC_IO_L 0 100 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS25)
D PROPERTY(IOL3.IOTYPE,LVDS25_E)
E PROPERTY(IOL3.DRIVE,16)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS18)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.DRIVE,4)
L PROPERTY(IOL3.IOTYPE,SSTL18_I)
M PROPERTY(IOL3.IOTYPE,SSTL18_II)
N PROPERTY(IOL3.IOTYPE,SSTL15_I)
O PROPERTY(IOL3.IOTYPE,SSTL15_II)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_14 MISCS_MIC_IO_L 0 134 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_13 MISCS_MIC_IO_L 0 130 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,8)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.IOTYPE,LVCMOS12)
S PROPERTY(IOL2.DRIVE,8)
T PROPERTY(IOL2.IOTYPE,SSTL33_II)
U PROPERTY(IOL2.IOTYPE,SSTL25_II)
V PROPERTY(IOL2.IOTYPE,SSTL18_II)
W PROPERTY(IOL2.IOTYPE,SSTL15_I)
X PROPERTY(IOL2.IOTYPE,SSTL15_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL18_II)
[ PROPERTY(IOL2.IOTYPE,HSTL15_I)
\ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_12 MISCS_MIC_IO_L 0 144 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,24)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_I)
W PROPERTY(IOL2.IOTYPE,SSTL25_I)
X PROPERTY(IOL2.IOTYPE,SSTL25_II)
Y PROPERTY(IOL2.IOTYPE,SSTL18_I)
Z PROPERTY(IOL2.IOTYPE,SSTL18_II)
[ PROPERTY(IOL2.IOTYPE,SSTL15_I)
\ PROPERTY(IOL2.IOTYPE,SSTL15_II)
] PROPERTY(IOL2.IOTYPE,HSTL18_II)
^ PROPERTY(IOL2.IOTYPE,HSTL15_I)
_ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_11 MISCS_MIC_IO_L 0 146 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,4)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,16)
M PROPERTY(IOL2.DRIVE,4)
N PROPERTY(IOL2.IOTYPE,LVCMOS15)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS12)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,SSTL18_I)
T PROPERTY(IOL2.IOTYPE,SSTL18_II)
U PROPERTY(IOL2.IOTYPE,SSTL15_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_II)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_10 MISCS_MIC_IO_L 0 139 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS25)
D PROPERTY(IOL2.IOTYPE,LVDS25_E)
E PROPERTY(IOL2.DRIVE,16)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS18)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.DRIVE,4)
L PROPERTY(IOL2.IOTYPE,SSTL18_I)
M PROPERTY(IOL2.IOTYPE,SSTL18_II)
N PROPERTY(IOL2.IOTYPE,SSTL15_I)
O PROPERTY(IOL2.IOTYPE,SSTL15_II)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_9 MISCS_MIC_IO_L 0 56 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_8 MISCS_MIC_IO_L 0 51 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,8)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.IOTYPE,LVCMOS12)
S PROPERTY(IOL1.DRIVE,8)
T PROPERTY(IOL1.IOTYPE,SSTL33_II)
U PROPERTY(IOL1.IOTYPE,SSTL25_II)
V PROPERTY(IOL1.IOTYPE,SSTL18_II)
W PROPERTY(IOL1.IOTYPE,SSTL15_I)
X PROPERTY(IOL1.IOTYPE,SSTL15_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL18_II)
[ PROPERTY(IOL1.IOTYPE,HSTL15_I)
\ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_7 MISCS_MIC_IO_L 0 66 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,24)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_I)
W PROPERTY(IOL1.IOTYPE,SSTL25_I)
X PROPERTY(IOL1.IOTYPE,SSTL25_II)
Y PROPERTY(IOL1.IOTYPE,SSTL18_I)
Z PROPERTY(IOL1.IOTYPE,SSTL18_II)
[ PROPERTY(IOL1.IOTYPE,SSTL15_I)
\ PROPERTY(IOL1.IOTYPE,SSTL15_II)
] PROPERTY(IOL1.IOTYPE,HSTL18_II)
^ PROPERTY(IOL1.IOTYPE,HSTL15_I)
_ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_6 MISCS_MIC_IO_L 0 69 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,4)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,16)
M PROPERTY(IOL1.DRIVE,4)
N PROPERTY(IOL1.IOTYPE,LVCMOS15)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS12)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,SSTL18_I)
T PROPERTY(IOL1.IOTYPE,SSTL18_II)
U PROPERTY(IOL1.IOTYPE,SSTL15_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_II)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_5 MISCS_MIC_IO_L 0 50 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS25)
D PROPERTY(IOL1.IOTYPE,LVDS25_E)
E PROPERTY(IOL1.DRIVE,16)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS18)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.DRIVE,4)
L PROPERTY(IOL1.IOTYPE,SSTL18_I)
M PROPERTY(IOL1.IOTYPE,SSTL18_II)
N PROPERTY(IOL1.IOTYPE,SSTL15_I)
O PROPERTY(IOL1.IOTYPE,SSTL15_II)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_4 MISCS_MIC_IO_L 0 27 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_3 MISCS_MIC_IO_L 0 22 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,8)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.IOTYPE,LVCMOS12)
S PROPERTY(IOL0.DRIVE,8)
T PROPERTY(IOL0.IOTYPE,SSTL33_II)
U PROPERTY(IOL0.IOTYPE,SSTL25_II)
V PROPERTY(IOL0.IOTYPE,SSTL18_II)
W PROPERTY(IOL0.IOTYPE,SSTL15_I)
X PROPERTY(IOL0.IOTYPE,SSTL15_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL18_II)
[ PROPERTY(IOL0.IOTYPE,HSTL15_I)
\ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_2 MISCS_MIC_IO_L 0 14 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,24)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_I)
W PROPERTY(IOL0.IOTYPE,SSTL25_I)
X PROPERTY(IOL0.IOTYPE,SSTL25_II)
Y PROPERTY(IOL0.IOTYPE,SSTL18_I)
Z PROPERTY(IOL0.IOTYPE,SSTL18_II)
[ PROPERTY(IOL0.IOTYPE,SSTL15_I)
\ PROPERTY(IOL0.IOTYPE,SSTL15_II)
] PROPERTY(IOL0.IOTYPE,HSTL18_II)
^ PROPERTY(IOL0.IOTYPE,HSTL15_I)
_ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_1 MISCS_MIC_IO_L 0 15 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,4)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,16)
M PROPERTY(IOL0.DRIVE,4)
N PROPERTY(IOL0.IOTYPE,LVCMOS15)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS12)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,SSTL18_I)
T PROPERTY(IOL0.IOTYPE,SSTL18_II)
U PROPERTY(IOL0.IOTYPE,SSTL15_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_II)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_0 MISCS_MIC_IO_L 0 30 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS25)
D PROPERTY(IOL0.IOTYPE,LVDS25_E)
E PROPERTY(IOL0.DRIVE,16)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS18)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.DRIVE,4)
L PROPERTY(IOL0.IOTYPE,SSTL18_I)
M PROPERTY(IOL0.IOTYPE,SSTL18_II)
N PROPERTY(IOL0.IOTYPE,SSTL15_I)
O PROPERTY(IOL0.IOTYPE,SSTL15_II)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENVR_7 MISCS_MIC_IO_L 0 107 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF2)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_6 MISCS_MIC_IO_L 0 104 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF1)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_5 MISCS_MIC_IO_L 0 133 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF2)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_4 MISCS_MIC_IO_L 0 132 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF1)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_3 MISCS_MIC_IO_L 0 60 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF2)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_2 MISCS_MIC_IO_L 0 53 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF1)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_1 MISCS_MIC_IO_L 0 31 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF2)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_ENVR_0 MISCS_MIC_IO_L 0 20 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF1)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_H2L_7 MISCS_MIC_IO_L 0 95 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,L2H)
B PROPERTY(IOL3.HYSTERESIS,HIGH)
C PROPERTY(IOL3.HYSTERESIS,UD1)
D PROPERTY(IOL3.HYSTERESIS,UD2)
E PROPERTY(IOL3.HYSTERESIS,UD3)

MC12_H2L_6 MISCS_MIC_IO_L 0 94 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,NA)
B PROPERTY(IOL3.HYSTERESIS,H2L)
C PROPERTY(IOL3.HYSTERESIS,OD1)
D PROPERTY(IOL3.HYSTERESIS,OD2)
E PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_H2L_5 MISCS_MIC_IO_L 0 143 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,L2H)
B PROPERTY(IOL2.HYSTERESIS,HIGH)
C PROPERTY(IOL2.HYSTERESIS,UD1)
D PROPERTY(IOL2.HYSTERESIS,UD2)
E PROPERTY(IOL2.HYSTERESIS,UD3)

MC12_H2L_4 MISCS_MIC_IO_L 0 145 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,NA)
B PROPERTY(IOL2.HYSTERESIS,H2L)
C PROPERTY(IOL2.HYSTERESIS,OD1)
D PROPERTY(IOL2.HYSTERESIS,OD2)
E PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_H2L_3 MISCS_MIC_IO_L 0 57 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,L2H)
B PROPERTY(IOL1.HYSTERESIS,HIGH)
C PROPERTY(IOL1.HYSTERESIS,UD1)
D PROPERTY(IOL1.HYSTERESIS,UD2)
E PROPERTY(IOL1.HYSTERESIS,UD3)

MC12_H2L_2 MISCS_MIC_IO_L 0 67 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,NA)
B PROPERTY(IOL1.HYSTERESIS,H2L)
C PROPERTY(IOL1.HYSTERESIS,OD1)
D PROPERTY(IOL1.HYSTERESIS,OD2)
E PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_H2L_1 MISCS_MIC_IO_L 0 29 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,L2H)
B PROPERTY(IOL0.HYSTERESIS,HIGH)
C PROPERTY(IOL0.HYSTERESIS,UD1)
D PROPERTY(IOL0.HYSTERESIS,UD2)
E PROPERTY(IOL0.HYSTERESIS,UD3)

MC12_H2L_0 MISCS_MIC_IO_L 0 16 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,NA)
B PROPERTY(IOL0.HYSTERESIS,H2L)
C PROPERTY(IOL0.HYSTERESIS,OD1)
D PROPERTY(IOL0.HYSTERESIS,OD2)
E PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_7 MISCS_MIC_IO_L 0 88 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD2)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_6 MISCS_MIC_IO_L 0 89 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD1)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_5 MISCS_MIC_IO_L 0 151 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD2)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_4 MISCS_MIC_IO_L 0 150 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD1)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_3 MISCS_MIC_IO_L 0 70 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD2)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_2 MISCS_MIC_IO_L 0 73 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD1)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_1 MISCS_MIC_IO_L 0 10 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD2)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_0 MISCS_MIC_IO_L 0 11 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD1)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_PWRGURD_EN_3 MISCS_MIC_IO_L 0 98 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_2 MISCS_MIC_IO_L 0 141 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_1 MISCS_MIC_IO_L 0 62 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_0 MISCS_MIC_IO_L 0 21 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDIFF_3 MISCS_MIC_IO_L 0 102 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL3.DIFFRESISTOR,130)
B PROPERTY(IOL3.DIFFRESISTOR,120)
C PROPERTY(IOL3.DIFFRESISTOR,110)
D PROPERTY(IOL3.DIFFRESISTOR,100)
E PROPERTY(IOL3.DIFFRESISTOR,90)
F PROPERTY(IOL3.DIFFRESISTOR,80)
G PROPERTY(IOL3.DIFFRESISTOR,70)
H PROPERTY(IOL3.DIFFRESISTOR,60)

MC12_RDIFF_2 MISCS_MIC_IO_L 0 137 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL2.DIFFRESISTOR,130)
B PROPERTY(IOL2.DIFFRESISTOR,120)
C PROPERTY(IOL2.DIFFRESISTOR,110)
D PROPERTY(IOL2.DIFFRESISTOR,100)
E PROPERTY(IOL2.DIFFRESISTOR,90)
F PROPERTY(IOL2.DIFFRESISTOR,80)
G PROPERTY(IOL2.DIFFRESISTOR,70)
H PROPERTY(IOL2.DIFFRESISTOR,60)

MC12_RDIFF_1 MISCS_MIC_IO_L 0 59 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL1.DIFFRESISTOR,130)
B PROPERTY(IOL1.DIFFRESISTOR,120)
C PROPERTY(IOL1.DIFFRESISTOR,110)
D PROPERTY(IOL1.DIFFRESISTOR,100)
E PROPERTY(IOL1.DIFFRESISTOR,90)
F PROPERTY(IOL1.DIFFRESISTOR,80)
G PROPERTY(IOL1.DIFFRESISTOR,70)
H PROPERTY(IOL1.DIFFRESISTOR,60)

MC12_RDIFF_0 MISCS_MIC_IO_L 0 25 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL0.DIFFRESISTOR,130)
B PROPERTY(IOL0.DIFFRESISTOR,120)
C PROPERTY(IOL0.DIFFRESISTOR,110)
D PROPERTY(IOL0.DIFFRESISTOR,100)
E PROPERTY(IOL0.DIFFRESISTOR,90)
F PROPERTY(IOL0.DIFFRESISTOR,80)
G PROPERTY(IOL0.DIFFRESISTOR,70)
H PROPERTY(IOL0.DIFFRESISTOR,60)

MC12_SLEW_7 MISCS_MIC_IO_L 0 116 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.IOTYPE,LVCMOS15)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,MED)
O PROPERTY(IOL3.SLEWRATE,FAST)
P PROPERTY(IOL3.IOTYPE,LVDS25_E)
Q PROPERTY(IOL3.IOTYPE,LVCMOS25)
R PROPERTY(IOL3.IOTYPE,LVCMOS33)
S PROPERTY(IOL3.SLEWRATE,FAST)

MC12_SLEW_6 MISCS_MIC_IO_L 0 117 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.IOTYPE,LVCMOS15)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.SLEWRATE,FAST)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,SLOW)
O PROPERTY(IOL3.IOTYPE,LVDS25_E)
P PROPERTY(IOL3.IOTYPE,LVCMOS25)
Q PROPERTY(IOL3.IOTYPE,LVCMOS33)
R PROPERTY(IOL3.SLEWRATE,MED)

MC12_SLEW_5 MISCS_MIC_IO_L 0 122 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.IOTYPE,LVCMOS15)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,MED)
O PROPERTY(IOL2.SLEWRATE,FAST)
P PROPERTY(IOL2.IOTYPE,LVDS25_E)
Q PROPERTY(IOL2.IOTYPE,LVCMOS25)
R PROPERTY(IOL2.IOTYPE,LVCMOS33)
S PROPERTY(IOL2.SLEWRATE,FAST)

MC12_SLEW_4 MISCS_MIC_IO_L 0 125 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.IOTYPE,LVCMOS15)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.SLEWRATE,FAST)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,SLOW)
O PROPERTY(IOL2.IOTYPE,LVDS25_E)
P PROPERTY(IOL2.IOTYPE,LVCMOS25)
Q PROPERTY(IOL2.IOTYPE,LVCMOS33)
R PROPERTY(IOL2.SLEWRATE,MED)

MC12_SLEW_3 MISCS_MIC_IO_L 0 45 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.IOTYPE,LVCMOS15)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,MED)
O PROPERTY(IOL1.SLEWRATE,FAST)
P PROPERTY(IOL1.IOTYPE,LVDS25_E)
Q PROPERTY(IOL1.IOTYPE,LVCMOS25)
R PROPERTY(IOL1.IOTYPE,LVCMOS33)
S PROPERTY(IOL1.SLEWRATE,FAST)

MC12_SLEW_2 MISCS_MIC_IO_L 0 44 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.IOTYPE,LVCMOS15)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.SLEWRATE,FAST)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,SLOW)
O PROPERTY(IOL1.IOTYPE,LVDS25_E)
P PROPERTY(IOL1.IOTYPE,LVCMOS25)
Q PROPERTY(IOL1.IOTYPE,LVCMOS33)
R PROPERTY(IOL1.SLEWRATE,MED)

MC12_SLEW_1 MISCS_MIC_IO_L 0 39 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.IOTYPE,LVCMOS15)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,MED)
O PROPERTY(IOL0.SLEWRATE,FAST)
P PROPERTY(IOL0.IOTYPE,LVDS25_E)
Q PROPERTY(IOL0.IOTYPE,LVCMOS25)
R PROPERTY(IOL0.IOTYPE,LVCMOS33)
S PROPERTY(IOL0.SLEWRATE,FAST)

MC12_SLEW_0 MISCS_MIC_IO_L 0 36 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.IOTYPE,LVCMOS15)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.SLEWRATE,FAST)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,SLOW)
O PROPERTY(IOL0.IOTYPE,LVDS25_E)
P PROPERTY(IOL0.IOTYPE,LVCMOS25)
Q PROPERTY(IOL0.IOTYPE,LVCMOS33)
R PROPERTY(IOL0.SLEWRATE,MED)

MC12_USR_PD_3 MISCS_MIC_IO_L 0 109 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.PULLMODE,PULLDOWN)
C PROPERTY(IOL3.PULLMODE,NONE)

MC12_USR_PD_2 MISCS_MIC_IO_L 0 131 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.PULLMODE,PULLDOWN)
C PROPERTY(IOL2.PULLMODE,NONE)

MC12_USR_PD_1 MISCS_MIC_IO_L 0 52 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.PULLMODE,PULLDOWN)
C PROPERTY(IOL1.PULLMODE,NONE)

MC12_USR_PD_0 MISCS_MIC_IO_L 0 28 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.PULLMODE,PULLDOWN)
C PROPERTY(IOL0.PULLMODE,NONE)

MC12_USR_PU_N_3 MISCS_MIC_IO_L 0 111 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PULLMODE,PULLDOWN)
B PROPERTY(IOL3.PULLMODE,KEEPER)

MC12_USR_PU_N_2 MISCS_MIC_IO_L 0 128 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PULLMODE,PULLDOWN)
B PROPERTY(IOL2.PULLMODE,KEEPER)

MC12_USR_PU_N_1 MISCS_MIC_IO_L 0 48 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PULLMODE,PULLDOWN)
B PROPERTY(IOL1.PULLMODE,KEEPER)

MC12_USR_PU_N_0 MISCS_MIC_IO_L 0 33 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PULLMODE,PULLDOWN)
B PROPERTY(IOL0.PULLMODE,KEEPER)

MC12_VRDRV_7 MISCS_MIC_IO_L 0 96 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_6 MISCS_MIC_IO_L 0 91 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_5 MISCS_MIC_IO_L 0 142 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_4 MISCS_MIC_IO_L 0 149 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_3 MISCS_MIC_IO_L 0 65 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_2 MISCS_MIC_IO_L 0 71 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_1 MISCS_MIC_IO_L 0 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_0 MISCS_MIC_IO_L 0 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)


iol_quad_r 0 0 260
TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,INV)
B PROPERTY(IOL3.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,INV)
B PROPERTY(IOL2.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,INV)
B PROPERTY(IOL1.OUTRSTMUX,INV)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,INV)
B PROPERTY(IOL0.OUTRSTMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCEMUX,INV)
B PROPERTY(IOL3.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCEMUX,INV)
B PROPERTY(IOL2.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCEMUX,INV)
B PROPERTY(IOL1.OUTCEMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCEMUX,INV)
B PROPERTY(IOL0.OUTCEMUX,INV)

TOP.XI374.MC13 PIB 22 53 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 -2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI374.MC13 PIB 22 53 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 -1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

MC1_CLK_SRC_7 MISCS_MIC_IO_R 0 112 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_6 MISCS_MIC_IO_R 0 110 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,CLK_S0)
C ARCVAL(PAD3_CLK,CLK_S1)

MC1_CLK_SRC_5 MISCS_MIC_IO_R 0 127 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_4 MISCS_MIC_IO_R 0 129 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,CLK_S0)
C ARCVAL(PAD2_CLK,CLK_S1)

MC1_CLK_SRC_3 MISCS_MIC_IO_R 0 46 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_2 MISCS_MIC_IO_R 0 48 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,CLK_S0)
C ARCVAL(PAD1_CLK,CLK_S1)

MC1_CLK_SRC_1 MISCS_MIC_IO_R 0 35 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_0 MISCS_MIC_IO_R 0 33 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,CLK_S0)
C ARCVAL(PAD0_CLK,CLK_S1)

MC1_DIS_GSR_3 MISCS_MIC_IO_R 0 102 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.GSR,DISABLE)

MC1_DIS_GSR_2 MISCS_MIC_IO_R 0 137 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.GSR,DISABLE)

MC1_DIS_GSR_1 MISCS_MIC_IO_R 0 59 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.GSR,DISABLE)

MC1_DIS_GSR_0 MISCS_MIC_IO_R 0 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.GSR,DISABLE)

MC1_DO_SET_3 MISCS_MIC_IO_R 0 93 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_REGSET,SET)

MC1_DO_SET_2 MISCS_MIC_IO_R 0 146 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_REGSET,SET)

MC1_DO_SET_1 MISCS_MIC_IO_R 0 69 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_REGSET,SET)

MC1_DO_SET_0 MISCS_MIC_IO_R 0 15 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_REGSET,SET)

MC1_IDDR_3 MISCS_MIC_IO_R 0 108 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL3.IDDRMODE,ON)
B PROPERTY(IOL3.MODE,IN)
C PROPERTY(IOL3.MODE,BI)

MC1_IDDR_2 MISCS_MIC_IO_R 0 130 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL2.IDDRMODE,ON)
B PROPERTY(IOL2.MODE,IN)
C PROPERTY(IOL2.MODE,BI)

MC1_IDDR_1 MISCS_MIC_IO_R 0 50 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL1.IDDRMODE,ON)
B PROPERTY(IOL1.MODE,IN)
C PROPERTY(IOL1.MODE,BI)

MC1_IDDR_0 MISCS_MIC_IO_R 0 31 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL0.IDDRMODE,ON)
B PROPERTY(IOL0.MODE,IN)
C PROPERTY(IOL0.MODE,BI)

MC1_IN_SET_3 MISCS_MIC_IO_R 0 95 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_REGSET,SET)

MC1_IN_SET_2 MISCS_MIC_IO_R 0 144 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_REGSET,SET)

MC1_IN_SET_1 MISCS_MIC_IO_R 0 67 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_REGSET,SET)

MC1_IN_SET_0 MISCS_MIC_IO_R 0 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_REGSET,SET)

MC1_INCE_EN_3 MISCS_MIC_IO_R 0 92 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCEMUX,1)

MC1_INCE_EN_2 MISCS_MIC_IO_R 0 147 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCEMUX,1)

MC1_INCE_EN_1 MISCS_MIC_IO_R 0 66 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCEMUX,1)

MC1_INCE_EN_0 MISCS_MIC_IO_R 0 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCEMUX,1)

MC1_INCLK_EN_3 MISCS_MIC_IO_R 0 109 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCLKMUX,CLK)
B PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_EN_2 MISCS_MIC_IO_R 0 133 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCLKMUX,CLK)
B PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_EN_1 MISCS_MIC_IO_R 0 55 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCLKMUX,CLK)
B PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_EN_0 MISCS_MIC_IO_R 0 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCLKMUX,CLK)
B PROPERTY(IOL0.INCLKMUX,INV)

MC1_INCLK_INV_3 MISCS_MIC_IO_R 0 104 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_INV_2 MISCS_MIC_IO_R 0 148 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_INV_1 MISCS_MIC_IO_R 0 57 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_INV_0 MISCS_MIC_IO_R 0 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCLKMUX,INV)

MC1_INDLY_EN_3 MISCS_MIC_IO_R 0 117 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INDELMUX,FIXDEL)

MC1_INDLY_EN_2 MISCS_MIC_IO_R 0 123 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INDELMUX,FIXDEL)

MC1_INDLY_EN_1 MISCS_MIC_IO_R 0 42 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INDELMUX,FIXDEL)

MC1_INDLY_EN_0 MISCS_MIC_IO_R 0 37 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INDELMUX,FIXDEL)

MC1_INDLY_SEL_19 MISCS_MIC_IO_R 0 119 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,4)

MC1_INDLY_SEL_18 MISCS_MIC_IO_R 0 115 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,3)

MC1_INDLY_SEL_17 MISCS_MIC_IO_R 0 91 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,2)

MC1_INDLY_SEL_16 MISCS_MIC_IO_R 0 88 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,1)

MC1_INDLY_SEL_15 MISCS_MIC_IO_R 0 84 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,0)

MC1_INDLY_SEL_14 MISCS_MIC_IO_R 0 120 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,4)

MC1_INDLY_SEL_13 MISCS_MIC_IO_R 0 124 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,3)

MC1_INDLY_SEL_12 MISCS_MIC_IO_R 0 151 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,2)

MC1_INDLY_SEL_11 MISCS_MIC_IO_R 0 153 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,1)

MC1_INDLY_SEL_10 MISCS_MIC_IO_R 0 150 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,0)

MC1_INDLY_SEL_9 MISCS_MIC_IO_R 0 43 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,4)

MC1_INDLY_SEL_8 MISCS_MIC_IO_R 0 47 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,3)

MC1_INDLY_SEL_7 MISCS_MIC_IO_R 0 56 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,2)

MC1_INDLY_SEL_6 MISCS_MIC_IO_R 0 73 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,1)

MC1_INDLY_SEL_5 MISCS_MIC_IO_R 0 71 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,0)

MC1_INDLY_SEL_4 MISCS_MIC_IO_R 0 38 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,4)

MC1_INDLY_SEL_3 MISCS_MIC_IO_R 0 34 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,3)

MC1_INDLY_SEL_2 MISCS_MIC_IO_R 0 8 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,2)

MC1_INDLY_SEL_1 MISCS_MIC_IO_R 0 11 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,1)

MC1_INDLY_SEL_0 MISCS_MIC_IO_R 0 10 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,0)

MC1_INRST_EN_3 MISCS_MIC_IO_R 0 94 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,RST)
B PROPERTY(IOL3.INRSTMUX,INV)

MC1_INRST_EN_2 MISCS_MIC_IO_R 0 145 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,RST)
B PROPERTY(IOL2.INRSTMUX,INV)

MC1_INRST_EN_1 MISCS_MIC_IO_R 0 64 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,RST)
B PROPERTY(IOL1.INRSTMUX,INV)

MC1_INRST_EN_0 MISCS_MIC_IO_R 0 16 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,RST)
B PROPERTY(IOL0.INRSTMUX,INV)

MC1_ISE_EN_3 MISCS_MIC_IO_R 0 118 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD3_DI)

MC1_ISE_EN_2 MISCS_MIC_IO_R 0 121 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD2_DI)

MC1_ISE_EN_1 MISCS_MIC_IO_R 0 40 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD1_DI)

MC1_ISE_EN_0 MISCS_MIC_IO_R 0 41 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD0_DI)

MC1_LATCHMD_N_11 MISCS_MIC_IO_R 0 99 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_DFFMODE,FF)

MC1_LATCHMD_N_10 MISCS_MIC_IO_R 0 98 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_DFFMODE,FF)

MC1_LATCHMD_N_9 MISCS_MIC_IO_R 0 101 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_DFFMODE,FF)

MC1_LATCHMD_N_8 MISCS_MIC_IO_R 0 140 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_DFFMODE,FF)

MC1_LATCHMD_N_7 MISCS_MIC_IO_R 0 143 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_DFFMODE,FF)

MC1_LATCHMD_N_6 MISCS_MIC_IO_R 0 141 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_DFFMODE,FF)

MC1_LATCHMD_N_5 MISCS_MIC_IO_R 0 62 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_DFFMODE,FF)

MC1_LATCHMD_N_4 MISCS_MIC_IO_R 0 63 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_DFFMODE,FF)

MC1_LATCHMD_N_3 MISCS_MIC_IO_R 0 60 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_DFFMODE,FF)

MC1_LATCHMD_N_2 MISCS_MIC_IO_R 0 18 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_DFFMODE,FF)

MC1_LATCHMD_N_1 MISCS_MIC_IO_R 0 21 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_DFFMODE,FF)

MC1_LATCHMD_N_0 MISCS_MIC_IO_R 0 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_DFFMODE,FF)

MC1_ODDR_3 MISCS_MIC_IO_R 0 113 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.MODE,OUT)
E PROPERTY(IOL3.MODE,BI)

MC1_ODDR_2 MISCS_MIC_IO_R 0 126 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.MODE,OUT)
E PROPERTY(IOL2.MODE,BI)

MC1_ODDR_1 MISCS_MIC_IO_R 0 49 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.MODE,OUT)
E PROPERTY(IOL1.MODE,BI)

MC1_ODDR_0 MISCS_MIC_IO_R 0 32 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.MODE,OUT)
E PROPERTY(IOL0.MODE,BI)

MC1_ODFF_3 MISCS_MIC_IO_R 0 111 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.DO_DFFMODE,FF)
E PROPERTY(IOL3.DO_DFFMODE,LATCH)

MC1_ODFF_2 MISCS_MIC_IO_R 0 128 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.DO_DFFMODE,FF)
E PROPERTY(IOL2.DO_DFFMODE,LATCH)

MC1_ODFF_1 MISCS_MIC_IO_R 0 51 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.DO_DFFMODE,FF)
E PROPERTY(IOL1.DO_DFFMODE,LATCH)

MC1_ODFF_0 MISCS_MIC_IO_R 0 30 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.DO_DFFMODE,FF)
E PROPERTY(IOL0.DO_DFFMODE,LATCH)

MC1_ODIFF_3 MISCS_MIC_IO_R 0 106 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.IOTYPE,LVDS25_E)
B PROPERTY(IOL2.IOTYPE,RSDS_E)
C PROPERTY(IOL2.IOTYPE,BLVDS_E)
D PROPERTY(IOL2.IOTYPE,MLVDS_E)
E PROPERTY(IOL2.IOTYPE,LVPECL33_E)

MC1_ODIFF_1 MISCS_MIC_IO_R 0 52 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.IOTYPE,LVDS25_E)
B PROPERTY(IOL0.IOTYPE,RSDS_E)
C PROPERTY(IOL0.IOTYPE,BLVDS_E)
D PROPERTY(IOL0.IOTYPE,MLVDS_E)
E PROPERTY(IOL0.IOTYPE,LVPECL33_E)

MC1_OUTCE_EN_3 MISCS_MIC_IO_R 0 103 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCEMUX,1)

MC1_OUTCE_EN_2 MISCS_MIC_IO_R 0 136 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCEMUX,1)

MC1_OUTCE_EN_1 MISCS_MIC_IO_R 0 61 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCEMUX,1)

MC1_OUTCE_EN_0 MISCS_MIC_IO_R 0 22 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCEMUX,1)

MC1_OUTCLK_EN_3 MISCS_MIC_IO_R 0 114 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTCLKMUX,CLK)
B PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_EN_2 MISCS_MIC_IO_R 0 125 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTCLKMUX,CLK)
B PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_EN_1 MISCS_MIC_IO_R 0 44 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTCLKMUX,CLK)
B PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_EN_0 MISCS_MIC_IO_R 0 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTCLKMUX,CLK)
B PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTCLK_INV_3 MISCS_MIC_IO_R 0 116 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_INV_2 MISCS_MIC_IO_R 0 122 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_INV_1 MISCS_MIC_IO_R 0 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_INV_0 MISCS_MIC_IO_R 0 39 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTRST_EN_3 MISCS_MIC_IO_R 0 97 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTRSTMUX,RST)
B PROPERTY(IOL3.OUTRSTMUX,INV)

MC1_OUTRST_EN_2 MISCS_MIC_IO_R 0 142 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTRSTMUX,RST)
B PROPERTY(IOL2.OUTRSTMUX,INV)

MC1_OUTRST_EN_1 MISCS_MIC_IO_R 0 65 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTRSTMUX,RST)
B PROPERTY(IOL1.OUTRSTMUX,INV)

MC1_OUTRST_EN_0 MISCS_MIC_IO_R 0 19 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTRSTMUX,RST)
B PROPERTY(IOL0.OUTRSTMUX,INV)

MC1_RST_ASYN_3 MISCS_MIC_IO_R 0 86 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.SRMODE,ASYNC)

MC1_RST_ASYN_2 MISCS_MIC_IO_R 0 152 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.SRMODE,ASYNC)

MC1_RST_ASYN_1 MISCS_MIC_IO_R 0 72 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.SRMODE,ASYNC)

MC1_RST_ASYN_0 MISCS_MIC_IO_R 0 14 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.SRMODE,ASYNC)

MC1_TRI_3 MISCS_MIC_IO_R 0 107 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL3.MODE,IN)
B WIRE(PAD3_DI)
C WIRE(INCK_3)
D WIRE(PAD3_ITRUE)
E WIRE(PAD3_ICOMP)

MC1_TRI_2 MISCS_MIC_IO_R 0 135 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL2.MODE,IN)
B WIRE(PAD2_DI)
C WIRE(INCK_2)
D WIRE(PAD2_ITRUE)
E WIRE(PAD2_ICOMP)

MC1_TRI_1 MISCS_MIC_IO_R 0 54 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL1.MODE,IN)
B WIRE(PAD1_DI)
C WIRE(INCK_1)
D WIRE(PAD1_ITRUE)
E WIRE(PAD1_ICOMP)

MC1_TRI_0 MISCS_MIC_IO_R 0 26 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL0.MODE,IN)
B WIRE(PAD0_DI)
C WIRE(INCK_0)
D WIRE(PAD0_ITRUE)
E WIRE(PAD0_ICOMP)

MC1_TS_SET_3 MISCS_MIC_IO_R 0 90 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_REGSET,SET)

MC1_TS_SET_2 MISCS_MIC_IO_R 0 149 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_REGSET,SET)

MC1_TS_SET_1 MISCS_MIC_IO_R 0 68 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_REGSET,SET)

MC1_TS_SET_0 MISCS_MIC_IO_R 0 12 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_REGSET,SET)

MC1_TSDFF_3 MISCS_MIC_IO_R 0 105 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TO_DFFMODE,FF)
B PROPERTY(IOL3.TO_DFFMODE,LATCH)

MC1_TSDFF_2 MISCS_MIC_IO_R 0 134 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TO_DFFMODE,FF)
B PROPERTY(IOL2.TO_DFFMODE,LATCH)

MC1_TSDFF_1 MISCS_MIC_IO_R 0 70 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TO_DFFMODE,FF)
B PROPERTY(IOL1.TO_DFFMODE,LATCH)

MC1_TSDFF_0 MISCS_MIC_IO_R 0 24 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TO_DFFMODE,FF)
B PROPERTY(IOL0.TO_DFFMODE,LATCH)

MC1_TSINV_3 MISCS_MIC_IO_R 0 100 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,INV)
B PROPERTY(IOL3.TSMUX,1)

MC1_TSINV_2 MISCS_MIC_IO_R 0 139 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,INV)
B PROPERTY(IOL2.TSMUX,1)

MC1_TSINV_1 MISCS_MIC_IO_R 0 58 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,INV)
B PROPERTY(IOL1.TSMUX,1)

MC1_TSINV_0 MISCS_MIC_IO_R 0 23 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,INV)
B PROPERTY(IOL0.TSMUX,1)

MC1_DEDCLKO_EN_3 MISCS_MIC_IO_R 0 96 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_2 MISCS_MIC_IO_R 0 132 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_1 MISCS_MIC_IO_R 0 53 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_0 MISCS_MIC_IO_R 0 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DEDCLK,ENABLE)

MC12_CLAMP_3 MISCS_MIC_IO_R 1 99 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PCICLAMP,ON)
B PROPERTY(IOL3.IOTYPE,PCI33)

MC12_CLAMP_2 MISCS_MIC_IO_R 1 140 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PCICLAMP,ON)
B PROPERTY(IOL2.IOTYPE,PCI33)

MC12_CLAMP_1 MISCS_MIC_IO_R 1 63 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PCICLAMP,ON)
B PROPERTY(IOL1.IOTYPE,PCI33)

MC12_CLAMP_0 MISCS_MIC_IO_R 1 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PCICLAMP,ON)
B PROPERTY(IOL0.IOTYPE,PCI33)

MC12_ENIND_3 MISCS_MIC_IO_R 1 97 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL3.IOTYPE,LVDS25)

MC12_ENIND_2 MISCS_MIC_IO_R 1 135 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENIND_1 MISCS_MIC_IO_R 1 64 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL1.IOTYPE,LVDS25)

MC12_ENIND_0 MISCS_MIC_IO_R 1 19 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENINR_3 MISCS_MIC_IO_R 1 101 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.MODE,IN)
D PROPERTY(IOL3.MODE,BI)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,SSTL15_I)
G PROPERTY(IOL3.IOTYPE,SSTL15_II)
H PROPERTY(IOL3.IOTYPE,SSTL18_I)
I PROPERTY(IOL3.IOTYPE,SSTL18_II)
J PROPERTY(IOL3.IOTYPE,SSTL25_I)
K PROPERTY(IOL3.IOTYPE,SSTL25_II)
L PROPERTY(IOL3.IOTYPE,SSTL33_I)
M PROPERTY(IOL3.IOTYPE,SSTL33_II)
N PROPERTY(IOL3.IOTYPE,HSTL15_I)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_ENINR_2 MISCS_MIC_IO_R 1 138 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.MODE,IN)
D PROPERTY(IOL2.MODE,BI)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,SSTL15_I)
G PROPERTY(IOL2.IOTYPE,SSTL15_II)
H PROPERTY(IOL2.IOTYPE,SSTL18_I)
I PROPERTY(IOL2.IOTYPE,SSTL18_II)
J PROPERTY(IOL2.IOTYPE,SSTL25_I)
K PROPERTY(IOL2.IOTYPE,SSTL25_II)
L PROPERTY(IOL2.IOTYPE,SSTL33_I)
M PROPERTY(IOL2.IOTYPE,SSTL33_II)
N PROPERTY(IOL2.IOTYPE,HSTL15_I)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_ENINR_1 MISCS_MIC_IO_R 1 61 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.MODE,IN)
D PROPERTY(IOL1.MODE,BI)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,SSTL15_I)
G PROPERTY(IOL1.IOTYPE,SSTL15_II)
H PROPERTY(IOL1.IOTYPE,SSTL18_I)
I PROPERTY(IOL1.IOTYPE,SSTL18_II)
J PROPERTY(IOL1.IOTYPE,SSTL25_I)
K PROPERTY(IOL1.IOTYPE,SSTL25_II)
L PROPERTY(IOL1.IOTYPE,SSTL33_I)
M PROPERTY(IOL1.IOTYPE,SSTL33_II)
N PROPERTY(IOL1.IOTYPE,HSTL15_I)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_ENINR_0 MISCS_MIC_IO_R 1 23 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.MODE,IN)
D PROPERTY(IOL0.MODE,BI)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,SSTL15_I)
G PROPERTY(IOL0.IOTYPE,SSTL15_II)
H PROPERTY(IOL0.IOTYPE,SSTL18_I)
I PROPERTY(IOL0.IOTYPE,SSTL18_II)
J PROPERTY(IOL0.IOTYPE,SSTL25_I)
K PROPERTY(IOL0.IOTYPE,SSTL25_II)
L PROPERTY(IOL0.IOTYPE,SSTL33_I)
M PROPERTY(IOL0.IOTYPE,SSTL33_II)
N PROPERTY(IOL0.IOTYPE,HSTL15_I)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)

MC12_ENINS_N_3 MISCS_MIC_IO_R 1 103 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL3.IOTYPE,LVCMOS12)
B PROPERTY(IOL3.IOTYPE,LVCMOS15)
C PROPERTY(IOL3.MODE,OUT)
D PROPERTY(IOL3.DIFFRESISTOR,NONE)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,LVDS25_E)
G PROPERTY(IOL3.IOTYPE,SSTL33_I)
H PROPERTY(IOL3.IOTYPE,SSTL33_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,SSTL18_I)
L PROPERTY(IOL3.IOTYPE,SSTL18_II)
M PROPERTY(IOL3.IOTYPE,SSTL15_I)
N PROPERTY(IOL3.IOTYPE,SSTL15_II)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_I)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENINS_N_2 MISCS_MIC_IO_R 1 136 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL2.IOTYPE,LVCMOS12)
B PROPERTY(IOL2.IOTYPE,LVCMOS15)
C PROPERTY(IOL2.MODE,OUT)
D PROPERTY(IOL2.DIFFRESISTOR,NONE)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,LVDS25_E)
G PROPERTY(IOL2.IOTYPE,SSTL33_I)
H PROPERTY(IOL2.IOTYPE,SSTL33_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,SSTL18_I)
L PROPERTY(IOL2.IOTYPE,SSTL18_II)
M PROPERTY(IOL2.IOTYPE,SSTL15_I)
N PROPERTY(IOL2.IOTYPE,SSTL15_II)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_I)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENINS_N_1 MISCS_MIC_IO_R 1 58 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL1.IOTYPE,LVCMOS12)
B PROPERTY(IOL1.IOTYPE,LVCMOS15)
C PROPERTY(IOL1.MODE,OUT)
D PROPERTY(IOL1.DIFFRESISTOR,NONE)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,LVDS25_E)
G PROPERTY(IOL1.IOTYPE,SSTL33_I)
H PROPERTY(IOL1.IOTYPE,SSTL33_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,SSTL18_I)
L PROPERTY(IOL1.IOTYPE,SSTL18_II)
M PROPERTY(IOL1.IOTYPE,SSTL15_I)
N PROPERTY(IOL1.IOTYPE,SSTL15_II)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_I)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENINS_N_0 MISCS_MIC_IO_R 1 24 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL0.IOTYPE,LVCMOS12)
B PROPERTY(IOL0.IOTYPE,LVCMOS15)
C PROPERTY(IOL0.MODE,OUT)
D PROPERTY(IOL0.DIFFRESISTOR,NONE)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,LVDS25_E)
G PROPERTY(IOL0.IOTYPE,SSTL33_I)
H PROPERTY(IOL0.IOTYPE,SSTL33_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,SSTL18_I)
L PROPERTY(IOL0.IOTYPE,SSTL18_II)
M PROPERTY(IOL0.IOTYPE,SSTL15_I)
N PROPERTY(IOL0.IOTYPE,SSTL15_II)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_I)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENLVDS_2 MISCS_MIC_IO_R 1 148 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENLVDS_0 MISCS_MIC_IO_R 1 17 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENSNK_19 MISCS_MIC_IO_R 1 118 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_18 MISCS_MIC_IO_R 1 119 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.IOTYPE,LVCMOS25)
G PROPERTY(IOL3.IOTYPE,LVDS25_E)
H PROPERTY(IOL3.DRIVE,20)
I PROPERTY(IOL3.IOTYPE,LVCMOS18)
J PROPERTY(IOL3.DRIVE,12)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_II)
O PROPERTY(IOL3.IOTYPE,SSTL15_I)
P PROPERTY(IOL3.IOTYPE,SSTL15_II)
Q PROPERTY(IOL3.IOTYPE,HSTL18_II)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_17 MISCS_MIC_IO_R 1 90 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_II)
W PROPERTY(IOL3.IOTYPE,SSTL18_I)
X PROPERTY(IOL3.IOTYPE,SSTL18_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL15_I)
[ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_16 MISCS_MIC_IO_R 1 114 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS25)
H PROPERTY(IOL3.IOTYPE,LVDS25_E)
I PROPERTY(IOL3.DRIVE,16)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.DRIVE,4)
M PROPERTY(IOL3.IOTYPE,LVCMOS15)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.IOTYPE,LVCMOS12)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.DRIVE,4)
R PROPERTY(IOL3.IOTYPE,SSTL33_I)
S PROPERTY(IOL3.IOTYPE,SSTL25_I)
T PROPERTY(IOL3.IOTYPE,SSTL15_II)
U PROPERTY(IOL3.IOTYPE,HSTL18_II)
V PROPERTY(IOL3.IOTYPE,HSTL15_I)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_15 MISCS_MIC_IO_R 1 115 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,4)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.DRIVE,8)
N PROPERTY(IOL3.DRIVE,4)
O PROPERTY(IOL3.IOTYPE,LVCMOS18)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.IOTYPE,LVCMOS15)
R PROPERTY(IOL3.DRIVE,8)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,4)
U PROPERTY(IOL3.IOTYPE,SSTL33_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_I)
W PROPERTY(IOL3.IOTYPE,HSTL18_II)
X PROPERTY(IOL3.IOTYPE,HSTL15_I)
Y PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_14 MISCS_MIC_IO_R 1 120 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_13 MISCS_MIC_IO_R 1 123 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.IOTYPE,LVCMOS25)
G PROPERTY(IOL2.IOTYPE,LVDS25_E)
H PROPERTY(IOL2.DRIVE,20)
I PROPERTY(IOL2.IOTYPE,LVCMOS18)
J PROPERTY(IOL2.DRIVE,12)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_II)
O PROPERTY(IOL2.IOTYPE,SSTL15_I)
P PROPERTY(IOL2.IOTYPE,SSTL15_II)
Q PROPERTY(IOL2.IOTYPE,HSTL18_II)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_12 MISCS_MIC_IO_R 1 147 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_II)
W PROPERTY(IOL2.IOTYPE,SSTL18_I)
X PROPERTY(IOL2.IOTYPE,SSTL18_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL15_I)
[ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_11 MISCS_MIC_IO_R 1 124 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS25)
H PROPERTY(IOL2.IOTYPE,LVDS25_E)
I PROPERTY(IOL2.DRIVE,16)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.DRIVE,4)
M PROPERTY(IOL2.IOTYPE,LVCMOS15)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.IOTYPE,LVCMOS12)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.DRIVE,4)
R PROPERTY(IOL2.IOTYPE,SSTL33_I)
S PROPERTY(IOL2.IOTYPE,SSTL25_I)
T PROPERTY(IOL2.IOTYPE,SSTL15_II)
U PROPERTY(IOL2.IOTYPE,HSTL18_II)
V PROPERTY(IOL2.IOTYPE,HSTL15_I)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_10 MISCS_MIC_IO_R 1 127 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,4)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.DRIVE,8)
N PROPERTY(IOL2.DRIVE,4)
O PROPERTY(IOL2.IOTYPE,LVCMOS18)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.IOTYPE,LVCMOS15)
R PROPERTY(IOL2.DRIVE,8)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,4)
U PROPERTY(IOL2.IOTYPE,SSTL33_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_I)
W PROPERTY(IOL2.IOTYPE,HSTL18_II)
X PROPERTY(IOL2.IOTYPE,HSTL15_I)
Y PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_9 MISCS_MIC_IO_R 1 43 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_8 MISCS_MIC_IO_R 1 42 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.IOTYPE,LVCMOS25)
G PROPERTY(IOL1.IOTYPE,LVDS25_E)
H PROPERTY(IOL1.DRIVE,20)
I PROPERTY(IOL1.IOTYPE,LVCMOS18)
J PROPERTY(IOL1.DRIVE,12)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_II)
O PROPERTY(IOL1.IOTYPE,SSTL15_I)
P PROPERTY(IOL1.IOTYPE,SSTL15_II)
Q PROPERTY(IOL1.IOTYPE,HSTL18_II)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_7 MISCS_MIC_IO_R 1 68 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_II)
W PROPERTY(IOL1.IOTYPE,SSTL18_I)
X PROPERTY(IOL1.IOTYPE,SSTL18_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL15_I)
[ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_6 MISCS_MIC_IO_R 1 47 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS25)
H PROPERTY(IOL1.IOTYPE,LVDS25_E)
I PROPERTY(IOL1.DRIVE,16)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.DRIVE,4)
M PROPERTY(IOL1.IOTYPE,LVCMOS15)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.IOTYPE,LVCMOS12)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.DRIVE,4)
R PROPERTY(IOL1.IOTYPE,SSTL33_I)
S PROPERTY(IOL1.IOTYPE,SSTL25_I)
T PROPERTY(IOL1.IOTYPE,SSTL15_II)
U PROPERTY(IOL1.IOTYPE,HSTL18_II)
V PROPERTY(IOL1.IOTYPE,HSTL15_I)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_5 MISCS_MIC_IO_R 1 46 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,4)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.DRIVE,8)
N PROPERTY(IOL1.DRIVE,4)
O PROPERTY(IOL1.IOTYPE,LVCMOS18)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.IOTYPE,LVCMOS15)
R PROPERTY(IOL1.DRIVE,8)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,4)
U PROPERTY(IOL1.IOTYPE,SSTL33_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_I)
W PROPERTY(IOL1.IOTYPE,HSTL18_II)
X PROPERTY(IOL1.IOTYPE,HSTL15_I)
Y PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_4 MISCS_MIC_IO_R 1 41 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_3 MISCS_MIC_IO_R 1 38 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.IOTYPE,LVCMOS25)
G PROPERTY(IOL0.IOTYPE,LVDS25_E)
H PROPERTY(IOL0.DRIVE,20)
I PROPERTY(IOL0.IOTYPE,LVCMOS18)
J PROPERTY(IOL0.DRIVE,12)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_II)
O PROPERTY(IOL0.IOTYPE,SSTL15_I)
P PROPERTY(IOL0.IOTYPE,SSTL15_II)
Q PROPERTY(IOL0.IOTYPE,HSTL18_II)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_2 MISCS_MIC_IO_R 1 12 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_II)
W PROPERTY(IOL0.IOTYPE,SSTL18_I)
X PROPERTY(IOL0.IOTYPE,SSTL18_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL15_I)
[ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_1 MISCS_MIC_IO_R 1 37 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS25)
H PROPERTY(IOL0.IOTYPE,LVDS25_E)
I PROPERTY(IOL0.DRIVE,16)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.DRIVE,4)
M PROPERTY(IOL0.IOTYPE,LVCMOS15)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.IOTYPE,LVCMOS12)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.DRIVE,4)
R PROPERTY(IOL0.IOTYPE,SSTL33_I)
S PROPERTY(IOL0.IOTYPE,SSTL25_I)
T PROPERTY(IOL0.IOTYPE,SSTL15_II)
U PROPERTY(IOL0.IOTYPE,HSTL18_II)
V PROPERTY(IOL0.IOTYPE,HSTL15_I)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_0 MISCS_MIC_IO_R 1 34 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,4)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.DRIVE,8)
N PROPERTY(IOL0.DRIVE,4)
O PROPERTY(IOL0.IOTYPE,LVCMOS18)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.IOTYPE,LVCMOS15)
R PROPERTY(IOL0.DRIVE,8)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,4)
U PROPERTY(IOL0.IOTYPE,SSTL33_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_I)
W PROPERTY(IOL0.IOTYPE,HSTL18_II)
X PROPERTY(IOL0.IOTYPE,HSTL15_I)
Y PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_19 MISCS_MIC_IO_R 1 105 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_18 MISCS_MIC_IO_R 1 106 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,8)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.IOTYPE,LVCMOS12)
S PROPERTY(IOL3.DRIVE,8)
T PROPERTY(IOL3.IOTYPE,SSTL33_II)
U PROPERTY(IOL3.IOTYPE,SSTL25_II)
V PROPERTY(IOL3.IOTYPE,SSTL18_II)
W PROPERTY(IOL3.IOTYPE,SSTL15_I)
X PROPERTY(IOL3.IOTYPE,SSTL15_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL18_II)
[ PROPERTY(IOL3.IOTYPE,HSTL15_I)
\ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_17 MISCS_MIC_IO_R 1 92 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,24)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_I)
W PROPERTY(IOL3.IOTYPE,SSTL25_I)
X PROPERTY(IOL3.IOTYPE,SSTL25_II)
Y PROPERTY(IOL3.IOTYPE,SSTL18_I)
Z PROPERTY(IOL3.IOTYPE,SSTL18_II)
[ PROPERTY(IOL3.IOTYPE,SSTL15_I)
\ PROPERTY(IOL3.IOTYPE,SSTL15_II)
] PROPERTY(IOL3.IOTYPE,HSTL18_II)
^ PROPERTY(IOL3.IOTYPE,HSTL15_I)
_ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_16 MISCS_MIC_IO_R 1 93 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,4)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,16)
M PROPERTY(IOL3.DRIVE,4)
N PROPERTY(IOL3.IOTYPE,LVCMOS15)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS12)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,SSTL18_I)
T PROPERTY(IOL3.IOTYPE,SSTL18_II)
U PROPERTY(IOL3.IOTYPE,SSTL15_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_II)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_15 MISCS_MIC_IO_R 1 100 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS25)
D PROPERTY(IOL3.IOTYPE,LVDS25_E)
E PROPERTY(IOL3.DRIVE,16)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS18)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.DRIVE,4)
L PROPERTY(IOL3.IOTYPE,SSTL18_I)
M PROPERTY(IOL3.IOTYPE,SSTL18_II)
N PROPERTY(IOL3.IOTYPE,SSTL15_I)
O PROPERTY(IOL3.IOTYPE,SSTL15_II)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_14 MISCS_MIC_IO_R 1 134 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_13 MISCS_MIC_IO_R 1 130 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,8)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.IOTYPE,LVCMOS12)
S PROPERTY(IOL2.DRIVE,8)
T PROPERTY(IOL2.IOTYPE,SSTL33_II)
U PROPERTY(IOL2.IOTYPE,SSTL25_II)
V PROPERTY(IOL2.IOTYPE,SSTL18_II)
W PROPERTY(IOL2.IOTYPE,SSTL15_I)
X PROPERTY(IOL2.IOTYPE,SSTL15_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL18_II)
[ PROPERTY(IOL2.IOTYPE,HSTL15_I)
\ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_12 MISCS_MIC_IO_R 1 144 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,24)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_I)
W PROPERTY(IOL2.IOTYPE,SSTL25_I)
X PROPERTY(IOL2.IOTYPE,SSTL25_II)
Y PROPERTY(IOL2.IOTYPE,SSTL18_I)
Z PROPERTY(IOL2.IOTYPE,SSTL18_II)
[ PROPERTY(IOL2.IOTYPE,SSTL15_I)
\ PROPERTY(IOL2.IOTYPE,SSTL15_II)
] PROPERTY(IOL2.IOTYPE,HSTL18_II)
^ PROPERTY(IOL2.IOTYPE,HSTL15_I)
_ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_11 MISCS_MIC_IO_R 1 146 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,4)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,16)
M PROPERTY(IOL2.DRIVE,4)
N PROPERTY(IOL2.IOTYPE,LVCMOS15)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS12)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,SSTL18_I)
T PROPERTY(IOL2.IOTYPE,SSTL18_II)
U PROPERTY(IOL2.IOTYPE,SSTL15_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_II)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_10 MISCS_MIC_IO_R 1 139 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS25)
D PROPERTY(IOL2.IOTYPE,LVDS25_E)
E PROPERTY(IOL2.DRIVE,16)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS18)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.DRIVE,4)
L PROPERTY(IOL2.IOTYPE,SSTL18_I)
M PROPERTY(IOL2.IOTYPE,SSTL18_II)
N PROPERTY(IOL2.IOTYPE,SSTL15_I)
O PROPERTY(IOL2.IOTYPE,SSTL15_II)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_9 MISCS_MIC_IO_R 1 56 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_8 MISCS_MIC_IO_R 1 51 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,8)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.IOTYPE,LVCMOS12)
S PROPERTY(IOL1.DRIVE,8)
T PROPERTY(IOL1.IOTYPE,SSTL33_II)
U PROPERTY(IOL1.IOTYPE,SSTL25_II)
V PROPERTY(IOL1.IOTYPE,SSTL18_II)
W PROPERTY(IOL1.IOTYPE,SSTL15_I)
X PROPERTY(IOL1.IOTYPE,SSTL15_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL18_II)
[ PROPERTY(IOL1.IOTYPE,HSTL15_I)
\ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_7 MISCS_MIC_IO_R 1 66 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,24)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_I)
W PROPERTY(IOL1.IOTYPE,SSTL25_I)
X PROPERTY(IOL1.IOTYPE,SSTL25_II)
Y PROPERTY(IOL1.IOTYPE,SSTL18_I)
Z PROPERTY(IOL1.IOTYPE,SSTL18_II)
[ PROPERTY(IOL1.IOTYPE,SSTL15_I)
\ PROPERTY(IOL1.IOTYPE,SSTL15_II)
] PROPERTY(IOL1.IOTYPE,HSTL18_II)
^ PROPERTY(IOL1.IOTYPE,HSTL15_I)
_ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_6 MISCS_MIC_IO_R 1 69 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,4)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,16)
M PROPERTY(IOL1.DRIVE,4)
N PROPERTY(IOL1.IOTYPE,LVCMOS15)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS12)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,SSTL18_I)
T PROPERTY(IOL1.IOTYPE,SSTL18_II)
U PROPERTY(IOL1.IOTYPE,SSTL15_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_II)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_5 MISCS_MIC_IO_R 1 50 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS25)
D PROPERTY(IOL1.IOTYPE,LVDS25_E)
E PROPERTY(IOL1.DRIVE,16)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS18)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.DRIVE,4)
L PROPERTY(IOL1.IOTYPE,SSTL18_I)
M PROPERTY(IOL1.IOTYPE,SSTL18_II)
N PROPERTY(IOL1.IOTYPE,SSTL15_I)
O PROPERTY(IOL1.IOTYPE,SSTL15_II)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_4 MISCS_MIC_IO_R 1 27 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_3 MISCS_MIC_IO_R 1 22 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,8)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.IOTYPE,LVCMOS12)
S PROPERTY(IOL0.DRIVE,8)
T PROPERTY(IOL0.IOTYPE,SSTL33_II)
U PROPERTY(IOL0.IOTYPE,SSTL25_II)
V PROPERTY(IOL0.IOTYPE,SSTL18_II)
W PROPERTY(IOL0.IOTYPE,SSTL15_I)
X PROPERTY(IOL0.IOTYPE,SSTL15_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL18_II)
[ PROPERTY(IOL0.IOTYPE,HSTL15_I)
\ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_2 MISCS_MIC_IO_R 1 14 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,24)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_I)
W PROPERTY(IOL0.IOTYPE,SSTL25_I)
X PROPERTY(IOL0.IOTYPE,SSTL25_II)
Y PROPERTY(IOL0.IOTYPE,SSTL18_I)
Z PROPERTY(IOL0.IOTYPE,SSTL18_II)
[ PROPERTY(IOL0.IOTYPE,SSTL15_I)
\ PROPERTY(IOL0.IOTYPE,SSTL15_II)
] PROPERTY(IOL0.IOTYPE,HSTL18_II)
^ PROPERTY(IOL0.IOTYPE,HSTL15_I)
_ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_1 MISCS_MIC_IO_R 1 15 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,4)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,16)
M PROPERTY(IOL0.DRIVE,4)
N PROPERTY(IOL0.IOTYPE,LVCMOS15)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS12)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,SSTL18_I)
T PROPERTY(IOL0.IOTYPE,SSTL18_II)
U PROPERTY(IOL0.IOTYPE,SSTL15_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_II)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_0 MISCS_MIC_IO_R 1 30 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS25)
D PROPERTY(IOL0.IOTYPE,LVDS25_E)
E PROPERTY(IOL0.DRIVE,16)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS18)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.DRIVE,4)
L PROPERTY(IOL0.IOTYPE,SSTL18_I)
M PROPERTY(IOL0.IOTYPE,SSTL18_II)
N PROPERTY(IOL0.IOTYPE,SSTL15_I)
O PROPERTY(IOL0.IOTYPE,SSTL15_II)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENVR_7 MISCS_MIC_IO_R 1 107 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF2)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_6 MISCS_MIC_IO_R 1 104 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF1)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_5 MISCS_MIC_IO_R 1 133 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF2)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_4 MISCS_MIC_IO_R 1 132 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF1)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_3 MISCS_MIC_IO_R 1 60 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF2)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_2 MISCS_MIC_IO_R 1 53 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF1)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_1 MISCS_MIC_IO_R 1 31 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF2)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_ENVR_0 MISCS_MIC_IO_R 1 20 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF1)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_H2L_7 MISCS_MIC_IO_R 1 95 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,L2H)
B PROPERTY(IOL3.HYSTERESIS,HIGH)
C PROPERTY(IOL3.HYSTERESIS,UD1)
D PROPERTY(IOL3.HYSTERESIS,UD2)
E PROPERTY(IOL3.HYSTERESIS,UD3)

MC12_H2L_6 MISCS_MIC_IO_R 1 94 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,NA)
B PROPERTY(IOL3.HYSTERESIS,H2L)
C PROPERTY(IOL3.HYSTERESIS,OD1)
D PROPERTY(IOL3.HYSTERESIS,OD2)
E PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_H2L_5 MISCS_MIC_IO_R 1 143 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,L2H)
B PROPERTY(IOL2.HYSTERESIS,HIGH)
C PROPERTY(IOL2.HYSTERESIS,UD1)
D PROPERTY(IOL2.HYSTERESIS,UD2)
E PROPERTY(IOL2.HYSTERESIS,UD3)

MC12_H2L_4 MISCS_MIC_IO_R 1 145 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,NA)
B PROPERTY(IOL2.HYSTERESIS,H2L)
C PROPERTY(IOL2.HYSTERESIS,OD1)
D PROPERTY(IOL2.HYSTERESIS,OD2)
E PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_H2L_3 MISCS_MIC_IO_R 1 57 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,L2H)
B PROPERTY(IOL1.HYSTERESIS,HIGH)
C PROPERTY(IOL1.HYSTERESIS,UD1)
D PROPERTY(IOL1.HYSTERESIS,UD2)
E PROPERTY(IOL1.HYSTERESIS,UD3)

MC12_H2L_2 MISCS_MIC_IO_R 1 67 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,NA)
B PROPERTY(IOL1.HYSTERESIS,H2L)
C PROPERTY(IOL1.HYSTERESIS,OD1)
D PROPERTY(IOL1.HYSTERESIS,OD2)
E PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_H2L_1 MISCS_MIC_IO_R 1 29 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,L2H)
B PROPERTY(IOL0.HYSTERESIS,HIGH)
C PROPERTY(IOL0.HYSTERESIS,UD1)
D PROPERTY(IOL0.HYSTERESIS,UD2)
E PROPERTY(IOL0.HYSTERESIS,UD3)

MC12_H2L_0 MISCS_MIC_IO_R 1 16 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,NA)
B PROPERTY(IOL0.HYSTERESIS,H2L)
C PROPERTY(IOL0.HYSTERESIS,OD1)
D PROPERTY(IOL0.HYSTERESIS,OD2)
E PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_7 MISCS_MIC_IO_R 1 88 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD2)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_6 MISCS_MIC_IO_R 1 89 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD1)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_5 MISCS_MIC_IO_R 1 151 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD2)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_4 MISCS_MIC_IO_R 1 150 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD1)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_3 MISCS_MIC_IO_R 1 70 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD2)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_2 MISCS_MIC_IO_R 1 73 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD1)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_1 MISCS_MIC_IO_R 1 10 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD2)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_0 MISCS_MIC_IO_R 1 11 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD1)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_PWRGURD_EN_3 MISCS_MIC_IO_R 1 98 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_2 MISCS_MIC_IO_R 1 141 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_1 MISCS_MIC_IO_R 1 62 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_0 MISCS_MIC_IO_R 1 21 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDIFF_3 MISCS_MIC_IO_R 1 102 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL3.DIFFRESISTOR,130)
B PROPERTY(IOL3.DIFFRESISTOR,120)
C PROPERTY(IOL3.DIFFRESISTOR,110)
D PROPERTY(IOL3.DIFFRESISTOR,100)
E PROPERTY(IOL3.DIFFRESISTOR,90)
F PROPERTY(IOL3.DIFFRESISTOR,80)
G PROPERTY(IOL3.DIFFRESISTOR,70)
H PROPERTY(IOL3.DIFFRESISTOR,60)

MC12_RDIFF_2 MISCS_MIC_IO_R 1 137 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL2.DIFFRESISTOR,130)
B PROPERTY(IOL2.DIFFRESISTOR,120)
C PROPERTY(IOL2.DIFFRESISTOR,110)
D PROPERTY(IOL2.DIFFRESISTOR,100)
E PROPERTY(IOL2.DIFFRESISTOR,90)
F PROPERTY(IOL2.DIFFRESISTOR,80)
G PROPERTY(IOL2.DIFFRESISTOR,70)
H PROPERTY(IOL2.DIFFRESISTOR,60)

MC12_RDIFF_1 MISCS_MIC_IO_R 1 59 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL1.DIFFRESISTOR,130)
B PROPERTY(IOL1.DIFFRESISTOR,120)
C PROPERTY(IOL1.DIFFRESISTOR,110)
D PROPERTY(IOL1.DIFFRESISTOR,100)
E PROPERTY(IOL1.DIFFRESISTOR,90)
F PROPERTY(IOL1.DIFFRESISTOR,80)
G PROPERTY(IOL1.DIFFRESISTOR,70)
H PROPERTY(IOL1.DIFFRESISTOR,60)

MC12_RDIFF_0 MISCS_MIC_IO_R 1 25 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL0.DIFFRESISTOR,130)
B PROPERTY(IOL0.DIFFRESISTOR,120)
C PROPERTY(IOL0.DIFFRESISTOR,110)
D PROPERTY(IOL0.DIFFRESISTOR,100)
E PROPERTY(IOL0.DIFFRESISTOR,90)
F PROPERTY(IOL0.DIFFRESISTOR,80)
G PROPERTY(IOL0.DIFFRESISTOR,70)
H PROPERTY(IOL0.DIFFRESISTOR,60)

MC12_SLEW_7 MISCS_MIC_IO_R 1 116 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.IOTYPE,LVCMOS15)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,MED)
O PROPERTY(IOL3.SLEWRATE,FAST)
P PROPERTY(IOL3.IOTYPE,LVDS25_E)
Q PROPERTY(IOL3.IOTYPE,LVCMOS25)
R PROPERTY(IOL3.IOTYPE,LVCMOS33)
S PROPERTY(IOL3.SLEWRATE,FAST)

MC12_SLEW_6 MISCS_MIC_IO_R 1 117 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.IOTYPE,LVCMOS15)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.SLEWRATE,FAST)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,SLOW)
O PROPERTY(IOL3.IOTYPE,LVDS25_E)
P PROPERTY(IOL3.IOTYPE,LVCMOS25)
Q PROPERTY(IOL3.IOTYPE,LVCMOS33)
R PROPERTY(IOL3.SLEWRATE,MED)

MC12_SLEW_5 MISCS_MIC_IO_R 1 122 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.IOTYPE,LVCMOS15)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,MED)
O PROPERTY(IOL2.SLEWRATE,FAST)
P PROPERTY(IOL2.IOTYPE,LVDS25_E)
Q PROPERTY(IOL2.IOTYPE,LVCMOS25)
R PROPERTY(IOL2.IOTYPE,LVCMOS33)
S PROPERTY(IOL2.SLEWRATE,FAST)

MC12_SLEW_4 MISCS_MIC_IO_R 1 125 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.IOTYPE,LVCMOS15)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.SLEWRATE,FAST)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,SLOW)
O PROPERTY(IOL2.IOTYPE,LVDS25_E)
P PROPERTY(IOL2.IOTYPE,LVCMOS25)
Q PROPERTY(IOL2.IOTYPE,LVCMOS33)
R PROPERTY(IOL2.SLEWRATE,MED)

MC12_SLEW_3 MISCS_MIC_IO_R 1 45 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.IOTYPE,LVCMOS15)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,MED)
O PROPERTY(IOL1.SLEWRATE,FAST)
P PROPERTY(IOL1.IOTYPE,LVDS25_E)
Q PROPERTY(IOL1.IOTYPE,LVCMOS25)
R PROPERTY(IOL1.IOTYPE,LVCMOS33)
S PROPERTY(IOL1.SLEWRATE,FAST)

MC12_SLEW_2 MISCS_MIC_IO_R 1 44 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.IOTYPE,LVCMOS15)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.SLEWRATE,FAST)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,SLOW)
O PROPERTY(IOL1.IOTYPE,LVDS25_E)
P PROPERTY(IOL1.IOTYPE,LVCMOS25)
Q PROPERTY(IOL1.IOTYPE,LVCMOS33)
R PROPERTY(IOL1.SLEWRATE,MED)

MC12_SLEW_1 MISCS_MIC_IO_R 1 39 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.IOTYPE,LVCMOS15)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,MED)
O PROPERTY(IOL0.SLEWRATE,FAST)
P PROPERTY(IOL0.IOTYPE,LVDS25_E)
Q PROPERTY(IOL0.IOTYPE,LVCMOS25)
R PROPERTY(IOL0.IOTYPE,LVCMOS33)
S PROPERTY(IOL0.SLEWRATE,FAST)

MC12_SLEW_0 MISCS_MIC_IO_R 1 36 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.IOTYPE,LVCMOS15)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.SLEWRATE,FAST)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,SLOW)
O PROPERTY(IOL0.IOTYPE,LVDS25_E)
P PROPERTY(IOL0.IOTYPE,LVCMOS25)
Q PROPERTY(IOL0.IOTYPE,LVCMOS33)
R PROPERTY(IOL0.SLEWRATE,MED)

MC12_USR_PD_3 MISCS_MIC_IO_R 1 109 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.PULLMODE,PULLDOWN)
C PROPERTY(IOL3.PULLMODE,NONE)

MC12_USR_PD_2 MISCS_MIC_IO_R 1 131 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.PULLMODE,PULLDOWN)
C PROPERTY(IOL2.PULLMODE,NONE)

MC12_USR_PD_1 MISCS_MIC_IO_R 1 52 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.PULLMODE,PULLDOWN)
C PROPERTY(IOL1.PULLMODE,NONE)

MC12_USR_PD_0 MISCS_MIC_IO_R 1 28 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.PULLMODE,PULLDOWN)
C PROPERTY(IOL0.PULLMODE,NONE)

MC12_USR_PU_N_3 MISCS_MIC_IO_R 1 111 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PULLMODE,PULLDOWN)
B PROPERTY(IOL3.PULLMODE,KEEPER)

MC12_USR_PU_N_2 MISCS_MIC_IO_R 1 128 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PULLMODE,PULLDOWN)
B PROPERTY(IOL2.PULLMODE,KEEPER)

MC12_USR_PU_N_1 MISCS_MIC_IO_R 1 48 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PULLMODE,PULLDOWN)
B PROPERTY(IOL1.PULLMODE,KEEPER)

MC12_USR_PU_N_0 MISCS_MIC_IO_R 1 33 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PULLMODE,PULLDOWN)
B PROPERTY(IOL0.PULLMODE,KEEPER)

MC12_VRDRV_7 MISCS_MIC_IO_R 1 96 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_6 MISCS_MIC_IO_R 1 91 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_5 MISCS_MIC_IO_R 1 142 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_4 MISCS_MIC_IO_R 1 149 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_3 MISCS_MIC_IO_R 1 65 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_2 MISCS_MIC_IO_R 1 71 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_1 MISCS_MIC_IO_R 1 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_0 MISCS_MIC_IO_R 1 13 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)


iol_quad_t 0 0 260
TOP.XI320.MCUNUSED_W11B2 PIB 11 30 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,INV)
B PROPERTY(IOL3.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,INV)
B PROPERTY(IOL2.OUTRSTMUX,INV)

TOP.XI321.MCUNUSED PIB 11 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,INV)
B PROPERTY(IOL1.OUTRSTMUX,INV)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,INV)
B PROPERTY(IOL0.OUTRSTMUX,INV)

TOP.XI321.MCS0 PIB 9 29 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCEMUX,INV)
B PROPERTY(IOL3.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCEMUX,INV)
B PROPERTY(IOL2.OUTCEMUX,INV)

TOP.XI321.MCS1 PIB 5 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCEMUX,INV)
B PROPERTY(IOL1.OUTCEMUX,INV)

TOP.XI321.MCS0 PIB 9 29 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCEMUX,INV)
B PROPERTY(IOL0.OUTCEMUX,INV)

TOP.XI374.MC13 PIB 22 53 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,0)
B PROPERTY(IOL3.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,0)
B PROPERTY(IOL2.TSMUX,1)

TOP.XI386.MC03 PIB 21 5 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI386.MC09 PIB 24 3 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,0)
B PROPERTY(IOL1.TSMUX,1)

TOP.XI374.MC13 PIB 22 53 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

TOP.XI374.MC19 PIB 25 53 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,0)
B PROPERTY(IOL0.TSMUX,1)

MC1_CLK_SRC_7 MISCS_MIC_IO_T 0 47 1 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_6 MISCS_MIC_IO_T 0 43 1 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD3_CLK,IOCLK1_CLKO)
B ARCVAL(PAD3_CLK,CLK_S0)
C ARCVAL(PAD3_CLK,CLK_S1)

MC1_CLK_SRC_5 MISCS_MIC_IO_T 2 36 1 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_4 MISCS_MIC_IO_T 2 40 1 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD2_CLK,IOCLK1_CLKO)
B ARCVAL(PAD2_CLK,CLK_S0)
C ARCVAL(PAD2_CLK,CLK_S1)

MC1_CLK_SRC_3 MISCS_MIC_IO_T 1 31 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_2 MISCS_MIC_IO_T 1 35 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD1_CLK,IOCLK1_CLKO)
B ARCVAL(PAD1_CLK,CLK_S0)
C ARCVAL(PAD1_CLK,CLK_S1)

MC1_CLK_SRC_1 MISCS_MIC_IO_T 0 35 0 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,IOCLK0_CLKO)

MC1_CLK_SRC_0 MISCS_MIC_IO_T 0 31 0 0 1 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(PAD0_CLK,IOCLK1_CLKO)
B ARCVAL(PAD0_CLK,CLK_S0)
C ARCVAL(PAD0_CLK,CLK_S1)

MC1_DIS_GSR_3 MISCS_MIC_IO_T 3 35 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.GSR,DISABLE)

MC1_DIS_GSR_2 MISCS_MIC_IO_T 1 31 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.GSR,DISABLE)

MC1_DIS_GSR_1 MISCS_MIC_IO_T 2 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.GSR,DISABLE)

MC1_DIS_GSR_0 MISCS_MIC_IO_T 0 34 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.GSR,DISABLE)

MC1_DO_SET_3 MISCS_MIC_IO_T 0 28 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_REGSET,SET)

MC1_DO_SET_2 MISCS_MIC_IO_T 1 30 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_REGSET,SET)

MC1_DO_SET_1 MISCS_MIC_IO_T 1 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_REGSET,SET)

MC1_DO_SET_0 MISCS_MIC_IO_T 0 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_REGSET,SET)

MC1_IDDR_3 MISCS_MIC_IO_T 3 34 1 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL3.IDDRMODE,ON)
B PROPERTY(IOL3.MODE,IN)
C PROPERTY(IOL3.MODE,BI)

MC1_IDDR_2 MISCS_MIC_IO_T 2 28 1 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL2.IDDRMODE,ON)
B PROPERTY(IOL2.MODE,IN)
C PROPERTY(IOL2.MODE,BI)

MC1_IDDR_1 MISCS_MIC_IO_T 3 34 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL1.IDDRMODE,ON)
B PROPERTY(IOL1.MODE,IN)
C PROPERTY(IOL1.MODE,BI)

MC1_IDDR_0 MISCS_MIC_IO_T 3 29 0 0 0 1 0 7 5 3
A
*
(
B
+
C
)

A
B
C
+
*

A PROPERTY(IOL0.IDDRMODE,ON)
B PROPERTY(IOL0.MODE,IN)
C PROPERTY(IOL0.MODE,BI)

MC1_IN_SET_3 MISCS_MIC_IO_T 0 30 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_REGSET,SET)

MC1_IN_SET_2 MISCS_MIC_IO_T 1 28 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_REGSET,SET)

MC1_IN_SET_1 MISCS_MIC_IO_T 2 40 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_REGSET,SET)

MC1_IN_SET_0 MISCS_MIC_IO_T 0 43 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_REGSET,SET)

MC1_INCE_EN_3 MISCS_MIC_IO_T 0 23 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCEMUX,1)

MC1_INCE_EN_2 MISCS_MIC_IO_T 0 22 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCEMUX,1)

MC1_INCE_EN_1 MISCS_MIC_IO_T 1 36 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCEMUX,1)

MC1_INCE_EN_0 MISCS_MIC_IO_T 0 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCEMUX,1)

MC1_INCLK_EN_3 MISCS_MIC_IO_T 3 32 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INCLKMUX,CLK)
B PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_EN_2 MISCS_MIC_IO_T 2 32 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INCLKMUX,CLK)
B PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_EN_1 MISCS_MIC_IO_T 2 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INCLKMUX,CLK)
B PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_EN_0 MISCS_MIC_IO_T 3 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INCLKMUX,CLK)
B PROPERTY(IOL0.INCLKMUX,INV)

MC1_INCLK_INV_3 MISCS_MIC_IO_T 3 26 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INCLKMUX,INV)

MC1_INCLK_INV_2 MISCS_MIC_IO_T 1 27 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INCLKMUX,INV)

MC1_INCLK_INV_1 MISCS_MIC_IO_T 2 33 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INCLKMUX,INV)

MC1_INCLK_INV_0 MISCS_MIC_IO_T 0 38 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INCLKMUX,INV)

MC1_INDLY_EN_3 MISCS_MIC_IO_T 0 42 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.INDELMUX,FIXDEL)

MC1_INDLY_EN_2 MISCS_MIC_IO_T 2 39 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.INDELMUX,FIXDEL)

MC1_INDLY_EN_1 MISCS_MIC_IO_T 2 34 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.INDELMUX,FIXDEL)

MC1_INDLY_EN_0 MISCS_MIC_IO_T 0 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.INDELMUX,FIXDEL)

MC1_INDLY_SEL_19 MISCS_MIC_IO_T 0 46 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,4)

MC1_INDLY_SEL_18 MISCS_MIC_IO_T 0 44 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,3)

MC1_INDLY_SEL_17 MISCS_MIC_IO_T 3 33 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,2)

MC1_INDLY_SEL_16 MISCS_MIC_IO_T 3 29 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,1)

MC1_INDLY_SEL_15 MISCS_MIC_IO_T 0 45 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL3,INDEL,0)

MC1_INDLY_SEL_14 MISCS_MIC_IO_T 2 37 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,4)

MC1_INDLY_SEL_13 MISCS_MIC_IO_T 2 38 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,3)

MC1_INDLY_SEL_12 MISCS_MIC_IO_T 1 33 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,2)

MC1_INDLY_SEL_11 MISCS_MIC_IO_T 1 24 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,1)

MC1_INDLY_SEL_10 MISCS_MIC_IO_T 1 36 1 0 0 1 0 1 1 1
A

A

A MEMORY(IOL2,INDEL,0)

MC1_INDLY_SEL_9 MISCS_MIC_IO_T 2 30 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,4)

MC1_INDLY_SEL_8 MISCS_MIC_IO_T 1 27 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,3)

MC1_INDLY_SEL_7 MISCS_MIC_IO_T 2 41 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,2)

MC1_INDLY_SEL_6 MISCS_MIC_IO_T 2 37 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,1)

MC1_INDLY_SEL_5 MISCS_MIC_IO_T 0 22 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL1,INDEL,0)

MC1_INDLY_SEL_4 MISCS_MIC_IO_T 0 28 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,4)

MC1_INDLY_SEL_3 MISCS_MIC_IO_T 0 39 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,3)

MC1_INDLY_SEL_2 MISCS_MIC_IO_T 3 37 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,2)

MC1_INDLY_SEL_1 MISCS_MIC_IO_T 0 46 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,1)

MC1_INDLY_SEL_0 MISCS_MIC_IO_T 0 23 0 0 0 1 0 1 1 1
A

A

A MEMORY(IOL0,INDEL,0)

MC1_INRST_EN_3 MISCS_MIC_IO_T 0 34 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.INRSTMUX,RST)
B PROPERTY(IOL3.INRSTMUX,INV)

MC1_INRST_EN_2 MISCS_MIC_IO_T 1 22 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.INRSTMUX,RST)
B PROPERTY(IOL2.INRSTMUX,INV)

MC1_INRST_EN_1 MISCS_MIC_IO_T 2 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.INRSTMUX,RST)
B PROPERTY(IOL1.INRSTMUX,INV)

MC1_INRST_EN_0 MISCS_MIC_IO_T 0 47 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.INRSTMUX,RST)
B PROPERTY(IOL0.INRSTMUX,INV)

MC1_ISE_EN_3 MISCS_MIC_IO_T 3 37 1 0 1 1 0 1 1 1
A

A

A WIRE(PAD3_DI)

MC1_ISE_EN_2 MISCS_MIC_IO_T 2 41 1 0 1 1 0 1 1 1
A

A

A WIRE(PAD2_DI)

MC1_ISE_EN_1 MISCS_MIC_IO_T 2 26 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD1_DI)

MC1_ISE_EN_0 MISCS_MIC_IO_T 0 32 0 0 1 1 0 1 1 1
A

A

A WIRE(PAD0_DI)

MC1_LATCHMD_N_11 MISCS_MIC_IO_T 0 32 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_DFFMODE,FF)

MC1_LATCHMD_N_10 MISCS_MIC_IO_T 0 36 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DO_DFFMODE,FF)

MC1_LATCHMD_N_9 MISCS_MIC_IO_T 0 40 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IN_DFFMODE,FF)

MC1_LATCHMD_N_8 MISCS_MIC_IO_T 1 26 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_DFFMODE,FF)

MC1_LATCHMD_N_7 MISCS_MIC_IO_T 1 23 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DO_DFFMODE,FF)

MC1_LATCHMD_N_6 MISCS_MIC_IO_T 2 23 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IN_DFFMODE,FF)

MC1_LATCHMD_N_5 MISCS_MIC_IO_T 1 33 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_DFFMODE,FF)

MC1_LATCHMD_N_4 MISCS_MIC_IO_T 1 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DO_DFFMODE,FF)

MC1_LATCHMD_N_3 MISCS_MIC_IO_T 1 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IN_DFFMODE,FF)

MC1_LATCHMD_N_2 MISCS_MIC_IO_T 0 33 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_DFFMODE,FF)

MC1_LATCHMD_N_1 MISCS_MIC_IO_T 0 37 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DO_DFFMODE,FF)

MC1_LATCHMD_N_0 MISCS_MIC_IO_T 0 41 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IN_DFFMODE,FF)

MC1_ODDR_3 MISCS_MIC_IO_T 2 27 1 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.MODE,OUT)
E PROPERTY(IOL3.MODE,BI)

MC1_ODDR_2 MISCS_MIC_IO_T 2 24 1 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.MODE,OUT)
E PROPERTY(IOL2.MODE,BI)

MC1_ODDR_1 MISCS_MIC_IO_T 3 30 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.MODE,OUT)
E PROPERTY(IOL1.MODE,BI)

MC1_ODDR_0 MISCS_MIC_IO_T 3 33 0 0 1 1 0 13 9 5
(
A
+
B
+
C
)
*
(
D
+
E
)

A
B
+
C
+
D
E
+
*

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.MODE,OUT)
E PROPERTY(IOL0.MODE,BI)

MC1_ODFF_3 MISCS_MIC_IO_T 2 25 1 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD3_OTRUE,PLL_CLKC0)
B PROPERTY(IOL3.CLKO,ENABLE)
C PROPERTY(IOL3.ODDRMODE,ON)
D PROPERTY(IOL3.DO_DFFMODE,FF)
E PROPERTY(IOL3.DO_DFFMODE,LATCH)

MC1_ODFF_2 MISCS_MIC_IO_T 2 26 1 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD2_OTRUE,PLL_CLKC0)
B PROPERTY(IOL2.CLKO,ENABLE)
C PROPERTY(IOL2.ODDRMODE,ON)
D PROPERTY(IOL2.DO_DFFMODE,FF)
E PROPERTY(IOL2.DO_DFFMODE,LATCH)

MC1_ODFF_1 MISCS_MIC_IO_T 3 32 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD1_OTRUE,PLL_CLKC0)
B PROPERTY(IOL1.CLKO,ENABLE)
C PROPERTY(IOL1.ODDRMODE,ON)
D PROPERTY(IOL1.DO_DFFMODE,FF)
E PROPERTY(IOL1.DO_DFFMODE,LATCH)

MC1_ODFF_0 MISCS_MIC_IO_T 3 31 0 0 1 1 0 14 10 5
A
+
B
+
(
~
C
*
(
D
+
E
)
)

A
B
+
C
~
D
E
+
*
+

A ARCVAL(PAD0_OTRUE,PLL_CLKC0)
B PROPERTY(IOL0.CLKO,ENABLE)
C PROPERTY(IOL0.ODDRMODE,ON)
D PROPERTY(IOL0.DO_DFFMODE,FF)
E PROPERTY(IOL0.DO_DFFMODE,LATCH)

MC1_ODIFF_3 MISCS_MIC_IO_T 2 30 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.IOTYPE,LVDS25_E)
B PROPERTY(IOL2.IOTYPE,RSDS_E)
C PROPERTY(IOL2.IOTYPE,BLVDS_E)
D PROPERTY(IOL2.IOTYPE,MLVDS_E)
E PROPERTY(IOL2.IOTYPE,LVPECL33_E)

MC1_ODIFF_1 MISCS_MIC_IO_T 2 25 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.IOTYPE,LVDS25_E)
B PROPERTY(IOL0.IOTYPE,RSDS_E)
C PROPERTY(IOL0.IOTYPE,BLVDS_E)
D PROPERTY(IOL0.IOTYPE,MLVDS_E)
E PROPERTY(IOL0.IOTYPE,LVPECL33_E)

MC1_OUTCE_EN_3 MISCS_MIC_IO_T 3 31 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCEMUX,1)

MC1_OUTCE_EN_2 MISCS_MIC_IO_T 1 35 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCEMUX,1)

MC1_OUTCE_EN_1 MISCS_MIC_IO_T 2 28 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCEMUX,1)

MC1_OUTCE_EN_0 MISCS_MIC_IO_T 0 30 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCEMUX,1)

MC1_OUTCLK_EN_3 MISCS_MIC_IO_T 2 29 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTCLKMUX,CLK)
B PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_EN_2 MISCS_MIC_IO_T 2 35 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTCLKMUX,CLK)
B PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_EN_1 MISCS_MIC_IO_T 3 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTCLKMUX,CLK)
B PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_EN_0 MISCS_MIC_IO_T 3 35 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTCLKMUX,CLK)
B PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTCLK_INV_3 MISCS_MIC_IO_T 2 31 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.OUTCLKMUX,INV)

MC1_OUTCLK_INV_2 MISCS_MIC_IO_T 2 33 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.OUTCLKMUX,INV)

MC1_OUTCLK_INV_1 MISCS_MIC_IO_T 3 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.OUTCLKMUX,INV)

MC1_OUTCLK_INV_0 MISCS_MIC_IO_T 3 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.OUTCLKMUX,INV)

MC1_OUTRST_EN_3 MISCS_MIC_IO_T 0 38 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.OUTRSTMUX,RST)
B PROPERTY(IOL3.OUTRSTMUX,INV)

MC1_OUTRST_EN_2 MISCS_MIC_IO_T 2 22 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.OUTRSTMUX,RST)
B PROPERTY(IOL2.OUTRSTMUX,INV)

MC1_OUTRST_EN_1 MISCS_MIC_IO_T 2 38 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.OUTRSTMUX,RST)
B PROPERTY(IOL1.OUTRSTMUX,INV)

MC1_OUTRST_EN_0 MISCS_MIC_IO_T 0 44 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.OUTRSTMUX,RST)
B PROPERTY(IOL0.OUTRSTMUX,INV)

MC1_RST_ASYN_3 MISCS_MIC_IO_T 3 25 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.SRMODE,ASYNC)

MC1_RST_ASYN_2 MISCS_MIC_IO_T 3 22 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.SRMODE,ASYNC)

MC1_RST_ASYN_1 MISCS_MIC_IO_T 2 39 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.SRMODE,ASYNC)

MC1_RST_ASYN_0 MISCS_MIC_IO_T 0 42 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.SRMODE,ASYNC)

MC1_TRI_3 MISCS_MIC_IO_T 3 28 1 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL3.MODE,IN)
B WIRE(PAD3_DI)
C WIRE(INCK_3)
D WIRE(PAD3_ITRUE)
E WIRE(PAD3_ICOMP)

MC1_TRI_2 MISCS_MIC_IO_T 1 25 1 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL2.MODE,IN)
B WIRE(PAD2_DI)
C WIRE(INCK_2)
D WIRE(PAD2_ITRUE)
E WIRE(PAD2_ICOMP)

MC1_TRI_1 MISCS_MIC_IO_T 2 31 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL1.MODE,IN)
B WIRE(PAD1_DI)
C WIRE(INCK_1)
D WIRE(PAD1_ITRUE)
E WIRE(PAD1_ICOMP)

MC1_TRI_0 MISCS_MIC_IO_T 0 40 0 0 1 1 0 11 9 5
A
*
(
B
+
C
+
D
+
E
)

A
B
C
+
D
+
E
+
*

A PROPERTY(IOL0.MODE,IN)
B WIRE(PAD0_DI)
C WIRE(INCK_0)
D WIRE(PAD0_ITRUE)
E WIRE(PAD0_ICOMP)

MC1_TS_SET_3 MISCS_MIC_IO_T 0 24 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.TO_REGSET,SET)

MC1_TS_SET_2 MISCS_MIC_IO_T 1 34 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.TO_REGSET,SET)

MC1_TS_SET_1 MISCS_MIC_IO_T 3 22 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.TO_REGSET,SET)

MC1_TS_SET_0 MISCS_MIC_IO_T 0 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.TO_REGSET,SET)

MC1_TSDFF_3 MISCS_MIC_IO_T 3 24 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TO_DFFMODE,FF)
B PROPERTY(IOL3.TO_DFFMODE,LATCH)

MC1_TSDFF_2 MISCS_MIC_IO_T 1 29 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TO_DFFMODE,FF)
B PROPERTY(IOL2.TO_DFFMODE,LATCH)

MC1_TSDFF_1 MISCS_MIC_IO_T 2 35 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TO_DFFMODE,FF)
B PROPERTY(IOL1.TO_DFFMODE,LATCH)

MC1_TSDFF_0 MISCS_MIC_IO_T 0 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TO_DFFMODE,FF)
B PROPERTY(IOL0.TO_DFFMODE,LATCH)

MC1_TSINV_3 MISCS_MIC_IO_T 3 27 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.TSMUX,INV)
B PROPERTY(IOL3.TSMUX,1)

MC1_TSINV_2 MISCS_MIC_IO_T 3 23 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.TSMUX,INV)
B PROPERTY(IOL2.TSMUX,1)

MC1_TSINV_1 MISCS_MIC_IO_T 2 32 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.TSMUX,INV)
B PROPERTY(IOL1.TSMUX,1)

MC1_TSINV_0 MISCS_MIC_IO_T 0 26 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.TSMUX,INV)
B PROPERTY(IOL0.TSMUX,1)

MC1_DEDCLKO_EN_3 MISCS_MIC_IO_T 3 30 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_2 MISCS_MIC_IO_T 2 34 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_1 MISCS_MIC_IO_T 2 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.DEDCLK,ENABLE)

MC1_DEDCLKO_EN_0 MISCS_MIC_IO_T 3 25 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.DEDCLK,ENABLE)

MC12_CLAMP_3 MISCS_MIC_IO_T 3 7 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PCICLAMP,ON)
B PROPERTY(IOL3.IOTYPE,PCI33)

MC12_CLAMP_2 MISCS_MIC_IO_T 1 15 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PCICLAMP,ON)
B PROPERTY(IOL2.IOTYPE,PCI33)

MC12_CLAMP_1 MISCS_MIC_IO_T 1 17 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PCICLAMP,ON)
B PROPERTY(IOL1.IOTYPE,PCI33)

MC12_CLAMP_0 MISCS_MIC_IO_T 3 10 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PCICLAMP,ON)
B PROPERTY(IOL0.IOTYPE,PCI33)

MC12_ENIND_3 MISCS_MIC_IO_T 0 16 1 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL3.IOTYPE,LVDS25)

MC12_ENIND_2 MISCS_MIC_IO_T 1 10 1 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.IOTYPE,LVDS25)
D WIRE(PAD2_DI)
E WIRE(INCK_2)
F WIRE(PAD2_ITRUE)
G WIRE(PAD2_ICOMP)
H PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENIND_1 MISCS_MIC_IO_T 1 12 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL1.IOTYPE,LVDS25)

MC12_ENIND_0 MISCS_MIC_IO_T 0 14 0 0 1 1 0 22 16 8
(
A
*
~
B
*
C
)
+
(
(
D
+
E
+
F
+
G
)
*
H
)

A
B
~
*
C
*
D
E
+
F
+
G
+
H
*
+

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.IOTYPE,LVDS25)
D WIRE(PAD0_DI)
E WIRE(INCK_0)
F WIRE(PAD0_ITRUE)
G WIRE(PAD0_ICOMP)
H PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENINR_3 MISCS_MIC_IO_T 3 13 1 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.DIFFRESISTOR,NONE)
C PROPERTY(IOL3.MODE,IN)
D PROPERTY(IOL3.MODE,BI)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,SSTL15_I)
G PROPERTY(IOL3.IOTYPE,SSTL15_II)
H PROPERTY(IOL3.IOTYPE,SSTL18_I)
I PROPERTY(IOL3.IOTYPE,SSTL18_II)
J PROPERTY(IOL3.IOTYPE,SSTL25_I)
K PROPERTY(IOL3.IOTYPE,SSTL25_II)
L PROPERTY(IOL3.IOTYPE,SSTL33_I)
M PROPERTY(IOL3.IOTYPE,SSTL33_II)
N PROPERTY(IOL3.IOTYPE,HSTL15_I)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_ENINR_2 MISCS_MIC_IO_T 2 16 1 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.DIFFRESISTOR,NONE)
C PROPERTY(IOL2.MODE,IN)
D PROPERTY(IOL2.MODE,BI)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,SSTL15_I)
G PROPERTY(IOL2.IOTYPE,SSTL15_II)
H PROPERTY(IOL2.IOTYPE,SSTL18_I)
I PROPERTY(IOL2.IOTYPE,SSTL18_II)
J PROPERTY(IOL2.IOTYPE,SSTL25_I)
K PROPERTY(IOL2.IOTYPE,SSTL25_II)
L PROPERTY(IOL2.IOTYPE,SSTL33_I)
M PROPERTY(IOL2.IOTYPE,SSTL33_II)
N PROPERTY(IOL2.IOTYPE,HSTL15_I)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_ENINR_1 MISCS_MIC_IO_T 2 18 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.DIFFRESISTOR,NONE)
C PROPERTY(IOL1.MODE,IN)
D PROPERTY(IOL1.MODE,BI)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,SSTL15_I)
G PROPERTY(IOL1.IOTYPE,SSTL15_II)
H PROPERTY(IOL1.IOTYPE,SSTL18_I)
I PROPERTY(IOL1.IOTYPE,SSTL18_II)
J PROPERTY(IOL1.IOTYPE,SSTL25_I)
K PROPERTY(IOL1.IOTYPE,SSTL25_II)
L PROPERTY(IOL1.IOTYPE,SSTL33_I)
M PROPERTY(IOL1.IOTYPE,SSTL33_II)
N PROPERTY(IOL1.IOTYPE,HSTL15_I)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_ENINR_0 MISCS_MIC_IO_T 3 9 0 0 0 1 0 44 36 18
(
(
A
*
~
B
)
+
C
+
D
)
*
(
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
~
*
C
+
D
+
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.DIFFRESISTOR,NONE)
C PROPERTY(IOL0.MODE,IN)
D PROPERTY(IOL0.MODE,BI)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,SSTL15_I)
G PROPERTY(IOL0.IOTYPE,SSTL15_II)
H PROPERTY(IOL0.IOTYPE,SSTL18_I)
I PROPERTY(IOL0.IOTYPE,SSTL18_II)
J PROPERTY(IOL0.IOTYPE,SSTL25_I)
K PROPERTY(IOL0.IOTYPE,SSTL25_II)
L PROPERTY(IOL0.IOTYPE,SSTL33_I)
M PROPERTY(IOL0.IOTYPE,SSTL33_II)
N PROPERTY(IOL0.IOTYPE,HSTL15_I)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)
R PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)

MC12_ENINS_N_3 MISCS_MIC_IO_T 3 19 1 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL3.IOTYPE,LVCMOS12)
B PROPERTY(IOL3.IOTYPE,LVCMOS15)
C PROPERTY(IOL3.MODE,OUT)
D PROPERTY(IOL3.DIFFRESISTOR,NONE)
E PROPERTY(IOL3.IOTYPE,LVDS25)
F PROPERTY(IOL3.IOTYPE,LVDS25_E)
G PROPERTY(IOL3.IOTYPE,SSTL33_I)
H PROPERTY(IOL3.IOTYPE,SSTL33_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,SSTL18_I)
L PROPERTY(IOL3.IOTYPE,SSTL18_II)
M PROPERTY(IOL3.IOTYPE,SSTL15_I)
N PROPERTY(IOL3.IOTYPE,SSTL15_II)
O PROPERTY(IOL3.IOTYPE,HSTL18_I)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_I)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENINS_N_2 MISCS_MIC_IO_T 2 10 1 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL2.IOTYPE,LVCMOS12)
B PROPERTY(IOL2.IOTYPE,LVCMOS15)
C PROPERTY(IOL2.MODE,OUT)
D PROPERTY(IOL2.DIFFRESISTOR,NONE)
E PROPERTY(IOL2.IOTYPE,LVDS25)
F PROPERTY(IOL2.IOTYPE,LVDS25_E)
G PROPERTY(IOL2.IOTYPE,SSTL33_I)
H PROPERTY(IOL2.IOTYPE,SSTL33_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,SSTL18_I)
L PROPERTY(IOL2.IOTYPE,SSTL18_II)
M PROPERTY(IOL2.IOTYPE,SSTL15_I)
N PROPERTY(IOL2.IOTYPE,SSTL15_II)
O PROPERTY(IOL2.IOTYPE,HSTL18_I)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_I)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENINS_N_1 MISCS_MIC_IO_T 2 12 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL1.IOTYPE,LVCMOS12)
B PROPERTY(IOL1.IOTYPE,LVCMOS15)
C PROPERTY(IOL1.MODE,OUT)
D PROPERTY(IOL1.DIFFRESISTOR,NONE)
E PROPERTY(IOL1.IOTYPE,LVDS25)
F PROPERTY(IOL1.IOTYPE,LVDS25_E)
G PROPERTY(IOL1.IOTYPE,SSTL33_I)
H PROPERTY(IOL1.IOTYPE,SSTL33_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,SSTL18_I)
L PROPERTY(IOL1.IOTYPE,SSTL18_II)
M PROPERTY(IOL1.IOTYPE,SSTL15_I)
N PROPERTY(IOL1.IOTYPE,SSTL15_II)
O PROPERTY(IOL1.IOTYPE,HSTL18_I)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_I)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENINS_N_0 MISCS_MIC_IO_T 3 13 0 0 0 1 0 39 35 18
A
+
B
+
(
C
*
D
*
(
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
)
)

A
B
+
C
D
*
E
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
*
+

A PROPERTY(IOL0.IOTYPE,LVCMOS12)
B PROPERTY(IOL0.IOTYPE,LVCMOS15)
C PROPERTY(IOL0.MODE,OUT)
D PROPERTY(IOL0.DIFFRESISTOR,NONE)
E PROPERTY(IOL0.IOTYPE,LVDS25)
F PROPERTY(IOL0.IOTYPE,LVDS25_E)
G PROPERTY(IOL0.IOTYPE,SSTL33_I)
H PROPERTY(IOL0.IOTYPE,SSTL33_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,SSTL18_I)
L PROPERTY(IOL0.IOTYPE,SSTL18_II)
M PROPERTY(IOL0.IOTYPE,SSTL15_I)
N PROPERTY(IOL0.IOTYPE,SSTL15_II)
O PROPERTY(IOL0.IOTYPE,HSTL18_I)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_I)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENLVDS_2 MISCS_MIC_IO_T 1 8 1 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVDS25)

MC12_ENLVDS_0 MISCS_MIC_IO_T 0 13 0 0 0 1 0 7 5 3
(
A
+
B
)
*
C

A
B
+
C
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVDS25)

MC12_ENSNK_19 MISCS_MIC_IO_T 3 4 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_18 MISCS_MIC_IO_T 3 2 1 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.IOTYPE,LVCMOS25)
G PROPERTY(IOL3.IOTYPE,LVDS25_E)
H PROPERTY(IOL3.DRIVE,20)
I PROPERTY(IOL3.IOTYPE,LVCMOS18)
J PROPERTY(IOL3.DRIVE,12)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_II)
O PROPERTY(IOL3.IOTYPE,SSTL15_I)
P PROPERTY(IOL3.IOTYPE,SSTL15_II)
Q PROPERTY(IOL3.IOTYPE,HSTL18_II)
R PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_17 MISCS_MIC_IO_T 0 19 1 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_II)
W PROPERTY(IOL3.IOTYPE,SSTL18_I)
X PROPERTY(IOL3.IOTYPE,SSTL18_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL15_I)
[ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_16 MISCS_MIC_IO_T 0 7 1 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS25)
H PROPERTY(IOL3.IOTYPE,LVDS25_E)
I PROPERTY(IOL3.DRIVE,16)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.DRIVE,4)
M PROPERTY(IOL3.IOTYPE,LVCMOS15)
N PROPERTY(IOL3.DRIVE,8)
O PROPERTY(IOL3.IOTYPE,LVCMOS12)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.DRIVE,4)
R PROPERTY(IOL3.IOTYPE,SSTL33_I)
S PROPERTY(IOL3.IOTYPE,SSTL25_I)
T PROPERTY(IOL3.IOTYPE,SSTL15_II)
U PROPERTY(IOL3.IOTYPE,HSTL18_II)
V PROPERTY(IOL3.IOTYPE,HSTL15_I)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_15 MISCS_MIC_IO_T 3 18 1 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,4)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.DRIVE,8)
N PROPERTY(IOL3.DRIVE,4)
O PROPERTY(IOL3.IOTYPE,LVCMOS18)
P PROPERTY(IOL3.DRIVE,8)
Q PROPERTY(IOL3.IOTYPE,LVCMOS15)
R PROPERTY(IOL3.DRIVE,8)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,4)
U PROPERTY(IOL3.IOTYPE,SSTL33_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_I)
W PROPERTY(IOL3.IOTYPE,HSTL18_II)
X PROPERTY(IOL3.IOTYPE,HSTL15_I)
Y PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSNK_14 MISCS_MIC_IO_T 2 3 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_13 MISCS_MIC_IO_T 2 6 1 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.IOTYPE,LVCMOS25)
G PROPERTY(IOL2.IOTYPE,LVDS25_E)
H PROPERTY(IOL2.DRIVE,20)
I PROPERTY(IOL2.IOTYPE,LVCMOS18)
J PROPERTY(IOL2.DRIVE,12)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_II)
O PROPERTY(IOL2.IOTYPE,SSTL15_I)
P PROPERTY(IOL2.IOTYPE,SSTL15_II)
Q PROPERTY(IOL2.IOTYPE,HSTL18_II)
R PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_12 MISCS_MIC_IO_T 1 18 1 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_II)
W PROPERTY(IOL2.IOTYPE,SSTL18_I)
X PROPERTY(IOL2.IOTYPE,SSTL18_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL15_I)
[ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_11 MISCS_MIC_IO_T 1 7 1 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS25)
H PROPERTY(IOL2.IOTYPE,LVDS25_E)
I PROPERTY(IOL2.DRIVE,16)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.DRIVE,4)
M PROPERTY(IOL2.IOTYPE,LVCMOS15)
N PROPERTY(IOL2.DRIVE,8)
O PROPERTY(IOL2.IOTYPE,LVCMOS12)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.DRIVE,4)
R PROPERTY(IOL2.IOTYPE,SSTL33_I)
S PROPERTY(IOL2.IOTYPE,SSTL25_I)
T PROPERTY(IOL2.IOTYPE,SSTL15_II)
U PROPERTY(IOL2.IOTYPE,HSTL18_II)
V PROPERTY(IOL2.IOTYPE,HSTL15_I)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_10 MISCS_MIC_IO_T 2 11 1 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,4)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.DRIVE,8)
N PROPERTY(IOL2.DRIVE,4)
O PROPERTY(IOL2.IOTYPE,LVCMOS18)
P PROPERTY(IOL2.DRIVE,8)
Q PROPERTY(IOL2.IOTYPE,LVCMOS15)
R PROPERTY(IOL2.DRIVE,8)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,4)
U PROPERTY(IOL2.IOTYPE,SSTL33_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_I)
W PROPERTY(IOL2.IOTYPE,HSTL18_II)
X PROPERTY(IOL2.IOTYPE,HSTL15_I)
Y PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSNK_9 MISCS_MIC_IO_T 2 3 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_8 MISCS_MIC_IO_T 2 6 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.IOTYPE,LVCMOS25)
G PROPERTY(IOL1.IOTYPE,LVDS25_E)
H PROPERTY(IOL1.DRIVE,20)
I PROPERTY(IOL1.IOTYPE,LVCMOS18)
J PROPERTY(IOL1.DRIVE,12)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_II)
O PROPERTY(IOL1.IOTYPE,SSTL15_I)
P PROPERTY(IOL1.IOTYPE,SSTL15_II)
Q PROPERTY(IOL1.IOTYPE,HSTL18_II)
R PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_7 MISCS_MIC_IO_T 1 9 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_II)
W PROPERTY(IOL1.IOTYPE,SSTL18_I)
X PROPERTY(IOL1.IOTYPE,SSTL18_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL15_I)
[ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_6 MISCS_MIC_IO_T 1 7 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS25)
H PROPERTY(IOL1.IOTYPE,LVDS25_E)
I PROPERTY(IOL1.DRIVE,16)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.DRIVE,4)
M PROPERTY(IOL1.IOTYPE,LVCMOS15)
N PROPERTY(IOL1.DRIVE,8)
O PROPERTY(IOL1.IOTYPE,LVCMOS12)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.DRIVE,4)
R PROPERTY(IOL1.IOTYPE,SSTL33_I)
S PROPERTY(IOL1.IOTYPE,SSTL25_I)
T PROPERTY(IOL1.IOTYPE,SSTL15_II)
U PROPERTY(IOL1.IOTYPE,HSTL18_II)
V PROPERTY(IOL1.IOTYPE,HSTL15_I)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_5 MISCS_MIC_IO_T 2 13 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,4)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.DRIVE,8)
N PROPERTY(IOL1.DRIVE,4)
O PROPERTY(IOL1.IOTYPE,LVCMOS18)
P PROPERTY(IOL1.DRIVE,8)
Q PROPERTY(IOL1.IOTYPE,LVCMOS15)
R PROPERTY(IOL1.DRIVE,8)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,4)
U PROPERTY(IOL1.IOTYPE,SSTL33_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_I)
W PROPERTY(IOL1.IOTYPE,HSTL18_II)
X PROPERTY(IOL1.IOTYPE,HSTL15_I)
Y PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSNK_4 MISCS_MIC_IO_T 3 4 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_3 MISCS_MIC_IO_T 3 2 0 0 0 1 0 43 35 18
(
A
+
B
)
*
(
(
C
+
D
)
*
E
+
(
F
+
G
)
*
H
+
I
*
J
+
K
*
L
+
M
+
N
+
O
+
P
+
Q
+
R
)

A
B
+
C
D
+
E
*
F
G
+
H
*
+
I
J
*
+
K
L
*
+
M
+
N
+
O
+
P
+
Q
+
R
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.IOTYPE,LVCMOS25)
G PROPERTY(IOL0.IOTYPE,LVDS25_E)
H PROPERTY(IOL0.DRIVE,20)
I PROPERTY(IOL0.IOTYPE,LVCMOS18)
J PROPERTY(IOL0.DRIVE,12)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_II)
O PROPERTY(IOL0.IOTYPE,SSTL15_I)
P PROPERTY(IOL0.IOTYPE,SSTL15_II)
Q PROPERTY(IOL0.IOTYPE,HSTL18_II)
R PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_2 MISCS_MIC_IO_T 0 17 0 0 0 1 0 74 54 27
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_II)
W PROPERTY(IOL0.IOTYPE,SSTL18_I)
X PROPERTY(IOL0.IOTYPE,SSTL18_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL15_I)
[ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_1 MISCS_MIC_IO_T 0 7 0 0 0 1 0 59 45 23
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
(
G
+
H
)
*
(
I
+
J
)
+
K
*
L
+
M
*
N
+
O
*
(
P
+
Q
)
+
R
+
S
+
T
+
U
+
V
+
W
)

A
B
+
C
D
+
E
F
+
*
G
H
+
I
J
+
*
+
K
L
*
+
M
N
*
+
O
P
Q
+
*
+
R
+
S
+
T
+
U
+
V
+
W
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS25)
H PROPERTY(IOL0.IOTYPE,LVDS25_E)
I PROPERTY(IOL0.DRIVE,16)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.DRIVE,4)
M PROPERTY(IOL0.IOTYPE,LVCMOS15)
N PROPERTY(IOL0.DRIVE,8)
O PROPERTY(IOL0.IOTYPE,LVCMOS12)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.DRIVE,4)
R PROPERTY(IOL0.IOTYPE,SSTL33_I)
S PROPERTY(IOL0.IOTYPE,SSTL25_I)
T PROPERTY(IOL0.IOTYPE,SSTL15_II)
U PROPERTY(IOL0.IOTYPE,HSTL18_II)
V PROPERTY(IOL0.IOTYPE,HSTL15_I)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSNK_0 MISCS_MIC_IO_T 3 16 0 0 0 1 0 61 49 25
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
+
M
+
N
)
+
O
*
P
+
Q
*
R
+
S
*
T
+
U
+
V
+
W
+
X
+
Y
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
M
+
N
+
*
+
O
P
*
+
Q
R
*
+
S
T
*
+
U
+
V
+
W
+
X
+
Y
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,4)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.DRIVE,8)
N PROPERTY(IOL0.DRIVE,4)
O PROPERTY(IOL0.IOTYPE,LVCMOS18)
P PROPERTY(IOL0.DRIVE,8)
Q PROPERTY(IOL0.IOTYPE,LVCMOS15)
R PROPERTY(IOL0.DRIVE,8)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,4)
U PROPERTY(IOL0.IOTYPE,SSTL33_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_I)
W PROPERTY(IOL0.IOTYPE,HSTL18_II)
X PROPERTY(IOL0.IOTYPE,HSTL15_I)
Y PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_19 MISCS_MIC_IO_T 3 12 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.DRIVE,24)
E PROPERTY(IOL3.DRIVE,20)
F PROPERTY(IOL3.DRIVE,16)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.DRIVE,4)
J PROPERTY(IOL3.IOTYPE,SSTL33_I)
K PROPERTY(IOL3.IOTYPE,SSTL33_II)
L PROPERTY(IOL3.IOTYPE,SSTL25_I)
M PROPERTY(IOL3.IOTYPE,SSTL25_II)
N PROPERTY(IOL3.IOTYPE,SSTL18_I)
O PROPERTY(IOL3.IOTYPE,SSTL18_II)
P PROPERTY(IOL3.IOTYPE,SSTL15_I)
Q PROPERTY(IOL3.IOTYPE,SSTL15_II)
R PROPERTY(IOL3.IOTYPE,HSTL18_I)
S PROPERTY(IOL3.IOTYPE,HSTL18_II)
T PROPERTY(IOL3.IOTYPE,HSTL15_I)
U PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_18 MISCS_MIC_IO_T 3 17 1 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS33)
D PROPERTY(IOL3.IOTYPE,PCI33)
E PROPERTY(IOL3.DRIVE,24)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,16)
H PROPERTY(IOL3.IOTYPE,LVCMOS25)
I PROPERTY(IOL3.IOTYPE,LVDS25_E)
J PROPERTY(IOL3.DRIVE,20)
K PROPERTY(IOL3.DRIVE,16)
L PROPERTY(IOL3.DRIVE,12)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,8)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.IOTYPE,LVCMOS12)
S PROPERTY(IOL3.DRIVE,8)
T PROPERTY(IOL3.IOTYPE,SSTL33_II)
U PROPERTY(IOL3.IOTYPE,SSTL25_II)
V PROPERTY(IOL3.IOTYPE,SSTL18_II)
W PROPERTY(IOL3.IOTYPE,SSTL15_I)
X PROPERTY(IOL3.IOTYPE,SSTL15_II)
Y PROPERTY(IOL3.IOTYPE,HSTL18_I)
Z PROPERTY(IOL3.IOTYPE,HSTL18_II)
[ PROPERTY(IOL3.IOTYPE,HSTL15_I)
\ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_17 MISCS_MIC_IO_T 0 12 1 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,24)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,8)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,8)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.DRIVE,12)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS15)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,LVCMOS12)
T PROPERTY(IOL3.DRIVE,8)
U PROPERTY(IOL3.DRIVE,4)
V PROPERTY(IOL3.IOTYPE,SSTL33_I)
W PROPERTY(IOL3.IOTYPE,SSTL25_I)
X PROPERTY(IOL3.IOTYPE,SSTL25_II)
Y PROPERTY(IOL3.IOTYPE,SSTL18_I)
Z PROPERTY(IOL3.IOTYPE,SSTL18_II)
[ PROPERTY(IOL3.IOTYPE,SSTL15_I)
\ PROPERTY(IOL3.IOTYPE,SSTL15_II)
] PROPERTY(IOL3.IOTYPE,HSTL18_II)
^ PROPERTY(IOL3.IOTYPE,HSTL15_I)
_ PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_16 MISCS_MIC_IO_T 0 10 1 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.MODE,OUT)
C PROPERTY(IOL3.MODE,BI)
D PROPERTY(IOL3.IOTYPE,LVCMOS33)
E PROPERTY(IOL3.IOTYPE,PCI33)
F PROPERTY(IOL3.DRIVE,20)
G PROPERTY(IOL3.DRIVE,12)
H PROPERTY(IOL3.DRIVE,4)
I PROPERTY(IOL3.IOTYPE,LVCMOS25)
J PROPERTY(IOL3.IOTYPE,LVDS25_E)
K PROPERTY(IOL3.DRIVE,20)
L PROPERTY(IOL3.DRIVE,16)
M PROPERTY(IOL3.DRIVE,4)
N PROPERTY(IOL3.IOTYPE,LVCMOS15)
O PROPERTY(IOL3.DRIVE,4)
P PROPERTY(IOL3.IOTYPE,LVCMOS12)
Q PROPERTY(IOL3.DRIVE,8)
R PROPERTY(IOL3.DRIVE,4)
S PROPERTY(IOL3.IOTYPE,SSTL18_I)
T PROPERTY(IOL3.IOTYPE,SSTL18_II)
U PROPERTY(IOL3.IOTYPE,SSTL15_II)
V PROPERTY(IOL3.IOTYPE,HSTL18_II)
W PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_15 MISCS_MIC_IO_T 3 15 1 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL3.MODE,OUT)
B PROPERTY(IOL3.MODE,BI)
C PROPERTY(IOL3.IOTYPE,LVCMOS25)
D PROPERTY(IOL3.IOTYPE,LVDS25_E)
E PROPERTY(IOL3.DRIVE,16)
F PROPERTY(IOL3.DRIVE,8)
G PROPERTY(IOL3.IOTYPE,LVCMOS18)
H PROPERTY(IOL3.DRIVE,12)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.DRIVE,8)
K PROPERTY(IOL3.DRIVE,4)
L PROPERTY(IOL3.IOTYPE,SSTL18_I)
M PROPERTY(IOL3.IOTYPE,SSTL18_II)
N PROPERTY(IOL3.IOTYPE,SSTL15_I)
O PROPERTY(IOL3.IOTYPE,SSTL15_II)
P PROPERTY(IOL3.IOTYPE,HSTL18_II)
Q PROPERTY(IOL3.IOTYPE,HSTL15_II)

MC12_ENSRC_14 MISCS_MIC_IO_T 2 17 1 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.DRIVE,24)
E PROPERTY(IOL2.DRIVE,20)
F PROPERTY(IOL2.DRIVE,16)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.DRIVE,4)
J PROPERTY(IOL2.IOTYPE,SSTL33_I)
K PROPERTY(IOL2.IOTYPE,SSTL33_II)
L PROPERTY(IOL2.IOTYPE,SSTL25_I)
M PROPERTY(IOL2.IOTYPE,SSTL25_II)
N PROPERTY(IOL2.IOTYPE,SSTL18_I)
O PROPERTY(IOL2.IOTYPE,SSTL18_II)
P PROPERTY(IOL2.IOTYPE,SSTL15_I)
Q PROPERTY(IOL2.IOTYPE,SSTL15_II)
R PROPERTY(IOL2.IOTYPE,HSTL18_I)
S PROPERTY(IOL2.IOTYPE,HSTL18_II)
T PROPERTY(IOL2.IOTYPE,HSTL15_I)
U PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_13 MISCS_MIC_IO_T 2 12 1 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS33)
D PROPERTY(IOL2.IOTYPE,PCI33)
E PROPERTY(IOL2.DRIVE,24)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,16)
H PROPERTY(IOL2.IOTYPE,LVCMOS25)
I PROPERTY(IOL2.IOTYPE,LVDS25_E)
J PROPERTY(IOL2.DRIVE,20)
K PROPERTY(IOL2.DRIVE,16)
L PROPERTY(IOL2.DRIVE,12)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,8)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.IOTYPE,LVCMOS12)
S PROPERTY(IOL2.DRIVE,8)
T PROPERTY(IOL2.IOTYPE,SSTL33_II)
U PROPERTY(IOL2.IOTYPE,SSTL25_II)
V PROPERTY(IOL2.IOTYPE,SSTL18_II)
W PROPERTY(IOL2.IOTYPE,SSTL15_I)
X PROPERTY(IOL2.IOTYPE,SSTL15_II)
Y PROPERTY(IOL2.IOTYPE,HSTL18_I)
Z PROPERTY(IOL2.IOTYPE,HSTL18_II)
[ PROPERTY(IOL2.IOTYPE,HSTL15_I)
\ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_12 MISCS_MIC_IO_T 1 14 1 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,24)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,8)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,8)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.DRIVE,12)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS15)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,LVCMOS12)
T PROPERTY(IOL2.DRIVE,8)
U PROPERTY(IOL2.DRIVE,4)
V PROPERTY(IOL2.IOTYPE,SSTL33_I)
W PROPERTY(IOL2.IOTYPE,SSTL25_I)
X PROPERTY(IOL2.IOTYPE,SSTL25_II)
Y PROPERTY(IOL2.IOTYPE,SSTL18_I)
Z PROPERTY(IOL2.IOTYPE,SSTL18_II)
[ PROPERTY(IOL2.IOTYPE,SSTL15_I)
\ PROPERTY(IOL2.IOTYPE,SSTL15_II)
] PROPERTY(IOL2.IOTYPE,HSTL18_II)
^ PROPERTY(IOL2.IOTYPE,HSTL15_I)
_ PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_11 MISCS_MIC_IO_T 1 16 1 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.MODE,OUT)
C PROPERTY(IOL2.MODE,BI)
D PROPERTY(IOL2.IOTYPE,LVCMOS33)
E PROPERTY(IOL2.IOTYPE,PCI33)
F PROPERTY(IOL2.DRIVE,20)
G PROPERTY(IOL2.DRIVE,12)
H PROPERTY(IOL2.DRIVE,4)
I PROPERTY(IOL2.IOTYPE,LVCMOS25)
J PROPERTY(IOL2.IOTYPE,LVDS25_E)
K PROPERTY(IOL2.DRIVE,20)
L PROPERTY(IOL2.DRIVE,16)
M PROPERTY(IOL2.DRIVE,4)
N PROPERTY(IOL2.IOTYPE,LVCMOS15)
O PROPERTY(IOL2.DRIVE,4)
P PROPERTY(IOL2.IOTYPE,LVCMOS12)
Q PROPERTY(IOL2.DRIVE,8)
R PROPERTY(IOL2.DRIVE,4)
S PROPERTY(IOL2.IOTYPE,SSTL18_I)
T PROPERTY(IOL2.IOTYPE,SSTL18_II)
U PROPERTY(IOL2.IOTYPE,SSTL15_II)
V PROPERTY(IOL2.IOTYPE,HSTL18_II)
W PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_10 MISCS_MIC_IO_T 2 14 1 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL2.MODE,OUT)
B PROPERTY(IOL2.MODE,BI)
C PROPERTY(IOL2.IOTYPE,LVCMOS25)
D PROPERTY(IOL2.IOTYPE,LVDS25_E)
E PROPERTY(IOL2.DRIVE,16)
F PROPERTY(IOL2.DRIVE,8)
G PROPERTY(IOL2.IOTYPE,LVCMOS18)
H PROPERTY(IOL2.DRIVE,12)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.DRIVE,8)
K PROPERTY(IOL2.DRIVE,4)
L PROPERTY(IOL2.IOTYPE,SSTL18_I)
M PROPERTY(IOL2.IOTYPE,SSTL18_II)
N PROPERTY(IOL2.IOTYPE,SSTL15_I)
O PROPERTY(IOL2.IOTYPE,SSTL15_II)
P PROPERTY(IOL2.IOTYPE,HSTL18_II)
Q PROPERTY(IOL2.IOTYPE,HSTL15_II)

MC12_ENSRC_9 MISCS_MIC_IO_T 2 19 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.DRIVE,24)
E PROPERTY(IOL1.DRIVE,20)
F PROPERTY(IOL1.DRIVE,16)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.DRIVE,4)
J PROPERTY(IOL1.IOTYPE,SSTL33_I)
K PROPERTY(IOL1.IOTYPE,SSTL33_II)
L PROPERTY(IOL1.IOTYPE,SSTL25_I)
M PROPERTY(IOL1.IOTYPE,SSTL25_II)
N PROPERTY(IOL1.IOTYPE,SSTL18_I)
O PROPERTY(IOL1.IOTYPE,SSTL18_II)
P PROPERTY(IOL1.IOTYPE,SSTL15_I)
Q PROPERTY(IOL1.IOTYPE,SSTL15_II)
R PROPERTY(IOL1.IOTYPE,HSTL18_I)
S PROPERTY(IOL1.IOTYPE,HSTL18_II)
T PROPERTY(IOL1.IOTYPE,HSTL15_I)
U PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_8 MISCS_MIC_IO_T 2 14 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS33)
D PROPERTY(IOL1.IOTYPE,PCI33)
E PROPERTY(IOL1.DRIVE,24)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,16)
H PROPERTY(IOL1.IOTYPE,LVCMOS25)
I PROPERTY(IOL1.IOTYPE,LVDS25_E)
J PROPERTY(IOL1.DRIVE,20)
K PROPERTY(IOL1.DRIVE,16)
L PROPERTY(IOL1.DRIVE,12)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,8)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.IOTYPE,LVCMOS12)
S PROPERTY(IOL1.DRIVE,8)
T PROPERTY(IOL1.IOTYPE,SSTL33_II)
U PROPERTY(IOL1.IOTYPE,SSTL25_II)
V PROPERTY(IOL1.IOTYPE,SSTL18_II)
W PROPERTY(IOL1.IOTYPE,SSTL15_I)
X PROPERTY(IOL1.IOTYPE,SSTL15_II)
Y PROPERTY(IOL1.IOTYPE,HSTL18_I)
Z PROPERTY(IOL1.IOTYPE,HSTL18_II)
[ PROPERTY(IOL1.IOTYPE,HSTL15_I)
\ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_7 MISCS_MIC_IO_T 1 16 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,24)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,8)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,8)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.DRIVE,12)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS15)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,LVCMOS12)
T PROPERTY(IOL1.DRIVE,8)
U PROPERTY(IOL1.DRIVE,4)
V PROPERTY(IOL1.IOTYPE,SSTL33_I)
W PROPERTY(IOL1.IOTYPE,SSTL25_I)
X PROPERTY(IOL1.IOTYPE,SSTL25_II)
Y PROPERTY(IOL1.IOTYPE,SSTL18_I)
Z PROPERTY(IOL1.IOTYPE,SSTL18_II)
[ PROPERTY(IOL1.IOTYPE,SSTL15_I)
\ PROPERTY(IOL1.IOTYPE,SSTL15_II)
] PROPERTY(IOL1.IOTYPE,HSTL18_II)
^ PROPERTY(IOL1.IOTYPE,HSTL15_I)
_ PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_6 MISCS_MIC_IO_T 1 18 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.MODE,OUT)
C PROPERTY(IOL1.MODE,BI)
D PROPERTY(IOL1.IOTYPE,LVCMOS33)
E PROPERTY(IOL1.IOTYPE,PCI33)
F PROPERTY(IOL1.DRIVE,20)
G PROPERTY(IOL1.DRIVE,12)
H PROPERTY(IOL1.DRIVE,4)
I PROPERTY(IOL1.IOTYPE,LVCMOS25)
J PROPERTY(IOL1.IOTYPE,LVDS25_E)
K PROPERTY(IOL1.DRIVE,20)
L PROPERTY(IOL1.DRIVE,16)
M PROPERTY(IOL1.DRIVE,4)
N PROPERTY(IOL1.IOTYPE,LVCMOS15)
O PROPERTY(IOL1.DRIVE,4)
P PROPERTY(IOL1.IOTYPE,LVCMOS12)
Q PROPERTY(IOL1.DRIVE,8)
R PROPERTY(IOL1.DRIVE,4)
S PROPERTY(IOL1.IOTYPE,SSTL18_I)
T PROPERTY(IOL1.IOTYPE,SSTL18_II)
U PROPERTY(IOL1.IOTYPE,SSTL15_II)
V PROPERTY(IOL1.IOTYPE,HSTL18_II)
W PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_5 MISCS_MIC_IO_T 2 16 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL1.MODE,OUT)
B PROPERTY(IOL1.MODE,BI)
C PROPERTY(IOL1.IOTYPE,LVCMOS25)
D PROPERTY(IOL1.IOTYPE,LVDS25_E)
E PROPERTY(IOL1.DRIVE,16)
F PROPERTY(IOL1.DRIVE,8)
G PROPERTY(IOL1.IOTYPE,LVCMOS18)
H PROPERTY(IOL1.DRIVE,12)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.DRIVE,8)
K PROPERTY(IOL1.DRIVE,4)
L PROPERTY(IOL1.IOTYPE,SSTL18_I)
M PROPERTY(IOL1.IOTYPE,SSTL18_II)
N PROPERTY(IOL1.IOTYPE,SSTL15_I)
O PROPERTY(IOL1.IOTYPE,SSTL15_II)
P PROPERTY(IOL1.IOTYPE,HSTL18_II)
Q PROPERTY(IOL1.IOTYPE,HSTL15_II)

MC12_ENSRC_4 MISCS_MIC_IO_T 3 17 0 0 0 1 0 46 42 21
~
A
*
(
B
+
C
)
*
(
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
)

A
~
B
C
+
*
D
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
*

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.DRIVE,24)
E PROPERTY(IOL0.DRIVE,20)
F PROPERTY(IOL0.DRIVE,16)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.DRIVE,4)
J PROPERTY(IOL0.IOTYPE,SSTL33_I)
K PROPERTY(IOL0.IOTYPE,SSTL33_II)
L PROPERTY(IOL0.IOTYPE,SSTL25_I)
M PROPERTY(IOL0.IOTYPE,SSTL25_II)
N PROPERTY(IOL0.IOTYPE,SSTL18_I)
O PROPERTY(IOL0.IOTYPE,SSTL18_II)
P PROPERTY(IOL0.IOTYPE,SSTL15_I)
Q PROPERTY(IOL0.IOTYPE,SSTL15_II)
R PROPERTY(IOL0.IOTYPE,HSTL18_I)
S PROPERTY(IOL0.IOTYPE,HSTL18_II)
T PROPERTY(IOL0.IOTYPE,HSTL15_I)
U PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_3 MISCS_MIC_IO_T 3 11 0 0 0 1 0 69 55 28
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
+
G
)
+
(
H
+
I
)
*
(
J
+
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
Q
+
R
*
S
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
)

A
B
+
C
D
+
E
F
+
G
+
*
H
I
+
J
K
+
L
+
*
+
M
N
O
+
*
+
P
Q
*
+
R
S
*
+
T
+
U
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS33)
D PROPERTY(IOL0.IOTYPE,PCI33)
E PROPERTY(IOL0.DRIVE,24)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,16)
H PROPERTY(IOL0.IOTYPE,LVCMOS25)
I PROPERTY(IOL0.IOTYPE,LVDS25_E)
J PROPERTY(IOL0.DRIVE,20)
K PROPERTY(IOL0.DRIVE,16)
L PROPERTY(IOL0.DRIVE,12)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,8)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.IOTYPE,LVCMOS12)
S PROPERTY(IOL0.DRIVE,8)
T PROPERTY(IOL0.IOTYPE,SSTL33_II)
U PROPERTY(IOL0.IOTYPE,SSTL25_II)
V PROPERTY(IOL0.IOTYPE,SSTL18_II)
W PROPERTY(IOL0.IOTYPE,SSTL15_I)
X PROPERTY(IOL0.IOTYPE,SSTL15_II)
Y PROPERTY(IOL0.IOTYPE,HSTL18_I)
Z PROPERTY(IOL0.IOTYPE,HSTL18_II)
[ PROPERTY(IOL0.IOTYPE,HSTL15_I)
\ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_2 MISCS_MIC_IO_T 0 10 0 0 0 1 0 82 62 31
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
)
+
M
*
(
N
+
O
)
+
P
*
(
Q
+
R
)
+
S
*
(
T
+
U
)
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
*
+
M
N
O
+
*
+
P
Q
R
+
*
+
S
T
U
+
*
+
V
+
W
+
X
+
Y
+
Z
+
[
+
\
+
]
+
^
+
_
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,24)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,8)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,8)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.DRIVE,12)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS15)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,LVCMOS12)
T PROPERTY(IOL0.DRIVE,8)
U PROPERTY(IOL0.DRIVE,4)
V PROPERTY(IOL0.IOTYPE,SSTL33_I)
W PROPERTY(IOL0.IOTYPE,SSTL25_I)
X PROPERTY(IOL0.IOTYPE,SSTL25_II)
Y PROPERTY(IOL0.IOTYPE,SSTL18_I)
Z PROPERTY(IOL0.IOTYPE,SSTL18_II)
[ PROPERTY(IOL0.IOTYPE,SSTL15_I)
\ PROPERTY(IOL0.IOTYPE,SSTL15_II)
] PROPERTY(IOL0.IOTYPE,HSTL18_II)
^ PROPERTY(IOL0.IOTYPE,HSTL15_I)
_ PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_1 MISCS_MIC_IO_T 0 19 0 0 0 1 0 62 46 23
A
+
~
(
(
B
+
C
)
*
(
(
D
+
E
)
*
(
F
+
G
+
H
)
+
(
I
+
J
)
*
(
K
+
L
+
M
)
+
N
*
O
+
P
*
(
Q
+
R
)
+
S
+
T
+
U
+
V
+
W
)
)

A
B
C
+
D
E
+
F
G
+
H
+
*
I
J
+
K
L
+
M
+
*
+
N
O
*
+
P
Q
R
+
*
+
S
+
T
+
U
+
V
+
W
+
*
~
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.MODE,OUT)
C PROPERTY(IOL0.MODE,BI)
D PROPERTY(IOL0.IOTYPE,LVCMOS33)
E PROPERTY(IOL0.IOTYPE,PCI33)
F PROPERTY(IOL0.DRIVE,20)
G PROPERTY(IOL0.DRIVE,12)
H PROPERTY(IOL0.DRIVE,4)
I PROPERTY(IOL0.IOTYPE,LVCMOS25)
J PROPERTY(IOL0.IOTYPE,LVDS25_E)
K PROPERTY(IOL0.DRIVE,20)
L PROPERTY(IOL0.DRIVE,16)
M PROPERTY(IOL0.DRIVE,4)
N PROPERTY(IOL0.IOTYPE,LVCMOS15)
O PROPERTY(IOL0.DRIVE,4)
P PROPERTY(IOL0.IOTYPE,LVCMOS12)
Q PROPERTY(IOL0.DRIVE,8)
R PROPERTY(IOL0.DRIVE,4)
S PROPERTY(IOL0.IOTYPE,SSTL18_I)
T PROPERTY(IOL0.IOTYPE,SSTL18_II)
U PROPERTY(IOL0.IOTYPE,SSTL15_II)
V PROPERTY(IOL0.IOTYPE,HSTL18_II)
W PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENSRC_0 MISCS_MIC_IO_T 3 8 0 0 0 1 0 43 33 17
(
A
+
B
)
*
(
(
C
+
D
)
*
(
E
+
F
)
+
G
*
H
+
I
*
(
J
+
K
)
+
L
+
M
+
N
+
O
+
P
+
Q
)

A
B
+
C
D
+
E
F
+
*
G
H
*
+
I
J
K
+
*
+
L
+
M
+
N
+
O
+
P
+
Q
+
*

A PROPERTY(IOL0.MODE,OUT)
B PROPERTY(IOL0.MODE,BI)
C PROPERTY(IOL0.IOTYPE,LVCMOS25)
D PROPERTY(IOL0.IOTYPE,LVDS25_E)
E PROPERTY(IOL0.DRIVE,16)
F PROPERTY(IOL0.DRIVE,8)
G PROPERTY(IOL0.IOTYPE,LVCMOS18)
H PROPERTY(IOL0.DRIVE,12)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.DRIVE,8)
K PROPERTY(IOL0.DRIVE,4)
L PROPERTY(IOL0.IOTYPE,SSTL18_I)
M PROPERTY(IOL0.IOTYPE,SSTL18_II)
N PROPERTY(IOL0.IOTYPE,SSTL15_I)
O PROPERTY(IOL0.IOTYPE,SSTL15_II)
P PROPERTY(IOL0.IOTYPE,HSTL18_II)
Q PROPERTY(IOL0.IOTYPE,HSTL15_II)

MC12_ENVR_7 MISCS_MIC_IO_T 3 11 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF2)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_6 MISCS_MIC_IO_T 3 8 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL3.VREF,VREF1)
B PROPERTY(IOL3.IOTYPE,SSTL15_I)
C PROPERTY(IOL3.IOTYPE,SSTL15_II)
D PROPERTY(IOL3.IOTYPE,SSTL18_I)
E PROPERTY(IOL3.IOTYPE,SSTL18_II)
F PROPERTY(IOL3.IOTYPE,SSTL25_I)
G PROPERTY(IOL3.IOTYPE,SSTL25_II)
H PROPERTY(IOL3.IOTYPE,SSTL33_I)
I PROPERTY(IOL3.IOTYPE,SSTL33_II)
J PROPERTY(IOL3.IOTYPE,HSTL15_I)
K PROPERTY(IOL3.IOTYPE,HSTL18_I)
L PROPERTY(IOL3.IOTYPE,HSTL18_II)

MC12_ENVR_5 MISCS_MIC_IO_T 2 18 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF2)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_4 MISCS_MIC_IO_T 1 11 1 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL2.VREF,VREF1)
B PROPERTY(IOL2.IOTYPE,SSTL15_I)
C PROPERTY(IOL2.IOTYPE,SSTL15_II)
D PROPERTY(IOL2.IOTYPE,SSTL18_I)
E PROPERTY(IOL2.IOTYPE,SSTL18_II)
F PROPERTY(IOL2.IOTYPE,SSTL25_I)
G PROPERTY(IOL2.IOTYPE,SSTL25_II)
H PROPERTY(IOL2.IOTYPE,SSTL33_I)
I PROPERTY(IOL2.IOTYPE,SSTL33_II)
J PROPERTY(IOL2.IOTYPE,HSTL15_I)
K PROPERTY(IOL2.IOTYPE,HSTL18_I)
L PROPERTY(IOL2.IOTYPE,HSTL18_II)

MC12_ENVR_3 MISCS_MIC_IO_T 1 11 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF2)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_2 MISCS_MIC_IO_T 1 13 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL1.VREF,VREF1)
B PROPERTY(IOL1.IOTYPE,SSTL15_I)
C PROPERTY(IOL1.IOTYPE,SSTL15_II)
D PROPERTY(IOL1.IOTYPE,SSTL18_I)
E PROPERTY(IOL1.IOTYPE,SSTL18_II)
F PROPERTY(IOL1.IOTYPE,SSTL25_I)
G PROPERTY(IOL1.IOTYPE,SSTL25_II)
H PROPERTY(IOL1.IOTYPE,SSTL33_I)
I PROPERTY(IOL1.IOTYPE,SSTL33_II)
J PROPERTY(IOL1.IOTYPE,HSTL15_I)
K PROPERTY(IOL1.IOTYPE,HSTL18_I)
L PROPERTY(IOL1.IOTYPE,HSTL18_II)

MC12_ENVR_1 MISCS_MIC_IO_T 3 7 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF2)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_ENVR_0 MISCS_MIC_IO_T 3 5 0 0 0 1 0 25 23 12
A
*
(
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
)

A
B
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
*

A PROPERTY(IOL0.VREF,VREF1)
B PROPERTY(IOL0.IOTYPE,SSTL15_I)
C PROPERTY(IOL0.IOTYPE,SSTL15_II)
D PROPERTY(IOL0.IOTYPE,SSTL18_I)
E PROPERTY(IOL0.IOTYPE,SSTL18_II)
F PROPERTY(IOL0.IOTYPE,SSTL25_I)
G PROPERTY(IOL0.IOTYPE,SSTL25_II)
H PROPERTY(IOL0.IOTYPE,SSTL33_I)
I PROPERTY(IOL0.IOTYPE,SSTL33_II)
J PROPERTY(IOL0.IOTYPE,HSTL15_I)
K PROPERTY(IOL0.IOTYPE,HSTL18_I)
L PROPERTY(IOL0.IOTYPE,HSTL18_II)

MC12_H2L_7 MISCS_MIC_IO_T 3 5 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,L2H)
B PROPERTY(IOL3.HYSTERESIS,HIGH)
C PROPERTY(IOL3.HYSTERESIS,UD1)
D PROPERTY(IOL3.HYSTERESIS,UD2)
E PROPERTY(IOL3.HYSTERESIS,UD3)

MC12_H2L_6 MISCS_MIC_IO_T 0 14 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL3.HYSTERESIS,NA)
B PROPERTY(IOL3.HYSTERESIS,H2L)
C PROPERTY(IOL3.HYSTERESIS,OD1)
D PROPERTY(IOL3.HYSTERESIS,OD2)
E PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_H2L_5 MISCS_MIC_IO_T 1 17 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,L2H)
B PROPERTY(IOL2.HYSTERESIS,HIGH)
C PROPERTY(IOL2.HYSTERESIS,UD1)
D PROPERTY(IOL2.HYSTERESIS,UD2)
E PROPERTY(IOL2.HYSTERESIS,UD3)

MC12_H2L_4 MISCS_MIC_IO_T 1 12 1 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL2.HYSTERESIS,NA)
B PROPERTY(IOL2.HYSTERESIS,H2L)
C PROPERTY(IOL2.HYSTERESIS,OD1)
D PROPERTY(IOL2.HYSTERESIS,OD2)
E PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_H2L_3 MISCS_MIC_IO_T 1 19 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,L2H)
B PROPERTY(IOL1.HYSTERESIS,HIGH)
C PROPERTY(IOL1.HYSTERESIS,UD1)
D PROPERTY(IOL1.HYSTERESIS,UD2)
E PROPERTY(IOL1.HYSTERESIS,UD3)

MC12_H2L_2 MISCS_MIC_IO_T 1 14 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL1.HYSTERESIS,NA)
B PROPERTY(IOL1.HYSTERESIS,H2L)
C PROPERTY(IOL1.HYSTERESIS,OD1)
D PROPERTY(IOL1.HYSTERESIS,OD2)
E PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_H2L_1 MISCS_MIC_IO_T 0 18 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,L2H)
B PROPERTY(IOL0.HYSTERESIS,HIGH)
C PROPERTY(IOL0.HYSTERESIS,UD1)
D PROPERTY(IOL0.HYSTERESIS,UD2)
E PROPERTY(IOL0.HYSTERESIS,UD3)

MC12_H2L_0 MISCS_MIC_IO_T 0 12 0 0 0 1 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A PROPERTY(IOL0.HYSTERESIS,NA)
B PROPERTY(IOL0.HYSTERESIS,H2L)
C PROPERTY(IOL0.HYSTERESIS,OD1)
D PROPERTY(IOL0.HYSTERESIS,OD2)
E PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_7 MISCS_MIC_IO_T 0 13 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD2)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_6 MISCS_MIC_IO_T 0 11 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.HYSTERESIS,OD1)
B PROPERTY(IOL3.HYSTERESIS,OD3)

MC12_INSBT_5 MISCS_MIC_IO_T 1 6 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD2)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_4 MISCS_MIC_IO_T 1 4 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.HYSTERESIS,OD1)
B PROPERTY(IOL2.HYSTERESIS,OD3)

MC12_INSBT_3 MISCS_MIC_IO_T 1 4 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD2)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_2 MISCS_MIC_IO_T 2 11 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.HYSTERESIS,OD1)
B PROPERTY(IOL1.HYSTERESIS,OD3)

MC12_INSBT_1 MISCS_MIC_IO_T 0 11 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD2)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_INSBT_0 MISCS_MIC_IO_T 3 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.HYSTERESIS,OD1)
B PROPERTY(IOL0.HYSTERESIS,OD3)

MC12_PWRGURD_EN_3 MISCS_MIC_IO_T 3 9 1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_2 MISCS_MIC_IO_T 1 13 1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_1 MISCS_MIC_IO_T 1 15 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PWRGURD_EN_0 MISCS_MIC_IO_T 3 12 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDIFF_3 MISCS_MIC_IO_T 3 10 1 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL3.DIFFRESISTOR,130)
B PROPERTY(IOL3.DIFFRESISTOR,120)
C PROPERTY(IOL3.DIFFRESISTOR,110)
D PROPERTY(IOL3.DIFFRESISTOR,100)
E PROPERTY(IOL3.DIFFRESISTOR,90)
F PROPERTY(IOL3.DIFFRESISTOR,80)
G PROPERTY(IOL3.DIFFRESISTOR,70)
H PROPERTY(IOL3.DIFFRESISTOR,60)

MC12_RDIFF_2 MISCS_MIC_IO_T 2 19 1 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL2.DIFFRESISTOR,130)
B PROPERTY(IOL2.DIFFRESISTOR,120)
C PROPERTY(IOL2.DIFFRESISTOR,110)
D PROPERTY(IOL2.DIFFRESISTOR,100)
E PROPERTY(IOL2.DIFFRESISTOR,90)
F PROPERTY(IOL2.DIFFRESISTOR,80)
G PROPERTY(IOL2.DIFFRESISTOR,70)
H PROPERTY(IOL2.DIFFRESISTOR,60)

MC12_RDIFF_1 MISCS_MIC_IO_T 2 10 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL1.DIFFRESISTOR,130)
B PROPERTY(IOL1.DIFFRESISTOR,120)
C PROPERTY(IOL1.DIFFRESISTOR,110)
D PROPERTY(IOL1.DIFFRESISTOR,100)
E PROPERTY(IOL1.DIFFRESISTOR,90)
F PROPERTY(IOL1.DIFFRESISTOR,80)
G PROPERTY(IOL1.DIFFRESISTOR,70)
H PROPERTY(IOL1.DIFFRESISTOR,60)

MC12_RDIFF_0 MISCS_MIC_IO_T 3 15 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(IOL0.DIFFRESISTOR,130)
B PROPERTY(IOL0.DIFFRESISTOR,120)
C PROPERTY(IOL0.DIFFRESISTOR,110)
D PROPERTY(IOL0.DIFFRESISTOR,100)
E PROPERTY(IOL0.DIFFRESISTOR,90)
F PROPERTY(IOL0.DIFFRESISTOR,80)
G PROPERTY(IOL0.DIFFRESISTOR,70)
H PROPERTY(IOL0.DIFFRESISTOR,60)

MC12_SLEW_7 MISCS_MIC_IO_T 3 6 1 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,SSTL25_I)
J PROPERTY(IOL3.IOTYPE,SSTL25_II)
K PROPERTY(IOL3.IOTYPE,LVCMOS12)
L PROPERTY(IOL3.IOTYPE,LVCMOS15)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,MED)
O PROPERTY(IOL3.SLEWRATE,FAST)
P PROPERTY(IOL3.IOTYPE,LVDS25_E)
Q PROPERTY(IOL3.IOTYPE,LVCMOS25)
R PROPERTY(IOL3.IOTYPE,LVCMOS33)
S PROPERTY(IOL3.SLEWRATE,FAST)

MC12_SLEW_6 MISCS_MIC_IO_T 0 6 1 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL3.IOTYPE,HSTL15_I)
B PROPERTY(IOL3.IOTYPE,HSTL15_II)
C PROPERTY(IOL3.IOTYPE,SSTL15_I)
D PROPERTY(IOL3.IOTYPE,SSTL15_II)
E PROPERTY(IOL3.IOTYPE,HSTL18_I)
F PROPERTY(IOL3.IOTYPE,HSTL18_II)
G PROPERTY(IOL3.IOTYPE,SSTL18_I)
H PROPERTY(IOL3.IOTYPE,SSTL18_II)
I PROPERTY(IOL3.IOTYPE,LVCMOS12)
J PROPERTY(IOL3.IOTYPE,LVCMOS15)
K PROPERTY(IOL3.IOTYPE,LVCMOS18)
L PROPERTY(IOL3.SLEWRATE,FAST)
M PROPERTY(IOL3.IOTYPE,LVCMOS18)
N PROPERTY(IOL3.SLEWRATE,SLOW)
O PROPERTY(IOL3.IOTYPE,LVDS25_E)
P PROPERTY(IOL3.IOTYPE,LVCMOS25)
Q PROPERTY(IOL3.IOTYPE,LVCMOS33)
R PROPERTY(IOL3.SLEWRATE,MED)

MC12_SLEW_5 MISCS_MIC_IO_T 1 5 1 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,SSTL25_I)
J PROPERTY(IOL2.IOTYPE,SSTL25_II)
K PROPERTY(IOL2.IOTYPE,LVCMOS12)
L PROPERTY(IOL2.IOTYPE,LVCMOS15)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,MED)
O PROPERTY(IOL2.SLEWRATE,FAST)
P PROPERTY(IOL2.IOTYPE,LVDS25_E)
Q PROPERTY(IOL2.IOTYPE,LVCMOS25)
R PROPERTY(IOL2.IOTYPE,LVCMOS33)
S PROPERTY(IOL2.SLEWRATE,FAST)

MC12_SLEW_4 MISCS_MIC_IO_T 1 3 1 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL2.IOTYPE,HSTL15_I)
B PROPERTY(IOL2.IOTYPE,HSTL15_II)
C PROPERTY(IOL2.IOTYPE,SSTL15_I)
D PROPERTY(IOL2.IOTYPE,SSTL15_II)
E PROPERTY(IOL2.IOTYPE,HSTL18_I)
F PROPERTY(IOL2.IOTYPE,HSTL18_II)
G PROPERTY(IOL2.IOTYPE,SSTL18_I)
H PROPERTY(IOL2.IOTYPE,SSTL18_II)
I PROPERTY(IOL2.IOTYPE,LVCMOS12)
J PROPERTY(IOL2.IOTYPE,LVCMOS15)
K PROPERTY(IOL2.IOTYPE,LVCMOS18)
L PROPERTY(IOL2.SLEWRATE,FAST)
M PROPERTY(IOL2.IOTYPE,LVCMOS18)
N PROPERTY(IOL2.SLEWRATE,SLOW)
O PROPERTY(IOL2.IOTYPE,LVDS25_E)
P PROPERTY(IOL2.IOTYPE,LVCMOS25)
Q PROPERTY(IOL2.IOTYPE,LVCMOS33)
R PROPERTY(IOL2.SLEWRATE,MED)

MC12_SLEW_3 MISCS_MIC_IO_T 1 5 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,SSTL25_I)
J PROPERTY(IOL1.IOTYPE,SSTL25_II)
K PROPERTY(IOL1.IOTYPE,LVCMOS12)
L PROPERTY(IOL1.IOTYPE,LVCMOS15)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,MED)
O PROPERTY(IOL1.SLEWRATE,FAST)
P PROPERTY(IOL1.IOTYPE,LVDS25_E)
Q PROPERTY(IOL1.IOTYPE,LVCMOS25)
R PROPERTY(IOL1.IOTYPE,LVCMOS33)
S PROPERTY(IOL1.SLEWRATE,FAST)

MC12_SLEW_2 MISCS_MIC_IO_T 1 3 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL1.IOTYPE,HSTL15_I)
B PROPERTY(IOL1.IOTYPE,HSTL15_II)
C PROPERTY(IOL1.IOTYPE,SSTL15_I)
D PROPERTY(IOL1.IOTYPE,SSTL15_II)
E PROPERTY(IOL1.IOTYPE,HSTL18_I)
F PROPERTY(IOL1.IOTYPE,HSTL18_II)
G PROPERTY(IOL1.IOTYPE,SSTL18_I)
H PROPERTY(IOL1.IOTYPE,SSTL18_II)
I PROPERTY(IOL1.IOTYPE,LVCMOS12)
J PROPERTY(IOL1.IOTYPE,LVCMOS15)
K PROPERTY(IOL1.IOTYPE,LVCMOS18)
L PROPERTY(IOL1.SLEWRATE,FAST)
M PROPERTY(IOL1.IOTYPE,LVCMOS18)
N PROPERTY(IOL1.SLEWRATE,SLOW)
O PROPERTY(IOL1.IOTYPE,LVDS25_E)
P PROPERTY(IOL1.IOTYPE,LVCMOS25)
Q PROPERTY(IOL1.IOTYPE,LVCMOS33)
R PROPERTY(IOL1.SLEWRATE,MED)

MC12_SLEW_1 MISCS_MIC_IO_T 3 6 0 0 0 1 0 41 37 19
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
*
(
N
+
O
)
+
(
P
+
Q
+
R
)
*
S

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
N
O
+
*
+
P
Q
+
R
+
S
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,SSTL25_I)
J PROPERTY(IOL0.IOTYPE,SSTL25_II)
K PROPERTY(IOL0.IOTYPE,LVCMOS12)
L PROPERTY(IOL0.IOTYPE,LVCMOS15)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,MED)
O PROPERTY(IOL0.SLEWRATE,FAST)
P PROPERTY(IOL0.IOTYPE,LVDS25_E)
Q PROPERTY(IOL0.IOTYPE,LVCMOS25)
R PROPERTY(IOL0.IOTYPE,LVCMOS33)
S PROPERTY(IOL0.SLEWRATE,FAST)

MC12_SLEW_0 MISCS_MIC_IO_T 0 6 0 0 0 1 0 39 35 18
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(
I
+
J
+
K
)
*
L
+
M
*
N
+
(
O
+
P
+
Q
)
*
R

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
J
+
K
+
L
*
+
M
N
*
+
O
P
+
Q
+
R
*
+

A PROPERTY(IOL0.IOTYPE,HSTL15_I)
B PROPERTY(IOL0.IOTYPE,HSTL15_II)
C PROPERTY(IOL0.IOTYPE,SSTL15_I)
D PROPERTY(IOL0.IOTYPE,SSTL15_II)
E PROPERTY(IOL0.IOTYPE,HSTL18_I)
F PROPERTY(IOL0.IOTYPE,HSTL18_II)
G PROPERTY(IOL0.IOTYPE,SSTL18_I)
H PROPERTY(IOL0.IOTYPE,SSTL18_II)
I PROPERTY(IOL0.IOTYPE,LVCMOS12)
J PROPERTY(IOL0.IOTYPE,LVCMOS15)
K PROPERTY(IOL0.IOTYPE,LVCMOS18)
L PROPERTY(IOL0.SLEWRATE,FAST)
M PROPERTY(IOL0.IOTYPE,LVCMOS18)
N PROPERTY(IOL0.SLEWRATE,SLOW)
O PROPERTY(IOL0.IOTYPE,LVDS25_E)
P PROPERTY(IOL0.IOTYPE,LVCMOS25)
Q PROPERTY(IOL0.IOTYPE,LVCMOS33)
R PROPERTY(IOL0.SLEWRATE,MED)

MC12_USR_PD_3 MISCS_MIC_IO_T 3 14 1 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL3.PULLMODE,PULLDOWN)
C PROPERTY(IOL3.PULLMODE,NONE)

MC12_USR_PD_2 MISCS_MIC_IO_T 2 15 1 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL2.IOTYPE,LVDS25)
B PROPERTY(IOL2.PULLMODE,PULLDOWN)
C PROPERTY(IOL2.PULLMODE,NONE)

MC12_USR_PD_1 MISCS_MIC_IO_T 2 17 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL1.PULLMODE,PULLDOWN)
C PROPERTY(IOL1.PULLMODE,NONE)

MC12_USR_PD_0 MISCS_MIC_IO_T 3 19 0 0 0 1 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(IOL0.IOTYPE,LVDS25)
B PROPERTY(IOL0.PULLMODE,PULLDOWN)
C PROPERTY(IOL0.PULLMODE,NONE)

MC12_USR_PU_N_3 MISCS_MIC_IO_T 3 16 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL3.PULLMODE,PULLDOWN)
B PROPERTY(IOL3.PULLMODE,KEEPER)

MC12_USR_PU_N_2 MISCS_MIC_IO_T 2 13 1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL2.PULLMODE,PULLDOWN)
B PROPERTY(IOL2.PULLMODE,KEEPER)

MC12_USR_PU_N_1 MISCS_MIC_IO_T 2 15 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL1.PULLMODE,PULLDOWN)
B PROPERTY(IOL1.PULLMODE,KEEPER)

MC12_USR_PU_N_0 MISCS_MIC_IO_T 3 14 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(IOL0.PULLMODE,PULLDOWN)
B PROPERTY(IOL0.PULLMODE,KEEPER)

MC12_VRDRV_7 MISCS_MIC_IO_T 0 18 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_6 MISCS_MIC_IO_T 0 17 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL3.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_5 MISCS_MIC_IO_T 1 19 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_4 MISCS_MIC_IO_T 1 9 1 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL2.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_3 MISCS_MIC_IO_T 1 10 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_2 MISCS_MIC_IO_T 1 8 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL1.IOTYPE,VREF1_DRIVER)

MC12_VRDRV_1 MISCS_MIC_IO_T 0 16 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF2_DRIVER)

MC12_VRDRV_0 MISCS_MIC_IO_T 0 15 0 0 0 1 0 1 1 1
A

A

A PROPERTY(IOL0.IOTYPE,VREF1_DRIVER)


ios_bankref_bl 0 0 15
MC12_INR_ON MISCS_MIC_IO_B 2 41 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR,ON)

MC12_STDBY_INR MISCS_MIC_IO_B 2 43 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR_STDBY,ENABLE)

MC12_ENVR0_1 MISCS_MIC_IO_B 2 37 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,MID)

MC12_ENVR0_0 MISCS_MIC_IO_B 2 39 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,LOW)

MC12_ENVR1_1 MISCS_MIC_IO_B 1 42 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,MID)

MC12_ENVR1_0 MISCS_MIC_IO_B 2 35 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,LOW)

MC12_VRPD_N_1 MISCS_MIC_IO_B 1 35 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF2,ENABLE)

MC12_VRPD_N_0 MISCS_MIC_IO_B 1 37 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF1,ENABLE)

MC12_PU_1 MISCS_MIC_IO_B 1 38 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PU_0 MISCS_MIC_IO_B 1 40 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_1 MISCS_MIC_IO_B 1 43 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_0 MISCS_MIC_IO_B 1 36 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDSEL_2 MISCS_MIC_IO_B 1 39 4 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,90)
B PROPERTY(BANKREF.DIFFRESISTOR,80)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_1 MISCS_MIC_IO_B 1 41 4 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,110)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_0 MISCS_MIC_IO_B 1 34 4 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,120)
C PROPERTY(BANKREF.DIFFRESISTOR,80)
D PROPERTY(BANKREF.DIFFRESISTOR,60)


ios_bankref_br 0 0 15
MC12_INR_ON MISCS_MIC_IO_B 2 41 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR,ON)

MC12_STDBY_INR MISCS_MIC_IO_B 2 43 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR_STDBY,ENABLE)

MC12_ENVR0_1 MISCS_MIC_IO_B 2 37 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,MID)

MC12_ENVR0_0 MISCS_MIC_IO_B 2 39 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,LOW)

MC12_ENVR1_1 MISCS_MIC_IO_B 1 42 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,MID)

MC12_ENVR1_0 MISCS_MIC_IO_B 2 35 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,LOW)

MC12_VRPD_N_1 MISCS_MIC_IO_B 1 35 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF2,ENABLE)

MC12_VRPD_N_0 MISCS_MIC_IO_B 1 37 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF1,ENABLE)

MC12_PU_1 MISCS_MIC_IO_B 1 38 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PU_0 MISCS_MIC_IO_B 1 40 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_1 MISCS_MIC_IO_B 1 43 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_0 MISCS_MIC_IO_B 1 36 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDSEL_2 MISCS_MIC_IO_B 1 39 2 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,90)
B PROPERTY(BANKREF.DIFFRESISTOR,80)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_1 MISCS_MIC_IO_B 1 41 2 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,110)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_0 MISCS_MIC_IO_B 1 34 2 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,120)
C PROPERTY(BANKREF.DIFFRESISTOR,80)
D PROPERTY(BANKREF.DIFFRESISTOR,60)


ios_bankref_l 0 0 29
MC12_INR_ON MISCS_MIC_IO_L 0 79 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR,ON)

MC12_STDBY_INR MISCS_MIC_IO_L 0 78 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR_STDBY,ENABLE)

MC12_LVDS_ON MISCS_MIC_IO_L 0 159 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.LVDS,ON)

MC12_STDBY_LVDS MISCS_MIC_IO_L 0 158 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.LVDS_STDBY,ENABLE)

MC12_ENVR0_1 MISCS_MIC_IO_L 0 77 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,MID)

MC12_ENVR0_0 MISCS_MIC_IO_L 0 76 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,LOW)

MC12_ENVR1_1 MISCS_MIC_IO_L 0 75 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,MID)

MC12_ENVR1_0 MISCS_MIC_IO_L 0 74 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,LOW)

MC12_VRPD_N_1 MISCS_MIC_IO_L 0 0 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF2,ENABLE)

MC12_VRPD_N_0 MISCS_MIC_IO_L 0 3 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF1,ENABLE)

MC12_PU_1 MISCS_MIC_IO_L 0 9 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PU_0 MISCS_MIC_IO_L 0 8 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_1 MISCS_MIC_IO_L 0 4 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_0 MISCS_MIC_IO_L 0 6 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDSEL_2 MISCS_MIC_IO_L 0 2 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,90)
B PROPERTY(BANKREF.DIFFRESISTOR,80)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_1 MISCS_MIC_IO_L 0 5 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,110)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_0 MISCS_MIC_IO_L 0 7 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,120)
C PROPERTY(BANKREF.DIFFRESISTOR,80)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_VOC_1 MISCS_MIC_IO_L 0 157 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VCM,0.8)

MC12_VOC_0 MISCS_MIC_IO_L 0 156 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VCM,0.9)

MC12_VOD_0 MISCS_MIC_IO_L 0 154 0 0 0 1 0 9 7 4
A
+
(
B
+
C
+
D
)

A
B
C
+
D
+
+

A MEMORY(BANKREF,VODB,0)
B PROPERTY(BANKREF.VOD,400M)
C PROPERTY(BANKREF.VOD,350M)
D PROPERTY(BANKREF.VOD,200M)

MC12_VOD_1 MISCS_MIC_IO_L 0 155 0 0 0 1 0 9 7 4
A
+
(
B
+
C
+
D
)

A
B
C
+
D
+
+

A MEMORY(BANKREF,VODB,1)
B PROPERTY(BANKREF.VOD,400M)
C PROPERTY(BANKREF.VOD,350M)
D PROPERTY(BANKREF.VOD,250M)

MC12_RPCON_3 MISCS_MIC_IO_L 0 85 0 0 0 1 0 29 21 11
A
+
(
B
*
(
C
+
D
+
E
)
+
F
*
(
G
+
H
)
+
I
*
(
J
+
K
)
)

A
B
C
D
+
E
+
*
F
G
H
+
*
+
I
J
K
+
*
+
+

A MEMORY(BANKREF,RP,3)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,250M)
D PROPERTY(BANKREF.VOD,350M)
E PROPERTY(BANKREF.VOD,400M)
F PROPERTY(BANKREF.VCM,0.9)
G PROPERTY(BANKREF.VOD,350M)
H PROPERTY(BANKREF.VOD,400M)
I PROPERTY(BANKREF.VCM,0.8)
J PROPERTY(BANKREF.VOD,350M)
K PROPERTY(BANKREF.VOD,400M)

MC12_RPCON_2 MISCS_MIC_IO_L 0 84 0 0 0 1 0 23 19 9
A
+
(
B
*
~
C
+
D
*
~
E
+
F
*
(
G
+
H
+
I
)
)

A
B
C
~
*
D
E
~
*
+
F
G
H
+
I
+
*
+
+

A MEMORY(BANKREF,RP,2)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,250M)
D PROPERTY(BANKREF.VCM,0.9)
E PROPERTY(BANKREF.VOD,150M)
F PROPERTY(BANKREF.VCM,0.8)
G PROPERTY(BANKREF.VOD,200M)
H PROPERTY(BANKREF.VOD,250M)
I PROPERTY(BANKREF.VOD,400M)

MC12_RPCON_1 MISCS_MIC_IO_L 0 153 0 0 0 1 0 31 25 12
A
+
(
B
*
(
C
+
D
+
E
)
+
F
*
(
G
+
H
+
I
)
+
J
*
~
K
*
~
L
)

A
B
C
D
+
E
+
*
F
G
H
+
I
+
*
+
J
K
~
*
L
~
*
+
+

A MEMORY(BANKREF,RP,1)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,200M)
D PROPERTY(BANKREF.VOD,350M)
E PROPERTY(BANKREF.VOD,400M)
F PROPERTY(BANKREF.VCM,0.9)
G PROPERTY(BANKREF.VOD,150M)
H PROPERTY(BANKREF.VOD,250M)
I PROPERTY(BANKREF.VOD,400M)
J PROPERTY(BANKREF.VCM,0.8)
K PROPERTY(BANKREF.VOD,200M)
L PROPERTY(BANKREF.VOD,400M)

MC12_RPCON_0 MISCS_MIC_IO_L 0 152 0 0 0 1 0 18 16 7
A
+
(
B
*
~
C
+
D
*
~
E
*
~
F
+
G
)

A
B
C
~
*
D
E
~
*
F
~
*
+
G
+
+

A MEMORY(BANKREF,RP,0)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,150M)
D PROPERTY(BANKREF.VCM,0.9)
E PROPERTY(BANKREF.VOD,350M)
F PROPERTY(BANKREF.VOD,400M)
G PROPERTY(BANKREF.VCM,0.8)

MC12_RNCON_3 MISCS_MIC_IO_L 0 81 0 0 0 1 0 31 23 12
A
+
(
B
*
(
C
+
D
)
+
E
*
(
F
+
G
+
H
)
+
I
*
(
J
+
K
+
L
)
)

A
B
C
D
+
*
E
F
G
+
H
+
*
+
I
J
K
+
L
+
*
+
+

A MEMORY(BANKREF,RN,3)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,350M)
D PROPERTY(BANKREF.VOD,400M)
E PROPERTY(BANKREF.VCM,0.9)
F PROPERTY(BANKREF.VOD,250M)
G PROPERTY(BANKREF.VOD,350M)
H PROPERTY(BANKREF.VOD,400M)
I PROPERTY(BANKREF.VCM,0.8)
J PROPERTY(BANKREF.VOD,250M)
K PROPERTY(BANKREF.VOD,350M)
L PROPERTY(BANKREF.VOD,400M)

MC12_RNCON_2 MISCS_MIC_IO_L 0 80 0 0 0 1 0 23 19 9
A
+
(
B
*
(
C
+
D
+
E
)
+
F
*
~
G
+
H
*
~
I
)

A
B
C
D
+
E
+
*
F
G
~
*
+
H
I
~
*
+
+

A MEMORY(BANKREF,RN,2)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,200M)
D PROPERTY(BANKREF.VOD,250M)
E PROPERTY(BANKREF.VOD,400M)
F PROPERTY(BANKREF.VCM,0.9)
G PROPERTY(BANKREF.VOD,250M)
H PROPERTY(BANKREF.VCM,0.8)
I PROPERTY(BANKREF.VOD,250M)

MC12_RNCON_1 MISCS_MIC_IO_L 0 83 0 0 0 1 0 29 21 11
A
+
(
B
*
(
C
+
D
)
+
E
*
(
F
+
G
)
+
H
*
(
I
+
J
+
K
)
)

A
B
C
D
+
*
E
F
G
+
*
+
H
I
J
+
K
+
*
+
+

A MEMORY(BANKREF,RN,1)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,150M)
D PROPERTY(BANKREF.VOD,400M)
E PROPERTY(BANKREF.VCM,0.9)
F PROPERTY(BANKREF.VOD,200M)
G PROPERTY(BANKREF.VOD,400M)
H PROPERTY(BANKREF.VCM,0.8)
I PROPERTY(BANKREF.VOD,200M)
J PROPERTY(BANKREF.VOD,350M)
K PROPERTY(BANKREF.VOD,400M)

MC12_RNCON_0 MISCS_MIC_IO_L 0 82 0 0 0 1 0 26 20 10
A
+
(
B
*
~
C
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
+
J
)
)

A
B
C
~
*
D
E
F
+
*
+
G
H
I
+
J
+
*
+
+

A MEMORY(BANKREF,RN,0)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,200M)
D PROPERTY(BANKREF.VCM,0.9)
E PROPERTY(BANKREF.VOD,350M)
F PROPERTY(BANKREF.VOD,400M)
G PROPERTY(BANKREF.VCM,0.8)
H PROPERTY(BANKREF.VOD,250M)
I PROPERTY(BANKREF.VOD,350M)
J PROPERTY(BANKREF.VOD,400M)


ios_bankref_r 0 0 29
MC12_INR_ON MISCS_MIC_IO_R 1 79 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR,ON)

MC12_STDBY_INR MISCS_MIC_IO_R 1 78 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR_STDBY,ENABLE)

MC12_LVDS_ON MISCS_MIC_IO_R 1 159 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.LVDS,ON)

MC12_STDBY_LVDS MISCS_MIC_IO_R 1 158 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.LVDS_STDBY,ENABLE)

MC12_ENVR0_1 MISCS_MIC_IO_R 1 77 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,MID)

MC12_ENVR0_0 MISCS_MIC_IO_R 1 76 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,LOW)

MC12_ENVR1_1 MISCS_MIC_IO_R 1 75 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,MID)

MC12_ENVR1_0 MISCS_MIC_IO_R 1 74 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,LOW)

MC12_VRPD_N_1 MISCS_MIC_IO_R 1 0 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF2,ENABLE)

MC12_VRPD_N_0 MISCS_MIC_IO_R 1 3 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF1,ENABLE)

MC12_PU_1 MISCS_MIC_IO_R 1 9 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PU_0 MISCS_MIC_IO_R 1 8 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_1 MISCS_MIC_IO_R 1 4 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_0 MISCS_MIC_IO_R 1 6 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDSEL_2 MISCS_MIC_IO_R 1 2 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,90)
B PROPERTY(BANKREF.DIFFRESISTOR,80)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_1 MISCS_MIC_IO_R 1 5 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,110)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_0 MISCS_MIC_IO_R 1 7 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,120)
C PROPERTY(BANKREF.DIFFRESISTOR,80)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_VOC_1 MISCS_MIC_IO_R 1 157 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VCM,0.8)

MC12_VOC_0 MISCS_MIC_IO_R 1 156 0 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VCM,0.9)

MC12_VOD_0 MISCS_MIC_IO_R 1 154 0 0 0 1 0 9 7 4
A
+
(
B
+
C
+
D
)

A
B
C
+
D
+
+

A MEMORY(BANKREF,VODB,0)
B PROPERTY(BANKREF.VOD,400M)
C PROPERTY(BANKREF.VOD,350M)
D PROPERTY(BANKREF.VOD,200M)

MC12_VOD_1 MISCS_MIC_IO_R 1 155 0 0 0 1 0 9 7 4
A
+
(
B
+
C
+
D
)

A
B
C
+
D
+
+

A MEMORY(BANKREF,VODB,1)
B PROPERTY(BANKREF.VOD,400M)
C PROPERTY(BANKREF.VOD,350M)
D PROPERTY(BANKREF.VOD,250M)

MC12_RPCON_3 MISCS_MIC_IO_R 1 85 0 0 0 1 0 29 21 11
A
+
(
B
*
(
C
+
D
+
E
)
+
F
*
(
G
+
H
)
+
I
*
(
J
+
K
)
)

A
B
C
D
+
E
+
*
F
G
H
+
*
+
I
J
K
+
*
+
+

A MEMORY(BANKREF,RP,3)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,250M)
D PROPERTY(BANKREF.VOD,350M)
E PROPERTY(BANKREF.VOD,400M)
F PROPERTY(BANKREF.VCM,0.9)
G PROPERTY(BANKREF.VOD,350M)
H PROPERTY(BANKREF.VOD,400M)
I PROPERTY(BANKREF.VCM,0.8)
J PROPERTY(BANKREF.VOD,350M)
K PROPERTY(BANKREF.VOD,400M)

MC12_RPCON_2 MISCS_MIC_IO_R 1 84 0 0 0 1 0 23 19 9
A
+
(
B
*
~
C
+
D
*
~
E
+
F
*
(
G
+
H
+
I
)
)

A
B
C
~
*
D
E
~
*
+
F
G
H
+
I
+
*
+
+

A MEMORY(BANKREF,RP,2)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,250M)
D PROPERTY(BANKREF.VCM,0.9)
E PROPERTY(BANKREF.VOD,150M)
F PROPERTY(BANKREF.VCM,0.8)
G PROPERTY(BANKREF.VOD,200M)
H PROPERTY(BANKREF.VOD,250M)
I PROPERTY(BANKREF.VOD,400M)

MC12_RPCON_1 MISCS_MIC_IO_R 1 153 0 0 0 1 0 31 25 12
A
+
(
B
*
(
C
+
D
+
E
)
+
F
*
(
G
+
H
+
I
)
+
J
*
~
K
*
~
L
)

A
B
C
D
+
E
+
*
F
G
H
+
I
+
*
+
J
K
~
*
L
~
*
+
+

A MEMORY(BANKREF,RP,1)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,200M)
D PROPERTY(BANKREF.VOD,350M)
E PROPERTY(BANKREF.VOD,400M)
F PROPERTY(BANKREF.VCM,0.9)
G PROPERTY(BANKREF.VOD,150M)
H PROPERTY(BANKREF.VOD,250M)
I PROPERTY(BANKREF.VOD,400M)
J PROPERTY(BANKREF.VCM,0.8)
K PROPERTY(BANKREF.VOD,200M)
L PROPERTY(BANKREF.VOD,400M)

MC12_RPCON_0 MISCS_MIC_IO_R 1 152 0 0 0 1 0 18 16 7
A
+
(
B
*
~
C
+
D
*
~
E
*
~
F
+
G
)

A
B
C
~
*
D
E
~
*
F
~
*
+
G
+
+

A MEMORY(BANKREF,RP,0)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,150M)
D PROPERTY(BANKREF.VCM,0.9)
E PROPERTY(BANKREF.VOD,350M)
F PROPERTY(BANKREF.VOD,400M)
G PROPERTY(BANKREF.VCM,0.8)

MC12_RNCON_3 MISCS_MIC_IO_R 1 81 0 0 0 1 0 31 23 12
A
+
(
B
*
(
C
+
D
)
+
E
*
(
F
+
G
+
H
)
+
I
*
(
J
+
K
+
L
)
)

A
B
C
D
+
*
E
F
G
+
H
+
*
+
I
J
K
+
L
+
*
+
+

A MEMORY(BANKREF,RN,3)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,350M)
D PROPERTY(BANKREF.VOD,400M)
E PROPERTY(BANKREF.VCM,0.9)
F PROPERTY(BANKREF.VOD,250M)
G PROPERTY(BANKREF.VOD,350M)
H PROPERTY(BANKREF.VOD,400M)
I PROPERTY(BANKREF.VCM,0.8)
J PROPERTY(BANKREF.VOD,250M)
K PROPERTY(BANKREF.VOD,350M)
L PROPERTY(BANKREF.VOD,400M)

MC12_RNCON_2 MISCS_MIC_IO_R 1 80 0 0 0 1 0 23 19 9
A
+
(
B
*
(
C
+
D
+
E
)
+
F
*
~
G
+
H
*
~
I
)

A
B
C
D
+
E
+
*
F
G
~
*
+
H
I
~
*
+
+

A MEMORY(BANKREF,RN,2)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,200M)
D PROPERTY(BANKREF.VOD,250M)
E PROPERTY(BANKREF.VOD,400M)
F PROPERTY(BANKREF.VCM,0.9)
G PROPERTY(BANKREF.VOD,250M)
H PROPERTY(BANKREF.VCM,0.8)
I PROPERTY(BANKREF.VOD,250M)

MC12_RNCON_1 MISCS_MIC_IO_R 1 83 0 0 0 1 0 29 21 11
A
+
(
B
*
(
C
+
D
)
+
E
*
(
F
+
G
)
+
H
*
(
I
+
J
+
K
)
)

A
B
C
D
+
*
E
F
G
+
*
+
H
I
J
+
K
+
*
+
+

A MEMORY(BANKREF,RN,1)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,150M)
D PROPERTY(BANKREF.VOD,400M)
E PROPERTY(BANKREF.VCM,0.9)
F PROPERTY(BANKREF.VOD,200M)
G PROPERTY(BANKREF.VOD,400M)
H PROPERTY(BANKREF.VCM,0.8)
I PROPERTY(BANKREF.VOD,200M)
J PROPERTY(BANKREF.VOD,350M)
K PROPERTY(BANKREF.VOD,400M)

MC12_RNCON_0 MISCS_MIC_IO_R 1 82 0 0 0 1 0 26 20 10
A
+
(
B
*
~
C
+
D
*
(
E
+
F
)
+
G
*
(
H
+
I
+
J
)
)

A
B
C
~
*
D
E
F
+
*
+
G
H
I
+
J
+
*
+
+

A MEMORY(BANKREF,RN,0)
B PROPERTY(BANKREF.VCM,1.2)
C PROPERTY(BANKREF.VOD,200M)
D PROPERTY(BANKREF.VCM,0.9)
E PROPERTY(BANKREF.VOD,350M)
F PROPERTY(BANKREF.VOD,400M)
G PROPERTY(BANKREF.VCM,0.8)
H PROPERTY(BANKREF.VOD,250M)
I PROPERTY(BANKREF.VOD,350M)
J PROPERTY(BANKREF.VOD,400M)


ios_bankref_tl 0 0 15
MC12_INR_ON MISCS_MIC_IO_T 2 12 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR,ON)

MC12_STDBY_INR MISCS_MIC_IO_T 2 10 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR_STDBY,ENABLE)

MC12_ENVR0_1 MISCS_MIC_IO_T 2 16 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,MID)

MC12_ENVR0_0 MISCS_MIC_IO_T 2 14 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,LOW)

MC12_ENVR1_1 MISCS_MIC_IO_T 1 11 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,MID)

MC12_ENVR1_0 MISCS_MIC_IO_T 2 18 4 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,LOW)

MC12_VRPD_N_1 MISCS_MIC_IO_T 1 18 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF2,ENABLE)

MC12_VRPD_N_0 MISCS_MIC_IO_T 1 16 4 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF1,ENABLE)

MC12_PU_1 MISCS_MIC_IO_T 1 15 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PU_0 MISCS_MIC_IO_T 1 13 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_1 MISCS_MIC_IO_T 1 10 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_0 MISCS_MIC_IO_T 1 17 4 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDSEL_2 MISCS_MIC_IO_T 1 14 4 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,90)
B PROPERTY(BANKREF.DIFFRESISTOR,80)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_1 MISCS_MIC_IO_T 1 12 4 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,110)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_0 MISCS_MIC_IO_T 1 19 4 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,120)
C PROPERTY(BANKREF.DIFFRESISTOR,80)
D PROPERTY(BANKREF.DIFFRESISTOR,60)


ios_bankref_tr 0 0 15
MC12_INR_ON MISCS_MIC_IO_T 2 12 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR,ON)

MC12_STDBY_INR MISCS_MIC_IO_T 2 10 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.INR_STDBY,ENABLE)

MC12_ENVR0_1 MISCS_MIC_IO_T 2 16 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,MID)

MC12_ENVR0_0 MISCS_MIC_IO_T 2 14 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF1_VALUE,HIGH)
B PROPERTY(BANKERF.VREF1_VALUE,LOW)

MC12_ENVR1_1 MISCS_MIC_IO_T 1 11 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,MID)

MC12_ENVR1_0 MISCS_MIC_IO_T 2 18 2 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(BANKREF.VREF2_VALUE,HIGH)
B PROPERTY(BANKERF.VREF2_VALUE,LOW)

MC12_VRPD_N_1 MISCS_MIC_IO_T 1 18 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF2,ENABLE)

MC12_VRPD_N_0 MISCS_MIC_IO_T 1 16 2 0 0 1 0 1 1 1
A

A

A PROPERTY(BANKREF.VREF1,ENABLE)

MC12_PU_1 MISCS_MIC_IO_T 1 15 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PU_0 MISCS_MIC_IO_T 1 13 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_1 MISCS_MIC_IO_T 1 10 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_PD_0 MISCS_MIC_IO_T 1 17 2 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC12_RDSEL_2 MISCS_MIC_IO_T 1 14 2 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,90)
B PROPERTY(BANKREF.DIFFRESISTOR,80)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_1 MISCS_MIC_IO_T 1 12 2 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,110)
C PROPERTY(BANKREF.DIFFRESISTOR,70)
D PROPERTY(BANKREF.DIFFRESISTOR,60)

MC12_RDSEL_0 MISCS_MIC_IO_T 1 19 2 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(BANKREF.DIFFRESISTOR,100)
B PROPERTY(BANKREF.DIFFRESISTOR,120)
C PROPERTY(BANKREF.DIFFRESISTOR,80)
D PROPERTY(BANKREF.DIFFRESISTOR,60)


mult 0 0 37
TOP.XI321.MCS0 PIB 9 29 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SIGNEDAMUX,INV)
B PROPERTY(MULT18_0.SIGNEDAMUX,1)

TOP.XI321.MC01 PIB 8 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SIGNEDAMUX,0)
B PROPERTY(MULT18_0.SIGNEDAMUX,1)

TOP.XI321.MC06 PIB 7 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SIGNEDAMUX,0)
B PROPERTY(MULT18_0.SIGNEDAMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SIGNEDBMUX,INV)
B PROPERTY(MULT18_0.SIGNEDBMUX,1)

TOP.XI321.MC11 PIB 9 28 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SIGNEDBMUX,0)
B PROPERTY(MULT18_0.SIGNEDBMUX,1)

TOP.XI321.MC16 PIB 5 29 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SIGNEDBMUX,0)
B PROPERTY(MULT18_0.SIGNEDBMUX,1)

TOP.XI322.MCS0 PIB 9 24 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SOURCEAMUX,INV)
B PROPERTY(MULT18_0.SOURCEAMUX,1)

TOP.XI322.MC06 PIB 7 25 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SOURCEAMUX,0)
B PROPERTY(MULT18_0.SOURCEAMUX,1)

TOP.XI322.MC01 PIB 8 25 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SOURCEAMUX,0)
B PROPERTY(MULT18_0.SOURCEAMUX,1)

TOP.XI322.MCS1 PIB 5 26 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SOURCEBMUX,INV)
B PROPERTY(MULT18_0.SOURCEBMUX,1)

TOP.XI322.MC11 PIB 9 25 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SOURCEBMUX,0)
B PROPERTY(MULT18_0.SOURCEBMUX,1)

TOP.XI322.MC16 PIB 5 24 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.SOURCEBMUX,0)
B PROPERTY(MULT18_0.SOURCEBMUX,1)

TOP.XI321.MCS0 PIB 9 29 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEAMUX,INV)
B PROPERTY(MULT18_0.CEAMUX,1)

TOP.XI321.MC01 PIB 8 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEAMUX,0)
B PROPERTY(MULT18_0.CEAMUX,1)

TOP.XI321.MC06 PIB 7 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEAMUX,0)
B PROPERTY(MULT18_0.CEAMUX,1)

TOP.XI321.MCS1 PIB 5 27 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEBMUX,INV)
B PROPERTY(MULT18_0.CEBMUX,1)

TOP.XI321.MC11 PIB 9 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEBMUX,0)
B PROPERTY(MULT18_0.CEBMUX,1)

TOP.XI321.MC16 PIB 5 29 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEBMUX,0)
B PROPERTY(MULT18_0.CEBMUX,1)

TOP.XI322.MCS0 PIB 9 24 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEPDMUX,INV)
B PROPERTY(MULT18_0.CEPDMUX,1)

TOP.XI322.MC06 PIB 7 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEPDMUX,0)
B PROPERTY(MULT18_0.CEPDMUX,1)

TOP.XI322.MC01 PIB 8 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.CEPDMUX,0)
B PROPERTY(MULT18_0.CEPDMUX,1)

TOP.XI330.MCUNUSED_W11B2 PIB 11 18 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTANMUX,INV)
B PROPERTY(MULT18_0.RSTANMUX,1)

TOP.XI284.MC01 PIB 14 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTANMUX,0)
B PROPERTY(MULT18_0.RSTANMUX,1)

TOP.XI284.MC06 PIB 13 25 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTANMUX,0)
B PROPERTY(MULT18_0.RSTANMUX,1)

TOP.XI321.MCUNUSED PIB 11 27 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTBNMUX,INV)
B PROPERTY(MULT18_0.RSTBNMUX,1)

TOP.XI283.MC11 PIB 15 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTBNMUX,0)
B PROPERTY(MULT18_0.RSTBNMUX,1)

TOP.XI283.MC16 PIB 17 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTBNMUX,0)
B PROPERTY(MULT18_0.RSTBNMUX,1)

TOP.XI320.MCUNUSED_W11B2 PIB 11 30 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTPDNMUX,INV)
B PROPERTY(MULT18_0.RSTPDNMUX,1)

TOP.XI283.MC01 PIB 14 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTPDNMUX,0)
B PROPERTY(MULT18_0.RSTPDNMUX,1)

TOP.XI283.MC06 PIB 13 28 0 1 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(MULT18_0.RSTPDNMUX,0)
B PROPERTY(MULT18_0.RSTPDNMUX,1)

MC1_CLK_1 PIB 26 26 0 1 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.CLKMUX,INV)

MC1_AREG_EN MISCS_MIC_IO_LR_CORNER_UR 1 28 0 0 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.INPUTREGA,ENABLE)

MC1_BREG_EN MISCS_MIC_IO_LR_CORNER_UR 1 24 0 1 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.INPUTREGB,ENABLE)

MC1_PDREG_EN MISCS_MIC_IO_LR_CORNER_UR 1 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.OUTPUTREG,ENABLE)

MC1_GSRN_DISABLE MISCS_MIC_IO_LR_CORNER_UR 1 26 0 1 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.GSR,DISABLE)

MC1_ASYN MISCS_MIC_IO_LR_CORNER_UR 1 24 0 0 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.SRMODE,ASYNC)

MC1_M18X18 MISCS_MIC_IO_LR_CORNER_UR 1 28 0 1 0 1 0 1 1 1
A

A

A PROPERTY(MULT18_0.MODE,MULT18X18C)


osc 0 0 1
MC1_PIB_CTRL_OSC MISCS_MIC_IO_L 1 1 0 0 0 1 0 1 1 1
A

A

A PROPERTY(OSC.STDBY,ENABLE)


pib 27 54 1458
TOP.XI59.MC16 NONE 0 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E6MID7)
B ARCVAL(N6BEG7,FX3)
C ARCVAL(N6BEG7,Q3)
D ARCVAL(N6BEG7,W6END7)

TOP.XI59.MC07 NONE 0 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,S1END3)
B ARCVAL(S6BEG7,S2END7)
C ARCVAL(S6BEG7,S6END5)
D ARCVAL(S6BEG7,S6END7)

TOP.XI59.MC06 NONE 0 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E6MID7)
B ARCVAL(S6BEG7,FX3)
C ARCVAL(S6BEG7,Q3)
D ARCVAL(S6BEG7,W6END7)

TOP.XI58.MC06 NONE 0 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,FX3)
B ARCVAL(W6BEG7,N6MID7)
C ARCVAL(W6BEG7,Q3)
D ARCVAL(W6BEG7,S6END7)

TOP.XI58.MC07 NONE 0 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,W1END3)
B ARCVAL(W6BEG7,W2END7)
C ARCVAL(W6BEG7,W6END5)
D ARCVAL(W6BEG7,W6END7)

TOP.XI58.MC16 NONE 0 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,FX3)
B ARCVAL(E6BEG7,N6MID7)
C ARCVAL(E6BEG7,Q3)
D ARCVAL(E6BEG7,S6END7)

TOP.XI52.MC16 NONE 0 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E6MID6)
B ARCVAL(N6BEG6,FX2)
C ARCVAL(N6BEG6,Q2)
D ARCVAL(N6BEG6,W6END6)

TOP.XI52.MC07 NONE 0 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,S2END6)
B ARCVAL(S6BEG6,S6END4)
C ARCVAL(S6BEG6,S6END6)
D ARCVAL(S6BEG6,W1END1)

TOP.XI52.MC06 NONE 0 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E6MID6)
B ARCVAL(S6BEG6,FX2)
C ARCVAL(S6BEG6,Q2)
D ARCVAL(S6BEG6,W6END6)

TOP.XI53.MC06 NONE 0 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,FX2)
B ARCVAL(W6BEG6,N6MID6)
C ARCVAL(W6BEG6,Q2)
D ARCVAL(W6BEG6,S6END6)

TOP.XI53.MC07 NONE 0 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,S1END1)
B ARCVAL(W6BEG6,W2END6)
C ARCVAL(W6BEG6,W6END4)
D ARCVAL(W6BEG6,W6END6)

TOP.XI53.MC16 NONE 0 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,FX2)
B ARCVAL(E6BEG6,N6MID6)
C ARCVAL(E6BEG6,Q2)
D ARCVAL(E6BEG6,S6END6)

TOP.XI47.MC16 NONE 0 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E6MID5)
B ARCVAL(N6BEG5,FX1)
C ARCVAL(N6BEG5,Q1)
D ARCVAL(N6BEG5,W6END5)

TOP.XI47.MC07 NONE 0 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,S1END3)
B ARCVAL(S6BEG5,S2END5)
C ARCVAL(S6BEG5,S6END5)
D ARCVAL(S6BEG5,S6END7)

TOP.XI47.MC06 NONE 0 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E6MID5)
B ARCVAL(S6BEG5,FX1)
C ARCVAL(S6BEG5,Q1)
D ARCVAL(S6BEG5,W6END5)

TOP.XI46.MC06 NONE 0 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,FX1)
B ARCVAL(W6BEG5,N6MID5)
C ARCVAL(W6BEG5,Q1)
D ARCVAL(W6BEG5,S6END5)

TOP.XI46.MC07 NONE 0 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,W1END3)
B ARCVAL(W6BEG5,W2END5)
C ARCVAL(W6BEG5,W6END5)
D ARCVAL(W6BEG5,W6END7)

TOP.XI46.MC16 NONE 0 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,FX1)
B ARCVAL(E6BEG5,N6MID5)
C ARCVAL(E6BEG5,Q1)
D ARCVAL(E6BEG5,S6END5)

TOP.XI40.MC16 NONE 0 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6MID4)
B ARCVAL(N6BEG4,FX0)
C ARCVAL(N6BEG4,Q0)
D ARCVAL(N6BEG4,W6END4)

TOP.XI40.MC07 NONE 0 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E1END1)
B ARCVAL(S6BEG4,S2END4)
C ARCVAL(S6BEG4,S6END4)
D ARCVAL(S6BEG4,S6END6)

TOP.XI40.MC06 NONE 0 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6MID4)
B ARCVAL(S6BEG4,FX0)
C ARCVAL(S6BEG4,Q0)
D ARCVAL(S6BEG4,W6END4)

TOP.XI41.MC06 NONE 0 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,FX0)
B ARCVAL(W6BEG4,N6MID4)
C ARCVAL(W6BEG4,Q0)
D ARCVAL(W6BEG4,S6END4)

TOP.XI41.MC07 NONE 0 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,N1END1)
B ARCVAL(W6BEG4,W2END4)
C ARCVAL(W6BEG4,W6END4)
D ARCVAL(W6BEG4,W6END6)

TOP.XI41.MC16 NONE 0 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,FX0)
B ARCVAL(E6BEG4,N6MID4)
C ARCVAL(E6BEG4,Q0)
D ARCVAL(E6BEG4,S6END4)

EMPTY NONE 0 24 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI280.MC07 NONE 0 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK14)
B ARCVAL(CLK0,GCLK4)
C ARCVAL(CLK0,GCLK9)
D ARCVAL(CLK0,LOCAL5)

TOP.XI280.MC06 NONE 0 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK13)
B ARCVAL(CLK0,GCLK3)
C ARCVAL(CLK0,GCLK8)
D ARCVAL(CLK0,LOCAL4)

TOP.XI280.MC16 NONE 0 27 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK13)
B ARCVAL(CLK1,GCLK3)
C ARCVAL(CLK1,GCLK8)
D ARCVAL(CLK1,LOCAL4)
E ARCVAL(CLKN_S0,GCLK13)
F ARCVAL(CLKN_S0,GCLK3)
G ARCVAL(CLKN_S0,GCLK8)
H ARCVAL(CLKN_S0,LOCAL4)
I ARCVAL(CLKN_S1,GCLK13)
J ARCVAL(CLKN_S1,GCLK3)
K ARCVAL(CLKN_S1,GCLK8)
L ARCVAL(CLKN_S1,LOCAL4)
M ARCVAL(CLKN_S2,GCLK13)
N ARCVAL(CLKN_S2,GCLK3)
O ARCVAL(CLKN_S2,GCLK8)
P ARCVAL(CLKN_S2,LOCAL4)
Q ARCVAL(CLKN_S3,GCLK13)
R ARCVAL(CLKN_S3,GCLK3)
S ARCVAL(CLKN_S3,GCLK8)
T ARCVAL(CLKN_S3,LOCAL4)

TOP.XI280.MC17 NONE 0 28 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK14)
B ARCVAL(CLK1,GCLK4)
C ARCVAL(CLK1,GCLK9)
D ARCVAL(CLK1,LOCAL5)
E ARCVAL(CLKN_S0,GCLK14)
F ARCVAL(CLKN_S0,GCLK4)
G ARCVAL(CLKN_S0,GCLK9)
H ARCVAL(CLKN_S0,LOCAL5)
I ARCVAL(CLKN_S1,GCLK14)
J ARCVAL(CLKN_S1,GCLK4)
K ARCVAL(CLKN_S1,GCLK9)
L ARCVAL(CLKN_S1,LOCAL5)
M ARCVAL(CLKN_S2,GCLK14)
N ARCVAL(CLKN_S2,GCLK4)
O ARCVAL(CLKN_S2,GCLK9)
P ARCVAL(CLKN_S2,LOCAL5)
Q ARCVAL(CLKN_S3,GCLK14)
R ARCVAL(CLKN_S3,GCLK4)
S ARCVAL(CLKN_S3,GCLK9)
T ARCVAL(CLKN_S3,LOCAL5)

EMPTY NONE 0 29 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI33.MC16 NONE 0 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E6MID3)
B ARCVAL(N6BEG3,FX7)
C ARCVAL(N6BEG3,Q3)
D ARCVAL(N6BEG3,W6END3)

TOP.XI33.MC07 NONE 0 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,S1END2)
B ARCVAL(S6BEG3,S2END3)
C ARCVAL(S6BEG3,S6END1)
D ARCVAL(S6BEG3,S6END3)

TOP.XI33.MC06 NONE 0 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E6MID3)
B ARCVAL(S6BEG3,FX7)
C ARCVAL(S6BEG3,Q3)
D ARCVAL(S6BEG3,W6END3)

TOP.XI32.MC06 NONE 0 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,FX7)
B ARCVAL(W6BEG3,N6MID3)
C ARCVAL(W6BEG3,Q3)
D ARCVAL(W6BEG3,S6END3)

TOP.XI32.MC07 NONE 0 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,W1END2)
B ARCVAL(W6BEG3,W2END3)
C ARCVAL(W6BEG3,W6END1)
D ARCVAL(W6BEG3,W6END3)

TOP.XI32.MC16 NONE 0 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,FX7)
B ARCVAL(E6BEG3,N6MID3)
C ARCVAL(E6BEG3,Q3)
D ARCVAL(E6BEG3,S6END3)

TOP.XI5.MC16 NONE 0 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E6MID2)
B ARCVAL(N6BEG2,FX6)
C ARCVAL(N6BEG2,Q2)
D ARCVAL(N6BEG2,W6END2)

TOP.XI5.MC07 NONE 0 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,S2END2)
B ARCVAL(S6BEG2,S6END0)
C ARCVAL(S6BEG2,S6END2)
D ARCVAL(S6BEG2,W1END0)

TOP.XI5.MC06 NONE 0 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E6MID2)
B ARCVAL(S6BEG2,FX6)
C ARCVAL(S6BEG2,Q2)
D ARCVAL(S6BEG2,W6END2)

TOP.XI4.MC06 NONE 0 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,FX6)
B ARCVAL(W6BEG2,N6MID2)
C ARCVAL(W6BEG2,Q2)
D ARCVAL(W6BEG2,S6END2)

TOP.XI4.MC07 NONE 0 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,S1END0)
B ARCVAL(W6BEG2,W2END2)
C ARCVAL(W6BEG2,W6END0)
D ARCVAL(W6BEG2,W6END2)

TOP.XI4.MC16 NONE 0 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,FX6)
B ARCVAL(E6BEG2,N6MID2)
C ARCVAL(E6BEG2,Q2)
D ARCVAL(E6BEG2,S6END2)

TOP.XI1.MC16 NONE 0 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E6MID1)
B ARCVAL(N6BEG1,FX5)
C ARCVAL(N6BEG1,Q1)
D ARCVAL(N6BEG1,W6END1)

TOP.XI1.MC07 NONE 0 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,S1END2)
B ARCVAL(S6BEG1,S2END1)
C ARCVAL(S6BEG1,S6END1)
D ARCVAL(S6BEG1,S6END3)

TOP.XI1.MC06 NONE 0 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E6MID1)
B ARCVAL(S6BEG1,FX5)
C ARCVAL(S6BEG1,Q1)
D ARCVAL(S6BEG1,W6END1)

TOP.XI2.MC06 NONE 0 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,FX5)
B ARCVAL(W6BEG1,N6MID1)
C ARCVAL(W6BEG1,Q1)
D ARCVAL(W6BEG1,S6END1)

TOP.XI2.MC07 NONE 0 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,W1END2)
B ARCVAL(W6BEG1,W2END1)
C ARCVAL(W6BEG1,W6END1)
D ARCVAL(W6BEG1,W6END3)

TOP.XI2.MC16 NONE 0 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,FX5)
B ARCVAL(E6BEG1,N6MID1)
C ARCVAL(E6BEG1,Q1)
D ARCVAL(E6BEG1,S6END1)

TOP.XI0.MC16 NONE 0 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6MID0)
B ARCVAL(N6BEG0,FX4)
C ARCVAL(N6BEG0,Q0)
D ARCVAL(N6BEG0,W6END0)

TOP.XI0.MC07 NONE 0 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E1END0)
B ARCVAL(S6BEG0,S2END0)
C ARCVAL(S6BEG0,S6END0)
D ARCVAL(S6BEG0,S6END2)

TOP.XI0.MC06 NONE 0 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6MID0)
B ARCVAL(S6BEG0,FX4)
C ARCVAL(S6BEG0,Q0)
D ARCVAL(S6BEG0,W6END0)

TOP.XI3.MC06 NONE 0 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,FX4)
B ARCVAL(W6BEG0,N6MID0)
C ARCVAL(W6BEG0,Q0)
D ARCVAL(W6BEG0,S6END0)

TOP.XI3.MC07 NONE 0 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,N1END0)
B ARCVAL(W6BEG0,W2END0)
C ARCVAL(W6BEG0,W6END0)
D ARCVAL(W6BEG0,W6END2)

TOP.XI3.MC16 NONE 0 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,FX4)
B ARCVAL(E6BEG0,N6MID0)
C ARCVAL(E6BEG0,Q0)
D ARCVAL(E6BEG0,S6END0)

TOP.XI59.MC05 NONE 1 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,F7)
B ARCVAL(S6BEG7,FX7)
C ARCVAL(S6BEG7,W1END3)
D ARCVAL(S6BEG7,W6MID7)

TOP.XI59.MC02 NONE 1 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E1END3)
B ARCVAL(S6BEG7,E6MID7)
C ARCVAL(S6BEG7,S2END7)
D ARCVAL(S6BEG7,W1END3)

TOP.XI59.MC04 NONE 1 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E1END3)
B ARCVAL(S6BEG7,E6END7)
C ARCVAL(S6BEG7,F3)
D ARCVAL(S6BEG7,Q7)

TOP.XI58.MC04 NONE 1 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,F3)
B ARCVAL(W6BEG7,N1END3)
C ARCVAL(W6BEG7,N6END7)
D ARCVAL(W6BEG7,Q7)

TOP.XI58.MC02 NONE 1 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,N1END3)
B ARCVAL(W6BEG7,N6MID7)
C ARCVAL(W6BEG7,S1END3)
D ARCVAL(W6BEG7,W2END7)

TOP.XI58.MC05 NONE 1 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,F7)
B ARCVAL(W6BEG7,FX7)
C ARCVAL(W6BEG7,S1END3)
D ARCVAL(W6BEG7,S6MID7)

TOP.XI52.MC05 NONE 1 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,F6)
B ARCVAL(S6BEG6,FX6)
C ARCVAL(S6BEG6,N1END1)
D ARCVAL(S6BEG6,W6MID6)

TOP.XI52.MC02 NONE 1 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E1END1)
B ARCVAL(S6BEG6,E6MID6)
C ARCVAL(S6BEG6,N1END1)
D ARCVAL(S6BEG6,S2END6)

TOP.XI52.MC04 NONE 1 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E1END1)
B ARCVAL(S6BEG6,E6END6)
C ARCVAL(S6BEG6,F2)
D ARCVAL(S6BEG6,Q6)

TOP.XI53.MC04 NONE 1 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,E1END1)
B ARCVAL(W6BEG6,F2)
C ARCVAL(W6BEG6,N6END6)
D ARCVAL(W6BEG6,Q6)

TOP.XI53.MC02 NONE 1 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,E1END1)
B ARCVAL(W6BEG6,N1END1)
C ARCVAL(W6BEG6,N6MID6)
D ARCVAL(W6BEG6,W2END6)

TOP.XI53.MC05 NONE 1 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,F6)
B ARCVAL(W6BEG6,FX6)
C ARCVAL(W6BEG6,N1END1)
D ARCVAL(W6BEG6,S6MID6)

TOP.XI47.MC05 NONE 1 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,F5)
B ARCVAL(S6BEG5,FX5)
C ARCVAL(S6BEG5,W1END3)
D ARCVAL(S6BEG5,W6MID5)

TOP.XI47.MC02 NONE 1 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E1END3)
B ARCVAL(S6BEG5,E6MID5)
C ARCVAL(S6BEG5,S2END5)
D ARCVAL(S6BEG5,W1END3)

TOP.XI47.MC04 NONE 1 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E1END3)
B ARCVAL(S6BEG5,E6END5)
C ARCVAL(S6BEG5,F1)
D ARCVAL(S6BEG5,Q5)

TOP.XI46.MC04 NONE 1 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,F1)
B ARCVAL(W6BEG5,N1END3)
C ARCVAL(W6BEG5,N6END5)
D ARCVAL(W6BEG5,Q5)

TOP.XI46.MC02 NONE 1 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,N1END3)
B ARCVAL(W6BEG5,N6MID5)
C ARCVAL(W6BEG5,S1END3)
D ARCVAL(W6BEG5,W2END5)

TOP.XI46.MC05 NONE 1 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,F5)
B ARCVAL(W6BEG5,FX5)
C ARCVAL(W6BEG5,S1END3)
D ARCVAL(W6BEG5,S6MID5)

TOP.XI40.MC05 NONE 1 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,F4)
B ARCVAL(S6BEG4,FX4)
C ARCVAL(S6BEG4,S1END1)
D ARCVAL(S6BEG4,W6MID4)

TOP.XI40.MC02 NONE 1 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6MID4)
B ARCVAL(S6BEG4,S1END1)
C ARCVAL(S6BEG4,S2END4)
D ARCVAL(S6BEG4,W1END1)

TOP.XI40.MC04 NONE 1 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6END4)
B ARCVAL(S6BEG4,F0)
C ARCVAL(S6BEG4,Q4)
D ARCVAL(S6BEG4,W1END1)

TOP.XI41.MC04 NONE 1 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,F0)
B ARCVAL(W6BEG4,N6END4)
C ARCVAL(W6BEG4,Q4)
D ARCVAL(W6BEG4,W1END1)

TOP.XI41.MC02 NONE 1 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,N6MID4)
B ARCVAL(W6BEG4,S1END1)
C ARCVAL(W6BEG4,W1END1)
D ARCVAL(W6BEG4,W2END4)

TOP.XI41.MC05 NONE 1 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,F4)
B ARCVAL(W6BEG4,FX4)
C ARCVAL(W6BEG4,S1END1)
D ARCVAL(W6BEG4,S6MID4)

TOP.XI280.MC2S0_1 NONE 1 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S2,CLK1)

TOP.XI280.MC04 NONE 1 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK1)
B ARCVAL(CLK0,GCLK11)
C ARCVAL(CLK0,GCLK6)
D ARCVAL(CLK0,LOCAL2)

TOP.XI280.MC05 NONE 1 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK12)
B ARCVAL(CLK0,GCLK2)
C ARCVAL(CLK0,GCLK7)
D ARCVAL(CLK0,LOCAL3)

TOP.XI280.MC15 NONE 1 27 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK12)
B ARCVAL(CLK1,GCLK2)
C ARCVAL(CLK1,GCLK7)
D ARCVAL(CLK1,LOCAL3)
E ARCVAL(CLKN_S0,GCLK12)
F ARCVAL(CLKN_S0,GCLK2)
G ARCVAL(CLKN_S0,GCLK7)
H ARCVAL(CLKN_S0,LOCAL3)
I ARCVAL(CLKN_S1,GCLK12)
J ARCVAL(CLKN_S1,GCLK2)
K ARCVAL(CLKN_S1,GCLK7)
L ARCVAL(CLKN_S1,LOCAL3)
M ARCVAL(CLKN_S2,GCLK12)
N ARCVAL(CLKN_S2,GCLK2)
O ARCVAL(CLKN_S2,GCLK7)
P ARCVAL(CLKN_S2,LOCAL3)
Q ARCVAL(CLKN_S3,GCLK12)
R ARCVAL(CLKN_S3,GCLK2)
S ARCVAL(CLKN_S3,GCLK7)
T ARCVAL(CLKN_S3,LOCAL3)

TOP.XI280.MC14 NONE 1 28 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK1)
B ARCVAL(CLK1,GCLK11)
C ARCVAL(CLK1,GCLK6)
D ARCVAL(CLK1,LOCAL2)
E ARCVAL(CLKN_S0,GCLK1)
F ARCVAL(CLKN_S0,GCLK11)
G ARCVAL(CLKN_S0,GCLK6)
H ARCVAL(CLKN_S0,LOCAL2)
I ARCVAL(CLKN_S1,GCLK1)
J ARCVAL(CLKN_S1,GCLK11)
K ARCVAL(CLKN_S1,GCLK6)
L ARCVAL(CLKN_S1,LOCAL2)
M ARCVAL(CLKN_S2,GCLK1)
N ARCVAL(CLKN_S2,GCLK11)
O ARCVAL(CLKN_S2,GCLK6)
P ARCVAL(CLKN_S2,LOCAL2)
Q ARCVAL(CLKN_S3,GCLK1)
R ARCVAL(CLKN_S3,GCLK11)
S ARCVAL(CLKN_S3,GCLK6)
T ARCVAL(CLKN_S3,LOCAL2)

TOP.XI280.MC0S0_1 NONE 1 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S0,CLK1)

TOP.XI33.MC05 NONE 1 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,F7)
B ARCVAL(S6BEG3,FX3)
C ARCVAL(S6BEG3,W1END2)
D ARCVAL(S6BEG3,W6MID3)

TOP.XI33.MC02 NONE 1 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E1END2)
B ARCVAL(S6BEG3,E6MID3)
C ARCVAL(S6BEG3,S2END3)
D ARCVAL(S6BEG3,W1END2)

TOP.XI33.MC04 NONE 1 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E1END2)
B ARCVAL(S6BEG3,E6END3)
C ARCVAL(S6BEG3,F3)
D ARCVAL(S6BEG3,Q7)

TOP.XI32.MC04 NONE 1 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,F3)
B ARCVAL(W6BEG3,N1END2)
C ARCVAL(W6BEG3,N6END3)
D ARCVAL(W6BEG3,Q7)

TOP.XI32.MC02 NONE 1 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,N1END2)
B ARCVAL(W6BEG3,N6MID3)
C ARCVAL(W6BEG3,S1END2)
D ARCVAL(W6BEG3,W2END3)

TOP.XI32.MC05 NONE 1 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,F7)
B ARCVAL(W6BEG3,FX3)
C ARCVAL(W6BEG3,S1END2)
D ARCVAL(W6BEG3,S6MID3)

TOP.XI5.MC05 NONE 1 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,F6)
B ARCVAL(S6BEG2,FX2)
C ARCVAL(S6BEG2,N1END0)
D ARCVAL(S6BEG2,W6MID2)

TOP.XI5.MC02 NONE 1 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E1END0)
B ARCVAL(S6BEG2,E6MID2)
C ARCVAL(S6BEG2,N1END0)
D ARCVAL(S6BEG2,S2END2)

TOP.XI5.MC04 NONE 1 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E1END0)
B ARCVAL(S6BEG2,E6END2)
C ARCVAL(S6BEG2,F2)
D ARCVAL(S6BEG2,Q6)

TOP.XI4.MC04 NONE 1 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,E1END0)
B ARCVAL(W6BEG2,F2)
C ARCVAL(W6BEG2,N6END2)
D ARCVAL(W6BEG2,Q6)

TOP.XI4.MC02 NONE 1 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,E1END0)
B ARCVAL(W6BEG2,N1END0)
C ARCVAL(W6BEG2,N6MID2)
D ARCVAL(W6BEG2,W2END2)

TOP.XI4.MC05 NONE 1 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,F6)
B ARCVAL(W6BEG2,FX2)
C ARCVAL(W6BEG2,N1END0)
D ARCVAL(W6BEG2,S6MID2)

TOP.XI1.MC05 NONE 1 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,F5)
B ARCVAL(S6BEG1,FX1)
C ARCVAL(S6BEG1,W1END2)
D ARCVAL(S6BEG1,W6MID1)

TOP.XI1.MC02 NONE 1 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E1END2)
B ARCVAL(S6BEG1,E6MID1)
C ARCVAL(S6BEG1,S2END1)
D ARCVAL(S6BEG1,W1END2)

TOP.XI1.MC04 NONE 1 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E1END2)
B ARCVAL(S6BEG1,E6END1)
C ARCVAL(S6BEG1,F1)
D ARCVAL(S6BEG1,Q5)

TOP.XI2.MC04 NONE 1 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,F1)
B ARCVAL(W6BEG1,N1END2)
C ARCVAL(W6BEG1,N6END1)
D ARCVAL(W6BEG1,Q5)

TOP.XI2.MC02 NONE 1 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,N1END2)
B ARCVAL(W6BEG1,N6MID1)
C ARCVAL(W6BEG1,S1END2)
D ARCVAL(W6BEG1,W2END1)

TOP.XI2.MC05 NONE 1 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,F5)
B ARCVAL(W6BEG1,FX1)
C ARCVAL(W6BEG1,S1END2)
D ARCVAL(W6BEG1,S6MID1)

TOP.XI0.MC05 NONE 1 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,F4)
B ARCVAL(S6BEG0,FX0)
C ARCVAL(S6BEG0,S1END0)
D ARCVAL(S6BEG0,W6MID0)

TOP.XI0.MC02 NONE 1 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6MID0)
B ARCVAL(S6BEG0,S1END0)
C ARCVAL(S6BEG0,S2END0)
D ARCVAL(S6BEG0,W1END0)

TOP.XI0.MC04 NONE 1 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6END0)
B ARCVAL(S6BEG0,F0)
C ARCVAL(S6BEG0,Q4)
D ARCVAL(S6BEG0,W1END0)

TOP.XI3.MC04 NONE 1 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,F0)
B ARCVAL(W6BEG0,N6END0)
C ARCVAL(W6BEG0,Q4)
D ARCVAL(W6BEG0,W1END0)

TOP.XI3.MC02 NONE 1 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,N6MID0)
B ARCVAL(W6BEG0,S1END0)
C ARCVAL(W6BEG0,W1END0)
D ARCVAL(W6BEG0,W2END0)

TOP.XI3.MC05 NONE 1 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,F4)
B ARCVAL(W6BEG0,FX0)
C ARCVAL(W6BEG0,S1END0)
D ARCVAL(W6BEG0,S6MID0)

TOP.XI59.MC03 NONE 2 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E6END7)
B ARCVAL(S6BEG7,S6END5)
C ARCVAL(S6BEG7,W6END7)
D ARCVAL(S6BEG7,W6MID7)

TOP.XI59.MC01 NONE 2 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,FX3)
B ARCVAL(S6BEG7,FX7)
C ARCVAL(S6BEG7,Q7)
D ARCVAL(S6BEG7,S6END7)

TOP.XI59.MC00 NONE 2 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,F3)
B ARCVAL(S6BEG7,F7)
C ARCVAL(S6BEG7,Q3)
D ARCVAL(S6BEG7,S1END3)

TOP.XI58.MC00 NONE 2 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,F3)
B ARCVAL(W6BEG7,F7)
C ARCVAL(W6BEG7,Q3)
D ARCVAL(W6BEG7,W1END3)

TOP.XI58.MC01 NONE 2 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,FX3)
B ARCVAL(W6BEG7,FX7)
C ARCVAL(W6BEG7,Q7)
D ARCVAL(W6BEG7,W6END7)

TOP.XI58.MC03 NONE 2 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,N6END7)
B ARCVAL(W6BEG7,S6END7)
C ARCVAL(W6BEG7,S6MID7)
D ARCVAL(W6BEG7,W6END5)

TOP.XI52.MC03 NONE 2 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E6END6)
B ARCVAL(S6BEG6,S6END4)
C ARCVAL(S6BEG6,W6END6)
D ARCVAL(S6BEG6,W6MID6)

TOP.XI52.MC01 NONE 2 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,FX2)
B ARCVAL(S6BEG6,FX6)
C ARCVAL(S6BEG6,Q6)
D ARCVAL(S6BEG6,S6END6)

TOP.XI52.MC00 NONE 2 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,F2)
B ARCVAL(S6BEG6,F6)
C ARCVAL(S6BEG6,Q2)
D ARCVAL(S6BEG6,W1END1)

TOP.XI53.MC00 NONE 2 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,F2)
B ARCVAL(W6BEG6,F6)
C ARCVAL(W6BEG6,Q2)
D ARCVAL(W6BEG6,S1END1)

TOP.XI53.MC01 NONE 2 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,FX2)
B ARCVAL(W6BEG6,FX6)
C ARCVAL(W6BEG6,Q6)
D ARCVAL(W6BEG6,W6END6)

TOP.XI53.MC03 NONE 2 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,N6END6)
B ARCVAL(W6BEG6,S6END6)
C ARCVAL(W6BEG6,S6MID6)
D ARCVAL(W6BEG6,W6END4)

TOP.XI47.MC03 NONE 2 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E6END5)
B ARCVAL(S6BEG5,S6END7)
C ARCVAL(S6BEG5,W6END5)
D ARCVAL(S6BEG5,W6MID5)

TOP.XI47.MC01 NONE 2 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,FX1)
B ARCVAL(S6BEG5,FX5)
C ARCVAL(S6BEG5,Q5)
D ARCVAL(S6BEG5,S6END5)

TOP.XI47.MC00 NONE 2 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,F1)
B ARCVAL(S6BEG5,F5)
C ARCVAL(S6BEG5,Q1)
D ARCVAL(S6BEG5,S1END3)

TOP.XI46.MC00 NONE 2 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,F1)
B ARCVAL(W6BEG5,F5)
C ARCVAL(W6BEG5,Q1)
D ARCVAL(W6BEG5,W1END3)

TOP.XI46.MC01 NONE 2 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,FX1)
B ARCVAL(W6BEG5,FX5)
C ARCVAL(W6BEG5,Q5)
D ARCVAL(W6BEG5,W6END5)

TOP.XI46.MC03 NONE 2 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,N6END5)
B ARCVAL(W6BEG5,S6END5)
C ARCVAL(W6BEG5,S6MID5)
D ARCVAL(W6BEG5,W6END7)

TOP.XI40.MC03 NONE 2 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6END4)
B ARCVAL(S6BEG4,S6END6)
C ARCVAL(S6BEG4,W6END4)
D ARCVAL(S6BEG4,W6MID4)

TOP.XI40.MC01 NONE 2 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,FX0)
B ARCVAL(S6BEG4,FX4)
C ARCVAL(S6BEG4,Q4)
D ARCVAL(S6BEG4,S6END4)

TOP.XI40.MC00 NONE 2 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E1END1)
B ARCVAL(S6BEG4,F0)
C ARCVAL(S6BEG4,F4)
D ARCVAL(S6BEG4,Q0)

TOP.XI41.MC00 NONE 2 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,F0)
B ARCVAL(W6BEG4,F4)
C ARCVAL(W6BEG4,N1END1)
D ARCVAL(W6BEG4,Q0)

TOP.XI41.MC01 NONE 2 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,FX0)
B ARCVAL(W6BEG4,FX4)
C ARCVAL(W6BEG4,Q4)
D ARCVAL(W6BEG4,W6END4)

TOP.XI41.MC03 NONE 2 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,N6END4)
B ARCVAL(W6BEG4,S6END4)
C ARCVAL(W6BEG4,S6MID4)
D ARCVAL(W6BEG4,W6END6)

TOP.XI280.MC2S0_0 NONE 2 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S2,CLK0)

TOP.XI280.MC00 NONE 2 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK0)
B ARCVAL(CLK0,LOCAL2)
C ARCVAL(CLK0,LOCAL3)
D ARCVAL(CLK0,LOCAL4)
E ARCVAL(CLK0,LOCAL5)

TOP.XI280.MC01 NONE 2 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK1)
B ARCVAL(CLK0,GCLK2)
C ARCVAL(CLK0,GCLK3)
D ARCVAL(CLK0,GCLK4)
E ARCVAL(CLK0,GCLK5)

TOP.XI280.MC02 NONE 2 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK10)
B ARCVAL(CLK0,GCLK6)
C ARCVAL(CLK0,GCLK7)
D ARCVAL(CLK0,GCLK8)
E ARCVAL(CLK0,GCLK9)

TOP.XI280.MC03 NONE 2 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK11)
B ARCVAL(CLK0,GCLK12)
C ARCVAL(CLK0,GCLK13)
D ARCVAL(CLK0,GCLK14)
E ARCVAL(CLK0,GCLK15)

TOP.XI280.MC0S0_0 NONE 2 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S0,CLK0)

TOP.XI33.MC03 NONE 2 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E6END3)
B ARCVAL(S6BEG3,S6END1)
C ARCVAL(S6BEG3,W6END3)
D ARCVAL(S6BEG3,W6MID3)

TOP.XI33.MC01 NONE 2 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,FX3)
B ARCVAL(S6BEG3,FX7)
C ARCVAL(S6BEG3,Q7)
D ARCVAL(S6BEG3,S6END3)

TOP.XI33.MC00 NONE 2 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,F3)
B ARCVAL(S6BEG3,F7)
C ARCVAL(S6BEG3,Q3)
D ARCVAL(S6BEG3,S1END2)

TOP.XI32.MC00 NONE 2 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,F3)
B ARCVAL(W6BEG3,F7)
C ARCVAL(W6BEG3,Q3)
D ARCVAL(W6BEG3,W1END2)

TOP.XI32.MC01 NONE 2 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,FX3)
B ARCVAL(W6BEG3,FX7)
C ARCVAL(W6BEG3,Q7)
D ARCVAL(W6BEG3,W6END3)

TOP.XI32.MC03 NONE 2 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,N6END3)
B ARCVAL(W6BEG3,S6END3)
C ARCVAL(W6BEG3,S6MID3)
D ARCVAL(W6BEG3,W6END1)

TOP.XI5.MC03 NONE 2 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E6END2)
B ARCVAL(S6BEG2,S6END0)
C ARCVAL(S6BEG2,W6END2)
D ARCVAL(S6BEG2,W6MID2)

TOP.XI5.MC01 NONE 2 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,FX2)
B ARCVAL(S6BEG2,FX6)
C ARCVAL(S6BEG2,Q6)
D ARCVAL(S6BEG2,S6END2)

TOP.XI5.MC00 NONE 2 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,F2)
B ARCVAL(S6BEG2,F6)
C ARCVAL(S6BEG2,Q2)
D ARCVAL(S6BEG2,W1END0)

TOP.XI4.MC00 NONE 2 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,F2)
B ARCVAL(W6BEG2,F6)
C ARCVAL(W6BEG2,Q2)
D ARCVAL(W6BEG2,S1END0)

TOP.XI4.MC01 NONE 2 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,FX2)
B ARCVAL(W6BEG2,FX6)
C ARCVAL(W6BEG2,Q6)
D ARCVAL(W6BEG2,W6END2)

TOP.XI4.MC03 NONE 2 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,N6END2)
B ARCVAL(W6BEG2,S6END2)
C ARCVAL(W6BEG2,S6MID2)
D ARCVAL(W6BEG2,W6END0)

TOP.XI1.MC03 NONE 2 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E6END1)
B ARCVAL(S6BEG1,S6END3)
C ARCVAL(S6BEG1,W6END1)
D ARCVAL(S6BEG1,W6MID1)

TOP.XI1.MC01 NONE 2 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,FX1)
B ARCVAL(S6BEG1,FX5)
C ARCVAL(S6BEG1,Q5)
D ARCVAL(S6BEG1,S6END1)

TOP.XI1.MC00 NONE 2 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,F1)
B ARCVAL(S6BEG1,F5)
C ARCVAL(S6BEG1,Q1)
D ARCVAL(S6BEG1,S1END2)

TOP.XI2.MC00 NONE 2 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,F1)
B ARCVAL(W6BEG1,F5)
C ARCVAL(W6BEG1,Q1)
D ARCVAL(W6BEG1,W1END2)

TOP.XI2.MC01 NONE 2 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,FX1)
B ARCVAL(W6BEG1,FX5)
C ARCVAL(W6BEG1,Q5)
D ARCVAL(W6BEG1,W6END1)

TOP.XI2.MC03 NONE 2 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,N6END1)
B ARCVAL(W6BEG1,S6END1)
C ARCVAL(W6BEG1,S6MID1)
D ARCVAL(W6BEG1,W6END3)

TOP.XI0.MC03 NONE 2 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6END0)
B ARCVAL(S6BEG0,S6END2)
C ARCVAL(S6BEG0,W6END0)
D ARCVAL(S6BEG0,W6MID0)

TOP.XI0.MC01 NONE 2 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,FX0)
B ARCVAL(S6BEG0,FX4)
C ARCVAL(S6BEG0,Q4)
D ARCVAL(S6BEG0,S6END0)

TOP.XI0.MC00 NONE 2 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E1END0)
B ARCVAL(S6BEG0,F0)
C ARCVAL(S6BEG0,F4)
D ARCVAL(S6BEG0,Q0)

TOP.XI3.MC00 NONE 2 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,F0)
B ARCVAL(W6BEG0,F4)
C ARCVAL(W6BEG0,N1END0)
D ARCVAL(W6BEG0,Q0)

TOP.XI3.MC01 NONE 2 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,FX0)
B ARCVAL(W6BEG0,FX4)
C ARCVAL(W6BEG0,Q4)
D ARCVAL(W6BEG0,W6END0)

TOP.XI3.MC03 NONE 2 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,N6END0)
B ARCVAL(W6BEG0,S6END0)
C ARCVAL(W6BEG0,S6MID0)
D ARCVAL(W6BEG0,W6END2)

TOP.XI59.MC13 NONE 3 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E6END7)
B ARCVAL(N6BEG7,N6END5)
C ARCVAL(N6BEG7,W6END7)
D ARCVAL(N6BEG7,W6MID7)

TOP.XI59.MC11 NONE 3 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,FX3)
B ARCVAL(N6BEG7,FX7)
C ARCVAL(N6BEG7,N6END7)
D ARCVAL(N6BEG7,Q7)

TOP.XI59.MC10 NONE 3 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,F3)
B ARCVAL(N6BEG7,F7)
C ARCVAL(N6BEG7,N1END3)
D ARCVAL(N6BEG7,Q3)

TOP.XI58.MC10 NONE 3 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E1END3)
B ARCVAL(E6BEG7,F3)
C ARCVAL(E6BEG7,F7)
D ARCVAL(E6BEG7,Q3)

TOP.XI58.MC11 NONE 3 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E6END7)
B ARCVAL(E6BEG7,FX3)
C ARCVAL(E6BEG7,FX7)
D ARCVAL(E6BEG7,Q7)

TOP.XI58.MC13 NONE 3 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E6END5)
B ARCVAL(E6BEG7,N6END7)
C ARCVAL(E6BEG7,S6END7)
D ARCVAL(E6BEG7,S6MID7)

TOP.XI52.MC13 NONE 3 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E6END6)
B ARCVAL(N6BEG6,N6END4)
C ARCVAL(N6BEG6,W6END6)
D ARCVAL(N6BEG6,W6MID6)

TOP.XI52.MC11 NONE 3 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,FX2)
B ARCVAL(N6BEG6,FX6)
C ARCVAL(N6BEG6,N6END6)
D ARCVAL(N6BEG6,Q6)

TOP.XI52.MC10 NONE 3 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,F2)
B ARCVAL(N6BEG6,F6)
C ARCVAL(N6BEG6,Q2)
D ARCVAL(N6BEG6,W1END1)

TOP.XI53.MC10 NONE 3 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,F2)
B ARCVAL(E6BEG6,F6)
C ARCVAL(E6BEG6,Q2)
D ARCVAL(E6BEG6,S1END1)

TOP.XI53.MC11 NONE 3 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E6END6)
B ARCVAL(E6BEG6,FX2)
C ARCVAL(E6BEG6,FX6)
D ARCVAL(E6BEG6,Q6)

TOP.XI53.MC13 NONE 3 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E6END4)
B ARCVAL(E6BEG6,N6END6)
C ARCVAL(E6BEG6,S6END6)
D ARCVAL(E6BEG6,S6MID6)

TOP.XI47.MC13 NONE 3 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E6END5)
B ARCVAL(N6BEG5,N6END7)
C ARCVAL(N6BEG5,W6END5)
D ARCVAL(N6BEG5,W6MID5)

TOP.XI47.MC11 NONE 3 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,FX1)
B ARCVAL(N6BEG5,FX5)
C ARCVAL(N6BEG5,N6END5)
D ARCVAL(N6BEG5,Q5)

TOP.XI47.MC10 NONE 3 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,F1)
B ARCVAL(N6BEG5,F5)
C ARCVAL(N6BEG5,N1END3)
D ARCVAL(N6BEG5,Q1)

TOP.XI46.MC10 NONE 3 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E1END3)
B ARCVAL(E6BEG5,F1)
C ARCVAL(E6BEG5,F5)
D ARCVAL(E6BEG5,Q1)

TOP.XI46.MC11 NONE 3 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E6END5)
B ARCVAL(E6BEG5,FX1)
C ARCVAL(E6BEG5,FX5)
D ARCVAL(E6BEG5,Q5)

TOP.XI46.MC13 NONE 3 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E6END7)
B ARCVAL(E6BEG5,N6END5)
C ARCVAL(E6BEG5,S6END5)
D ARCVAL(E6BEG5,S6MID5)

TOP.XI40.MC13 NONE 3 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6END4)
B ARCVAL(N6BEG4,N6END6)
C ARCVAL(N6BEG4,W6END4)
D ARCVAL(N6BEG4,W6MID4)

TOP.XI40.MC11 NONE 3 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,FX0)
B ARCVAL(N6BEG4,FX4)
C ARCVAL(N6BEG4,N6END4)
D ARCVAL(N6BEG4,Q4)

TOP.XI40.MC10 NONE 3 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E1END1)
B ARCVAL(N6BEG4,F0)
C ARCVAL(N6BEG4,F4)
D ARCVAL(N6BEG4,Q0)

TOP.XI41.MC10 NONE 3 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,F0)
B ARCVAL(E6BEG4,F4)
C ARCVAL(E6BEG4,N1END1)
D ARCVAL(E6BEG4,Q0)

TOP.XI41.MC11 NONE 3 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E6END4)
B ARCVAL(E6BEG4,FX0)
C ARCVAL(E6BEG4,FX4)
D ARCVAL(E6BEG4,Q4)

TOP.XI41.MC13 NONE 3 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E6END6)
B ARCVAL(E6BEG4,N6END4)
C ARCVAL(E6BEG4,S6END4)
D ARCVAL(E6BEG4,S6MID4)

TOP.XI280.MC3S0_0 NONE 3 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S3,CLK0)

TOP.XI280.MC10 NONE 3 25 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK0)
B ARCVAL(CLK1,LOCAL2)
C ARCVAL(CLK1,LOCAL3)
D ARCVAL(CLK1,LOCAL4)
E ARCVAL(CLK1,LOCAL5)
F ARCVAL(CLKN_S0,GCLK0)
G ARCVAL(CLKN_S0,LOCAL2)
H ARCVAL(CLKN_S0,LOCAL3)
I ARCVAL(CLKN_S0,LOCAL4)
J ARCVAL(CLKN_S0,LOCAL5)
K ARCVAL(CLKN_S1,GCLK0)
L ARCVAL(CLKN_S1,LOCAL2)
M ARCVAL(CLKN_S1,LOCAL3)
N ARCVAL(CLKN_S1,LOCAL4)
O ARCVAL(CLKN_S1,LOCAL5)
P ARCVAL(CLKN_S2,GCLK0)
Q ARCVAL(CLKN_S2,LOCAL2)
R ARCVAL(CLKN_S2,LOCAL3)
S ARCVAL(CLKN_S2,LOCAL4)
T ARCVAL(CLKN_S2,LOCAL5)
U ARCVAL(CLKN_S3,GCLK0)
V ARCVAL(CLKN_S3,LOCAL2)
W ARCVAL(CLKN_S3,LOCAL3)
X ARCVAL(CLKN_S3,LOCAL4)
Y ARCVAL(CLKN_S3,LOCAL5)

TOP.XI280.MC11 NONE 3 26 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK1)
B ARCVAL(CLK1,GCLK2)
C ARCVAL(CLK1,GCLK3)
D ARCVAL(CLK1,GCLK4)
E ARCVAL(CLK1,GCLK5)
F ARCVAL(CLKN_S0,GCLK1)
G ARCVAL(CLKN_S0,GCLK2)
H ARCVAL(CLKN_S0,GCLK3)
I ARCVAL(CLKN_S0,GCLK4)
J ARCVAL(CLKN_S0,GCLK5)
K ARCVAL(CLKN_S1,GCLK1)
L ARCVAL(CLKN_S1,GCLK2)
M ARCVAL(CLKN_S1,GCLK3)
N ARCVAL(CLKN_S1,GCLK4)
O ARCVAL(CLKN_S1,GCLK5)
P ARCVAL(CLKN_S2,GCLK1)
Q ARCVAL(CLKN_S2,GCLK2)
R ARCVAL(CLKN_S2,GCLK3)
S ARCVAL(CLKN_S2,GCLK4)
T ARCVAL(CLKN_S2,GCLK5)
U ARCVAL(CLKN_S3,GCLK1)
V ARCVAL(CLKN_S3,GCLK2)
W ARCVAL(CLKN_S3,GCLK3)
X ARCVAL(CLKN_S3,GCLK4)
Y ARCVAL(CLKN_S3,GCLK5)

TOP.XI280.MC12 NONE 3 27 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK10)
B ARCVAL(CLK1,GCLK6)
C ARCVAL(CLK1,GCLK7)
D ARCVAL(CLK1,GCLK8)
E ARCVAL(CLK1,GCLK9)
F ARCVAL(CLKN_S0,GCLK10)
G ARCVAL(CLKN_S0,GCLK6)
H ARCVAL(CLKN_S0,GCLK7)
I ARCVAL(CLKN_S0,GCLK8)
J ARCVAL(CLKN_S0,GCLK9)
K ARCVAL(CLKN_S1,GCLK10)
L ARCVAL(CLKN_S1,GCLK6)
M ARCVAL(CLKN_S1,GCLK7)
N ARCVAL(CLKN_S1,GCLK8)
O ARCVAL(CLKN_S1,GCLK9)
P ARCVAL(CLKN_S2,GCLK10)
Q ARCVAL(CLKN_S2,GCLK6)
R ARCVAL(CLKN_S2,GCLK7)
S ARCVAL(CLKN_S2,GCLK8)
T ARCVAL(CLKN_S2,GCLK9)
U ARCVAL(CLKN_S3,GCLK10)
V ARCVAL(CLKN_S3,GCLK6)
W ARCVAL(CLKN_S3,GCLK7)
X ARCVAL(CLKN_S3,GCLK8)
Y ARCVAL(CLKN_S3,GCLK9)

TOP.XI280.MC13 NONE 3 28 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK11)
B ARCVAL(CLK1,GCLK12)
C ARCVAL(CLK1,GCLK13)
D ARCVAL(CLK1,GCLK14)
E ARCVAL(CLK1,GCLK15)
F ARCVAL(CLKN_S0,GCLK11)
G ARCVAL(CLKN_S0,GCLK12)
H ARCVAL(CLKN_S0,GCLK13)
I ARCVAL(CLKN_S0,GCLK14)
J ARCVAL(CLKN_S0,GCLK15)
K ARCVAL(CLKN_S1,GCLK11)
L ARCVAL(CLKN_S1,GCLK12)
M ARCVAL(CLKN_S1,GCLK13)
N ARCVAL(CLKN_S1,GCLK14)
O ARCVAL(CLKN_S1,GCLK15)
P ARCVAL(CLKN_S2,GCLK11)
Q ARCVAL(CLKN_S2,GCLK12)
R ARCVAL(CLKN_S2,GCLK13)
S ARCVAL(CLKN_S2,GCLK14)
T ARCVAL(CLKN_S2,GCLK15)
U ARCVAL(CLKN_S3,GCLK11)
V ARCVAL(CLKN_S3,GCLK12)
W ARCVAL(CLKN_S3,GCLK13)
X ARCVAL(CLKN_S3,GCLK14)
Y ARCVAL(CLKN_S3,GCLK15)

TOP.XI280.MC1S0_0 NONE 3 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S1,CLK0)

TOP.XI33.MC13 NONE 3 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E6END3)
B ARCVAL(N6BEG3,N6END1)
C ARCVAL(N6BEG3,W6END3)
D ARCVAL(N6BEG3,W6MID3)

TOP.XI33.MC11 NONE 3 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,FX3)
B ARCVAL(N6BEG3,FX7)
C ARCVAL(N6BEG3,N6END3)
D ARCVAL(N6BEG3,Q7)

TOP.XI33.MC10 NONE 3 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,F3)
B ARCVAL(N6BEG3,F7)
C ARCVAL(N6BEG3,N1END2)
D ARCVAL(N6BEG3,Q3)

TOP.XI32.MC10 NONE 3 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E1END2)
B ARCVAL(E6BEG3,F3)
C ARCVAL(E6BEG3,F7)
D ARCVAL(E6BEG3,Q3)

TOP.XI32.MC11 NONE 3 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E6END3)
B ARCVAL(E6BEG3,FX3)
C ARCVAL(E6BEG3,FX7)
D ARCVAL(E6BEG3,Q7)

TOP.XI32.MC13 NONE 3 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E6END1)
B ARCVAL(E6BEG3,N6END3)
C ARCVAL(E6BEG3,S6END3)
D ARCVAL(E6BEG3,S6MID3)

TOP.XI5.MC13 NONE 3 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E6END2)
B ARCVAL(N6BEG2,N6END0)
C ARCVAL(N6BEG2,W6END2)
D ARCVAL(N6BEG2,W6MID2)

TOP.XI5.MC11 NONE 3 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,FX2)
B ARCVAL(N6BEG2,FX6)
C ARCVAL(N6BEG2,N6END2)
D ARCVAL(N6BEG2,Q6)

TOP.XI5.MC10 NONE 3 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,F2)
B ARCVAL(N6BEG2,F6)
C ARCVAL(N6BEG2,Q2)
D ARCVAL(N6BEG2,W1END0)

TOP.XI4.MC10 NONE 3 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,F2)
B ARCVAL(E6BEG2,F6)
C ARCVAL(E6BEG2,Q2)
D ARCVAL(E6BEG2,S1END0)

TOP.XI4.MC11 NONE 3 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E6END2)
B ARCVAL(E6BEG2,FX2)
C ARCVAL(E6BEG2,FX6)
D ARCVAL(E6BEG2,Q6)

TOP.XI4.MC13 NONE 3 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E6END0)
B ARCVAL(E6BEG2,N6END2)
C ARCVAL(E6BEG2,S6END2)
D ARCVAL(E6BEG2,S6MID2)

TOP.XI1.MC13 NONE 3 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E6END1)
B ARCVAL(N6BEG1,N6END3)
C ARCVAL(N6BEG1,W6END1)
D ARCVAL(N6BEG1,W6MID1)

TOP.XI1.MC11 NONE 3 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,FX1)
B ARCVAL(N6BEG1,FX5)
C ARCVAL(N6BEG1,N6END1)
D ARCVAL(N6BEG1,Q5)

TOP.XI1.MC10 NONE 3 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,F1)
B ARCVAL(N6BEG1,F5)
C ARCVAL(N6BEG1,N1END2)
D ARCVAL(N6BEG1,Q1)

TOP.XI2.MC10 NONE 3 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E1END2)
B ARCVAL(E6BEG1,F1)
C ARCVAL(E6BEG1,F5)
D ARCVAL(E6BEG1,Q1)

TOP.XI2.MC11 NONE 3 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E6END1)
B ARCVAL(E6BEG1,FX1)
C ARCVAL(E6BEG1,FX5)
D ARCVAL(E6BEG1,Q5)

TOP.XI2.MC13 NONE 3 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E6END3)
B ARCVAL(E6BEG1,N6END1)
C ARCVAL(E6BEG1,S6END1)
D ARCVAL(E6BEG1,S6MID1)

TOP.XI0.MC13 NONE 3 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6END0)
B ARCVAL(N6BEG0,N6END2)
C ARCVAL(N6BEG0,W6END0)
D ARCVAL(N6BEG0,W6MID0)

TOP.XI0.MC11 NONE 3 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,FX0)
B ARCVAL(N6BEG0,FX4)
C ARCVAL(N6BEG0,N6END0)
D ARCVAL(N6BEG0,Q4)

TOP.XI0.MC10 NONE 3 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E1END0)
B ARCVAL(N6BEG0,F0)
C ARCVAL(N6BEG0,F4)
D ARCVAL(N6BEG0,Q0)

TOP.XI3.MC10 NONE 3 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,F0)
B ARCVAL(E6BEG0,F4)
C ARCVAL(E6BEG0,N1END0)
D ARCVAL(E6BEG0,Q0)

TOP.XI3.MC11 NONE 3 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E6END0)
B ARCVAL(E6BEG0,FX0)
C ARCVAL(E6BEG0,FX4)
D ARCVAL(E6BEG0,Q4)

TOP.XI3.MC13 NONE 3 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E6END2)
B ARCVAL(E6BEG0,N6END0)
C ARCVAL(E6BEG0,S6END0)
D ARCVAL(E6BEG0,S6MID0)

TOP.XI59.MC15 NONE 4 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,F7)
B ARCVAL(N6BEG7,FX7)
C ARCVAL(N6BEG7,W1END3)
D ARCVAL(N6BEG7,W6MID7)

TOP.XI59.MC12 NONE 4 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E1END3)
B ARCVAL(N6BEG7,E6MID7)
C ARCVAL(N6BEG7,N2END7)
D ARCVAL(N6BEG7,W1END3)

TOP.XI59.MC14 NONE 4 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E1END3)
B ARCVAL(N6BEG7,E6END7)
C ARCVAL(N6BEG7,F3)
D ARCVAL(N6BEG7,Q7)

TOP.XI58.MC14 NONE 4 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,F3)
B ARCVAL(E6BEG7,N1END3)
C ARCVAL(E6BEG7,N6END7)
D ARCVAL(E6BEG7,Q7)

TOP.XI58.MC12 NONE 4 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E2END7)
B ARCVAL(E6BEG7,N1END3)
C ARCVAL(E6BEG7,N6MID7)
D ARCVAL(E6BEG7,S1END3)

TOP.XI58.MC15 NONE 4 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,F7)
B ARCVAL(E6BEG7,FX7)
C ARCVAL(E6BEG7,S1END3)
D ARCVAL(E6BEG7,S6MID7)

TOP.XI52.MC15 NONE 4 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,F6)
B ARCVAL(N6BEG6,FX6)
C ARCVAL(N6BEG6,N1END1)
D ARCVAL(N6BEG6,W6MID6)

TOP.XI52.MC12 NONE 4 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E1END1)
B ARCVAL(N6BEG6,E6MID6)
C ARCVAL(N6BEG6,N1END1)
D ARCVAL(N6BEG6,N2END6)

TOP.XI52.MC14 NONE 4 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E1END1)
B ARCVAL(N6BEG6,E6END6)
C ARCVAL(N6BEG6,F2)
D ARCVAL(N6BEG6,Q6)

TOP.XI53.MC14 NONE 4 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E1END1)
B ARCVAL(E6BEG6,F2)
C ARCVAL(E6BEG6,N6END6)
D ARCVAL(E6BEG6,Q6)

TOP.XI53.MC12 NONE 4 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E1END1)
B ARCVAL(E6BEG6,E2END6)
C ARCVAL(E6BEG6,N1END1)
D ARCVAL(E6BEG6,N6MID6)

TOP.XI53.MC15 NONE 4 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,F6)
B ARCVAL(E6BEG6,FX6)
C ARCVAL(E6BEG6,N1END1)
D ARCVAL(E6BEG6,S6MID6)

TOP.XI47.MC15 NONE 4 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,F5)
B ARCVAL(N6BEG5,FX5)
C ARCVAL(N6BEG5,W1END3)
D ARCVAL(N6BEG5,W6MID5)

TOP.XI47.MC12 NONE 4 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E1END3)
B ARCVAL(N6BEG5,E6MID5)
C ARCVAL(N6BEG5,N2END5)
D ARCVAL(N6BEG5,W1END3)

TOP.XI47.MC14 NONE 4 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E1END3)
B ARCVAL(N6BEG5,E6END5)
C ARCVAL(N6BEG5,F1)
D ARCVAL(N6BEG5,Q5)

TOP.XI46.MC14 NONE 4 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,F1)
B ARCVAL(E6BEG5,N1END3)
C ARCVAL(E6BEG5,N6END5)
D ARCVAL(E6BEG5,Q5)

TOP.XI46.MC12 NONE 4 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E2END5)
B ARCVAL(E6BEG5,N1END3)
C ARCVAL(E6BEG5,N6MID5)
D ARCVAL(E6BEG5,S1END3)

TOP.XI46.MC15 NONE 4 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,F5)
B ARCVAL(E6BEG5,FX5)
C ARCVAL(E6BEG5,S1END3)
D ARCVAL(E6BEG5,S6MID5)

TOP.XI40.MC15 NONE 4 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,F4)
B ARCVAL(N6BEG4,FX4)
C ARCVAL(N6BEG4,S1END1)
D ARCVAL(N6BEG4,W6MID4)

TOP.XI40.MC12 NONE 4 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6MID4)
B ARCVAL(N6BEG4,N2END4)
C ARCVAL(N6BEG4,S1END1)
D ARCVAL(N6BEG4,W1END1)

TOP.XI40.MC14 NONE 4 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6END4)
B ARCVAL(N6BEG4,F0)
C ARCVAL(N6BEG4,Q4)
D ARCVAL(N6BEG4,W1END1)

TOP.XI41.MC14 NONE 4 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,F0)
B ARCVAL(E6BEG4,N6END4)
C ARCVAL(E6BEG4,Q4)
D ARCVAL(E6BEG4,W1END1)

TOP.XI41.MC12 NONE 4 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E2END4)
B ARCVAL(E6BEG4,N6MID4)
C ARCVAL(E6BEG4,S1END1)
D ARCVAL(E6BEG4,W1END1)

TOP.XI41.MC15 NONE 4 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,F4)
B ARCVAL(E6BEG4,FX4)
C ARCVAL(E6BEG4,S1END1)
D ARCVAL(E6BEG4,S6MID4)

TOP.XI280.MC3S0_1 NONE 4 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S3,CLK1)

EMPTY NONE 4 25 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI280.MC08 NONE 4 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK0)
B ARCVAL(CLK0,GCLK10)
C ARCVAL(CLK0,GCLK15)
D ARCVAL(CLK0,GCLK5)

TOP.XI280.MC18 NONE 4 27 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK0)
B ARCVAL(CLK1,GCLK10)
C ARCVAL(CLK1,GCLK15)
D ARCVAL(CLK1,GCLK5)
E ARCVAL(CLKN_S0,GCLK0)
F ARCVAL(CLKN_S0,GCLK10)
G ARCVAL(CLKN_S0,GCLK15)
H ARCVAL(CLKN_S0,GCLK5)
I ARCVAL(CLKN_S1,GCLK0)
J ARCVAL(CLKN_S1,GCLK10)
K ARCVAL(CLKN_S1,GCLK15)
L ARCVAL(CLKN_S1,GCLK5)
M ARCVAL(CLKN_S2,GCLK0)
N ARCVAL(CLKN_S2,GCLK10)
O ARCVAL(CLKN_S2,GCLK15)
P ARCVAL(CLKN_S2,GCLK5)
Q ARCVAL(CLKN_S3,GCLK0)
R ARCVAL(CLKN_S3,GCLK10)
S ARCVAL(CLKN_S3,GCLK15)
T ARCVAL(CLKN_S3,GCLK5)

EMPTY NONE 4 28 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI280.MC1S0_1 NONE 4 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S1,CLK1)

TOP.XI33.MC15 NONE 4 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,F7)
B ARCVAL(N6BEG3,FX3)
C ARCVAL(N6BEG3,W1END2)
D ARCVAL(N6BEG3,W6MID3)

TOP.XI33.MC12 NONE 4 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E1END2)
B ARCVAL(N6BEG3,E6MID3)
C ARCVAL(N6BEG3,N2END3)
D ARCVAL(N6BEG3,W1END2)

TOP.XI33.MC14 NONE 4 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E1END2)
B ARCVAL(N6BEG3,E6END3)
C ARCVAL(N6BEG3,F3)
D ARCVAL(N6BEG3,Q7)

TOP.XI32.MC14 NONE 4 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,F3)
B ARCVAL(E6BEG3,N1END2)
C ARCVAL(E6BEG3,N6END3)
D ARCVAL(E6BEG3,Q7)

TOP.XI32.MC12 NONE 4 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E2END3)
B ARCVAL(E6BEG3,N1END2)
C ARCVAL(E6BEG3,N6MID3)
D ARCVAL(E6BEG3,S1END2)

TOP.XI32.MC15 NONE 4 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,F7)
B ARCVAL(E6BEG3,FX3)
C ARCVAL(E6BEG3,S1END2)
D ARCVAL(E6BEG3,S6MID3)

TOP.XI5.MC15 NONE 4 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,F6)
B ARCVAL(N6BEG2,FX2)
C ARCVAL(N6BEG2,N1END0)
D ARCVAL(N6BEG2,W6MID2)

TOP.XI5.MC12 NONE 4 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E1END0)
B ARCVAL(N6BEG2,E6MID2)
C ARCVAL(N6BEG2,N1END0)
D ARCVAL(N6BEG2,N2END2)

TOP.XI5.MC14 NONE 4 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E1END0)
B ARCVAL(N6BEG2,E6END2)
C ARCVAL(N6BEG2,F2)
D ARCVAL(N6BEG2,Q6)

TOP.XI4.MC14 NONE 4 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E1END0)
B ARCVAL(E6BEG2,F2)
C ARCVAL(E6BEG2,N6END2)
D ARCVAL(E6BEG2,Q6)

TOP.XI4.MC12 NONE 4 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E1END0)
B ARCVAL(E6BEG2,E2END2)
C ARCVAL(E6BEG2,N1END0)
D ARCVAL(E6BEG2,N6MID2)

TOP.XI4.MC15 NONE 4 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,F6)
B ARCVAL(E6BEG2,FX2)
C ARCVAL(E6BEG2,N1END0)
D ARCVAL(E6BEG2,S6MID2)

TOP.XI1.MC15 NONE 4 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,F5)
B ARCVAL(N6BEG1,FX1)
C ARCVAL(N6BEG1,W1END2)
D ARCVAL(N6BEG1,W6MID1)

TOP.XI1.MC12 NONE 4 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E1END2)
B ARCVAL(N6BEG1,E6MID1)
C ARCVAL(N6BEG1,N2END1)
D ARCVAL(N6BEG1,W1END2)

TOP.XI1.MC14 NONE 4 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E1END2)
B ARCVAL(N6BEG1,E6END1)
C ARCVAL(N6BEG1,F1)
D ARCVAL(N6BEG1,Q5)

TOP.XI2.MC14 NONE 4 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,F1)
B ARCVAL(E6BEG1,N1END2)
C ARCVAL(E6BEG1,N6END1)
D ARCVAL(E6BEG1,Q5)

TOP.XI2.MC12 NONE 4 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E2END1)
B ARCVAL(E6BEG1,N1END2)
C ARCVAL(E6BEG1,N6MID1)
D ARCVAL(E6BEG1,S1END2)

TOP.XI2.MC15 NONE 4 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,F5)
B ARCVAL(E6BEG1,FX1)
C ARCVAL(E6BEG1,S1END2)
D ARCVAL(E6BEG1,S6MID1)

TOP.XI0.MC15 NONE 4 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,F4)
B ARCVAL(N6BEG0,FX0)
C ARCVAL(N6BEG0,S1END0)
D ARCVAL(N6BEG0,W6MID0)

TOP.XI0.MC12 NONE 4 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6MID0)
B ARCVAL(N6BEG0,N2END0)
C ARCVAL(N6BEG0,S1END0)
D ARCVAL(N6BEG0,W1END0)

TOP.XI0.MC14 NONE 4 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6END0)
B ARCVAL(N6BEG0,F0)
C ARCVAL(N6BEG0,Q4)
D ARCVAL(N6BEG0,W1END0)

TOP.XI3.MC14 NONE 4 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,F0)
B ARCVAL(E6BEG0,N6END0)
C ARCVAL(E6BEG0,Q4)
D ARCVAL(E6BEG0,W1END0)

TOP.XI3.MC12 NONE 4 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E2END0)
B ARCVAL(E6BEG0,N6MID0)
C ARCVAL(E6BEG0,S1END0)
D ARCVAL(E6BEG0,W1END0)

TOP.XI3.MC15 NONE 4 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,F4)
B ARCVAL(E6BEG0,FX0)
C ARCVAL(E6BEG0,S1END0)
D ARCVAL(E6BEG0,S6MID0)

EMPTY NONE 5 0 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI59.MC17 NONE 5 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,N1END3)
B ARCVAL(N6BEG7,N2END7)
C ARCVAL(N6BEG7,N6END5)
D ARCVAL(N6BEG7,N6END7)

EMPTY NONE 5 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI332.MC06 NONE 5 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E2MID7)
B ARCVAL(MI5,N1END3)
C ARCVAL(MI5,S2MID7)
D ARCVAL(MI5,W2MID6)

TOP.XI58.MC17 NONE 5 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E1END3)
B ARCVAL(E6BEG7,E2END7)
C ARCVAL(E6BEG7,E6END5)
D ARCVAL(E6BEG7,E6END7)

TOP.XI332.MC14 NONE 5 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E1END3)
B ARCVAL(MI7,E2MID6)
C ARCVAL(MI7,N2MID7)
D ARCVAL(MI7,S2MID6)

TOP.XI313.MC16 NONE 5 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F2)
B ARCVAL(N1BEG3,FX4)
C ARCVAL(N1BEG3,Q0)
D ARCVAL(N1BEG3,Q6)

TOP.XI52.MC17 NONE 5 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,N2END6)
B ARCVAL(N6BEG6,N6END4)
C ARCVAL(N6BEG6,N6END6)
D ARCVAL(N6BEG6,W1END1)

TOP.XI313.MC06 NONE 5 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F2)
B ARCVAL(S1BEG3,FX4)
C ARCVAL(S1BEG3,Q0)
D ARCVAL(S1BEG3,Q6)

TOP.XI314.MC06 NONE 5 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F2)
B ARCVAL(W1BEG3,FX4)
C ARCVAL(W1BEG3,Q0)
D ARCVAL(W1BEG3,Q6)

TOP.XI53.MC17 NONE 5 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E2END6)
B ARCVAL(E6BEG6,E6END4)
C ARCVAL(E6BEG6,E6END6)
D ARCVAL(E6BEG6,S1END1)

TOP.XI314.MC16 NONE 5 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F2)
B ARCVAL(E1BEG3,FX4)
C ARCVAL(E1BEG3,Q0)
D ARCVAL(E1BEG3,Q6)

TOP.XI318.MC16 NONE 5 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F2)
B ARCVAL(N1BEG1,FX4)
C ARCVAL(N1BEG1,Q0)
D ARCVAL(N1BEG1,Q6)

TOP.XI47.MC17 NONE 5 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,N1END3)
B ARCVAL(N6BEG5,N2END5)
C ARCVAL(N6BEG5,N6END5)
D ARCVAL(N6BEG5,N6END7)

TOP.XI318.MC06 NONE 5 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F2)
B ARCVAL(S1BEG1,FX4)
C ARCVAL(S1BEG1,Q0)
D ARCVAL(S1BEG1,Q6)

TOP.XI317.MC06 NONE 5 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F2)
B ARCVAL(W1BEG1,FX4)
C ARCVAL(W1BEG1,Q0)
D ARCVAL(W1BEG1,Q6)

TOP.XI46.MC17 NONE 5 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E1END3)
B ARCVAL(E6BEG5,E2END5)
C ARCVAL(E6BEG5,E6END5)
D ARCVAL(E6BEG5,E6END7)

TOP.XI317.MC16 NONE 5 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F2)
B ARCVAL(E1BEG1,FX4)
C ARCVAL(E1BEG1,Q0)
D ARCVAL(E1BEG1,Q6)

EMPTY NONE 5 18 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI40.MC17 NONE 5 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E1END1)
B ARCVAL(N6BEG4,N2END4)
C ARCVAL(N6BEG4,N6END4)
D ARCVAL(N6BEG4,N6END6)

EMPTY NONE 5 20 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI331.MC06 NONE 5 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E2MID5)
B ARCVAL(MI4,N1END2)
C ARCVAL(MI4,S2MID5)
D ARCVAL(MI4,W2MID4)

TOP.XI41.MC17 NONE 5 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E2END4)
B ARCVAL(E6BEG4,E6END4)
C ARCVAL(E6BEG4,E6END6)
D ARCVAL(E6BEG4,N1END1)

TOP.XI331.MC14 NONE 5 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E1END2)
B ARCVAL(MI6,E2MID4)
C ARCVAL(MI6,N2MID5)
D ARCVAL(MI6,S2MID4)

TOP.XI322.MC16 NONE 5 24 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE3,E2MID4)
B ARCVAL(CE3,GCLK6)
C ARCVAL(CE3,GND)
D ARCVAL(CE3,N2END4)
E PROPERTY(PIBTEST.CEMUX3,0)
F PROPERTY(PIBTEST.CEMUX3,1)

TOP.XI322.MC02 NONE 5 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE2,E2END4)
B ARCVAL(CE2,E2MID4)
C ARCVAL(CE2,LOCAL3)
D ARCVAL(CE2,LOCAL5)
E ARCVAL(CE2,W2MID4)

TOP.XI322.MCS1 NONE 5 26 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.CEMUX3,INV)
B PROPERTY(PIBTEST.CEMUX3,1)

TOP.XI321.MCS1 NONE 5 27 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.CEMUX1,INV)
B PROPERTY(PIBTEST.CEMUX1,1)

TOP.XI321.MC02 NONE 5 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE0,E2END3)
B ARCVAL(CE0,E2MID3)
C ARCVAL(CE0,LOCAL3)
D ARCVAL(CE0,LOCAL5)
E ARCVAL(CE0,W2MID3)

TOP.XI321.MC16 NONE 5 29 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE1,E2MID3)
B ARCVAL(CE1,GCLK6)
C ARCVAL(CE1,GND)
D ARCVAL(CE1,N2END3)
E PROPERTY(PIBTEST.CEMUX1,0)
F PROPERTY(PIBTEST.CEMUX1,1)

EMPTY NONE 5 30 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI33.MC17 NONE 5 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,N1END2)
B ARCVAL(N6BEG3,N2END3)
C ARCVAL(N6BEG3,N6END1)
D ARCVAL(N6BEG3,N6END3)

EMPTY NONE 5 32 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI319.MC06 NONE 5 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E2MID3)
B ARCVAL(MI1,N1END1)
C ARCVAL(MI1,S2MID3)
D ARCVAL(MI1,W2MID2)

TOP.XI32.MC17 NONE 5 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E1END2)
B ARCVAL(E6BEG3,E2END3)
C ARCVAL(E6BEG3,E6END1)
D ARCVAL(E6BEG3,E6END3)

TOP.XI319.MC14 NONE 5 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E1END1)
B ARCVAL(MI3,E2MID2)
C ARCVAL(MI3,N2MID3)
D ARCVAL(MI3,S2MID2)

TOP.XI315.MC16 NONE 5 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F2)
B ARCVAL(N1BEG2,FX4)
C ARCVAL(N1BEG2,Q0)
D ARCVAL(N1BEG2,Q6)

TOP.XI5.MC17 NONE 5 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,N2END2)
B ARCVAL(N6BEG2,N6END0)
C ARCVAL(N6BEG2,N6END2)
D ARCVAL(N6BEG2,W1END0)

TOP.XI315.MC06 NONE 5 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F2)
B ARCVAL(S1BEG2,FX4)
C ARCVAL(S1BEG2,Q0)
D ARCVAL(S1BEG2,Q6)

TOP.XI316.MC06 NONE 5 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F2)
B ARCVAL(W1BEG2,FX4)
C ARCVAL(W1BEG2,Q0)
D ARCVAL(W1BEG2,Q6)

TOP.XI4.MC17 NONE 5 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E2END2)
B ARCVAL(E6BEG2,E6END0)
C ARCVAL(E6BEG2,E6END2)
D ARCVAL(E6BEG2,S1END0)

TOP.XI316.MC16 NONE 5 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F2)
B ARCVAL(E1BEG2,FX4)
C ARCVAL(E1BEG2,Q0)
D ARCVAL(E1BEG2,Q6)

TOP.XI312.MC16 NONE 5 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F2)
B ARCVAL(N1BEG0,FX4)
C ARCVAL(N1BEG0,Q0)
D ARCVAL(N1BEG0,Q6)

TOP.XI1.MC17 NONE 5 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,N1END2)
B ARCVAL(N6BEG1,N2END1)
C ARCVAL(N6BEG1,N6END1)
D ARCVAL(N6BEG1,N6END3)

TOP.XI312.MC06 NONE 5 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F2)
B ARCVAL(S1BEG0,FX4)
C ARCVAL(S1BEG0,Q0)
D ARCVAL(S1BEG0,Q6)

TOP.XI311.MC06 NONE 5 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F2)
B ARCVAL(W1BEG0,FX4)
C ARCVAL(W1BEG0,Q0)
D ARCVAL(W1BEG0,Q6)

TOP.XI2.MC17 NONE 5 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E1END2)
B ARCVAL(E6BEG1,E2END1)
C ARCVAL(E6BEG1,E6END1)
D ARCVAL(E6BEG1,E6END3)

TOP.XI311.MC16 NONE 5 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F2)
B ARCVAL(E1BEG0,FX4)
C ARCVAL(E1BEG0,Q0)
D ARCVAL(E1BEG0,Q6)

EMPTY NONE 5 48 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI0.MC17 NONE 5 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E1END0)
B ARCVAL(N6BEG0,N2END0)
C ARCVAL(N6BEG0,N6END0)
D ARCVAL(N6BEG0,N6END2)

EMPTY NONE 5 50 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI309.MC06 NONE 5 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E2MID1)
B ARCVAL(MI0,N1END0)
C ARCVAL(MI0,S2MID1)
D ARCVAL(MI0,W2MID0)

TOP.XI3.MC17 NONE 5 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E2END0)
B ARCVAL(E6BEG0,E6END0)
C ARCVAL(E6BEG0,E6END2)
D ARCVAL(E6BEG0,N1END0)

TOP.XI309.MC14 NONE 5 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E1END0)
B ARCVAL(MI2,E2MID0)
C ARCVAL(MI2,N2MID1)
D ARCVAL(MI2,S2MID0)

TOP.XI333.MC15 NONE 6 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2END6)
B ARCVAL(LOCAL7,E2END7)
C ARCVAL(LOCAL7,N2END6)
D ARCVAL(LOCAL7,N2END7)

TOP.XI333.MC07 NONE 6 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,S2END6)
B ARCVAL(LOCAL5,S2END7)
C ARCVAL(LOCAL5,W2END6)
D ARCVAL(LOCAL5,W2END7)

TOP.XI333.MC14 NONE 6 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2MID6)
B ARCVAL(LOCAL7,E2MID7)
C ARCVAL(LOCAL7,N2MID6)
D ARCVAL(LOCAL7,N2MID7)

TOP.XI332.MC05 NONE 6 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E2END6)
B ARCVAL(MI5,N2END7)
C ARCVAL(MI5,S2END6)
D ARCVAL(MI5,W1END3)

TOP.XI332.MC07 NONE 6 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E2END7)
B ARCVAL(MI5,S1END3)
C ARCVAL(MI5,S2END7)
D ARCVAL(MI5,W2END6)

TOP.XI332.MC15 NONE 6 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E2END6)
B ARCVAL(MI7,N2END7)
C ARCVAL(MI7,S2END6)
D ARCVAL(MI7,W1END3)

TOP.XI313.MC15 NONE 6 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,CLK1)
B ARCVAL(N1BEG3,F1)
C ARCVAL(N1BEG3,F7)
D ARCVAL(N1BEG3,Q5)

TOP.XI313.MC07 NONE 6 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F3)
B ARCVAL(S1BEG3,FX5)
C ARCVAL(S1BEG3,Q1)
D ARCVAL(S1BEG3,Q7)

TOP.XI313.MC05 NONE 6 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,CLK1)
B ARCVAL(S1BEG3,F1)
C ARCVAL(S1BEG3,F7)
D ARCVAL(S1BEG3,Q5)

TOP.XI314.MC05 NONE 6 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,CLK1)
B ARCVAL(W1BEG3,F1)
C ARCVAL(W1BEG3,F7)
D ARCVAL(W1BEG3,Q5)

TOP.XI314.MC07 NONE 6 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F3)
B ARCVAL(W1BEG3,FX5)
C ARCVAL(W1BEG3,Q1)
D ARCVAL(W1BEG3,Q7)

TOP.XI314.MC15 NONE 6 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,CLK1)
B ARCVAL(E1BEG3,F1)
C ARCVAL(E1BEG3,F7)
D ARCVAL(E1BEG3,Q5)

TOP.XI318.MC15 NONE 6 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F1)
B ARCVAL(N1BEG1,F7)
C ARCVAL(N1BEG1,FX3)
D ARCVAL(N1BEG1,Q5)

TOP.XI318.MC07 NONE 6 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F3)
B ARCVAL(S1BEG1,FX5)
C ARCVAL(S1BEG1,Q1)
D ARCVAL(S1BEG1,Q7)

TOP.XI318.MC05 NONE 6 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F1)
B ARCVAL(S1BEG1,F7)
C ARCVAL(S1BEG1,FX3)
D ARCVAL(S1BEG1,Q5)

TOP.XI317.MC05 NONE 6 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F1)
B ARCVAL(W1BEG1,F7)
C ARCVAL(W1BEG1,FX3)
D ARCVAL(W1BEG1,Q5)

TOP.XI317.MC07 NONE 6 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F3)
B ARCVAL(W1BEG1,FX5)
C ARCVAL(W1BEG1,Q1)
D ARCVAL(W1BEG1,Q7)

TOP.XI317.MC15 NONE 6 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F1)
B ARCVAL(E1BEG1,F7)
C ARCVAL(E1BEG1,FX3)
D ARCVAL(E1BEG1,Q5)

TOP.XI330.MC15 NONE 6 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2END4)
B ARCVAL(LOCAL3,E2END5)
C ARCVAL(LOCAL3,N2END4)
D ARCVAL(LOCAL3,N2END5)

TOP.XI330.MC07 NONE 6 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,S2END4)
B ARCVAL(LOCAL1,S2END5)
C ARCVAL(LOCAL1,W2END4)
D ARCVAL(LOCAL1,W2END5)

TOP.XI330.MC14 NONE 6 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2MID4)
B ARCVAL(LOCAL3,E2MID5)
C ARCVAL(LOCAL3,N2MID4)
D ARCVAL(LOCAL3,N2MID5)

TOP.XI331.MC05 NONE 6 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E2END4)
B ARCVAL(MI4,N2END5)
C ARCVAL(MI4,S2END4)
D ARCVAL(MI4,W1END2)

TOP.XI331.MC07 NONE 6 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E2END5)
B ARCVAL(MI4,S1END2)
C ARCVAL(MI4,S2END5)
D ARCVAL(MI4,W2END4)

TOP.XI331.MC15 NONE 6 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E2END4)
B ARCVAL(MI6,N2END5)
C ARCVAL(MI6,S2END4)
D ARCVAL(MI6,W1END2)

TOP.XI322.MC15 NONE 6 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,GCLK10)
B ARCVAL(CE3,GCLK5)
C ARCVAL(CE3,LOCAL5)
D ARCVAL(CE3,N2MID4)

TOP.XI322.MC07 NONE 6 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,E2END4)
B ARCVAL(CE2,GCLK7)
C ARCVAL(CE2,LOCAL2)
D ARCVAL(CE2,S2MID4)

TOP.XI322.MC05 NONE 6 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,GCLK10)
B ARCVAL(CE2,GCLK5)
C ARCVAL(CE2,LOCAL5)
D ARCVAL(CE2,N2MID4)

TOP.XI321.MC05 NONE 6 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,GCLK10)
B ARCVAL(CE0,GCLK5)
C ARCVAL(CE0,LOCAL5)
D ARCVAL(CE0,N2MID3)

TOP.XI321.MC07 NONE 6 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,E2END3)
B ARCVAL(CE0,GCLK7)
C ARCVAL(CE0,LOCAL2)
D ARCVAL(CE0,S2MID3)

TOP.XI321.MC15 NONE 6 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,GCLK10)
B ARCVAL(CE1,GCLK5)
C ARCVAL(CE1,LOCAL5)
D ARCVAL(CE1,N2MID3)

TOP.XI320.MC15 NONE 6 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2END2)
B ARCVAL(LOCAL6,E2END3)
C ARCVAL(LOCAL6,N2END2)
D ARCVAL(LOCAL6,N2END3)

TOP.XI320.MC07 NONE 6 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,S2END2)
B ARCVAL(LOCAL4,S2END3)
C ARCVAL(LOCAL4,W2END2)
D ARCVAL(LOCAL4,W2END3)

TOP.XI320.MC14 NONE 6 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2MID2)
B ARCVAL(LOCAL6,E2MID3)
C ARCVAL(LOCAL6,N2MID2)
D ARCVAL(LOCAL6,N2MID3)

TOP.XI319.MC05 NONE 6 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E2END2)
B ARCVAL(MI1,N2END3)
C ARCVAL(MI1,S2END2)
D ARCVAL(MI1,W1END1)

TOP.XI319.MC07 NONE 6 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E2END3)
B ARCVAL(MI1,S1END1)
C ARCVAL(MI1,S2END3)
D ARCVAL(MI1,W2END2)

TOP.XI319.MC15 NONE 6 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E2END2)
B ARCVAL(MI3,N2END3)
C ARCVAL(MI3,S2END2)
D ARCVAL(MI3,W1END1)

TOP.XI315.MC15 NONE 6 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,CLK0)
B ARCVAL(N1BEG2,F1)
C ARCVAL(N1BEG2,F7)
D ARCVAL(N1BEG2,Q5)

TOP.XI315.MC07 NONE 6 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F3)
B ARCVAL(S1BEG2,FX5)
C ARCVAL(S1BEG2,Q1)
D ARCVAL(S1BEG2,Q7)

TOP.XI315.MC05 NONE 6 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,CLK0)
B ARCVAL(S1BEG2,F1)
C ARCVAL(S1BEG2,F7)
D ARCVAL(S1BEG2,Q5)

TOP.XI316.MC05 NONE 6 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,CLK0)
B ARCVAL(W1BEG2,F1)
C ARCVAL(W1BEG2,F7)
D ARCVAL(W1BEG2,Q5)

TOP.XI316.MC07 NONE 6 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F3)
B ARCVAL(W1BEG2,FX5)
C ARCVAL(W1BEG2,Q1)
D ARCVAL(W1BEG2,Q7)

TOP.XI316.MC15 NONE 6 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,CLK0)
B ARCVAL(E1BEG2,F1)
C ARCVAL(E1BEG2,F7)
D ARCVAL(E1BEG2,Q5)

TOP.XI312.MC15 NONE 6 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F1)
B ARCVAL(N1BEG0,F7)
C ARCVAL(N1BEG0,FX3)
D ARCVAL(N1BEG0,Q5)

TOP.XI312.MC07 NONE 6 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F3)
B ARCVAL(S1BEG0,FX5)
C ARCVAL(S1BEG0,Q1)
D ARCVAL(S1BEG0,Q7)

TOP.XI312.MC05 NONE 6 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F1)
B ARCVAL(S1BEG0,F7)
C ARCVAL(S1BEG0,FX3)
D ARCVAL(S1BEG0,Q5)

TOP.XI311.MC05 NONE 6 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F1)
B ARCVAL(W1BEG0,F7)
C ARCVAL(W1BEG0,FX3)
D ARCVAL(W1BEG0,Q5)

TOP.XI311.MC07 NONE 6 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F3)
B ARCVAL(W1BEG0,FX5)
C ARCVAL(W1BEG0,Q1)
D ARCVAL(W1BEG0,Q7)

TOP.XI311.MC15 NONE 6 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F1)
B ARCVAL(E1BEG0,F7)
C ARCVAL(E1BEG0,FX3)
D ARCVAL(E1BEG0,Q5)

TOP.XI310.MC15 NONE 6 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2END0)
B ARCVAL(LOCAL2,E2END1)
C ARCVAL(LOCAL2,N2END0)
D ARCVAL(LOCAL2,N2END1)

TOP.XI310.MC07 NONE 6 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,S2END0)
B ARCVAL(LOCAL0,S2END1)
C ARCVAL(LOCAL0,W2END0)
D ARCVAL(LOCAL0,W2END1)

TOP.XI310.MC14 NONE 6 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2MID0)
B ARCVAL(LOCAL2,E2MID1)
C ARCVAL(LOCAL2,N2MID0)
D ARCVAL(LOCAL2,N2MID1)

TOP.XI309.MC05 NONE 6 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E2END0)
B ARCVAL(MI0,N2END1)
C ARCVAL(MI0,S2END0)
D ARCVAL(MI0,W1END0)

TOP.XI309.MC07 NONE 6 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E2END1)
B ARCVAL(MI0,S1END0)
C ARCVAL(MI0,S2END1)
D ARCVAL(MI0,W2END0)

TOP.XI309.MC15 NONE 6 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E2END0)
B ARCVAL(MI2,N2END1)
C ARCVAL(MI2,S2END0)
D ARCVAL(MI2,W1END0)

TOP.XI333.MC05 NONE 7 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2END6)
B ARCVAL(LOCAL5,E2END7)
C ARCVAL(LOCAL5,N2END6)
D ARCVAL(LOCAL5,N2END7)

TOP.XI333.MC02 NONE 7 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2END7)
B ARCVAL(LOCAL5,E2MID7)
C ARCVAL(LOCAL5,W2END7)
D ARCVAL(LOCAL5,W2MID7)

TOP.XI333.MC04 NONE 7 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2MID6)
B ARCVAL(LOCAL5,E2MID7)
C ARCVAL(LOCAL5,N2MID6)
D ARCVAL(LOCAL5,N2MID7)

TOP.XI332.MC04 NONE 7 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E1END3)
B ARCVAL(MI5,E2MID6)
C ARCVAL(MI5,N2MID7)
D ARCVAL(MI5,S2MID6)

TOP.XI332.MC02 NONE 7 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI5,LOCAL3)
B ARCVAL(MI5,LOCAL6)
C ARCVAL(MI5,N2END7)
D ARCVAL(MI5,N2MID7)
E ARCVAL(MI5,S2END7)
F ARCVAL(MI5,S2MID7)

TOP.XI332.MC16 NONE 7 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E2MID7)
B ARCVAL(MI7,N1END3)
C ARCVAL(MI7,S2MID7)
D ARCVAL(MI7,W2MID6)

TOP.XI313.MC14 NONE 7 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F0)
B ARCVAL(N1BEG3,F6)
C ARCVAL(N1BEG3,FX2)
D ARCVAL(N1BEG3,Q4)

TOP.XI313.MC02 NONE 7 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,FX0)
B ARCVAL(S1BEG3,FX1)
C ARCVAL(S1BEG3,Q4)
D ARCVAL(S1BEG3,Q5)
E ARCVAL(S1BEG3,Q6)
F ARCVAL(S1BEG3,Q7)

TOP.XI313.MC04 NONE 7 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F0)
B ARCVAL(S1BEG3,F6)
C ARCVAL(S1BEG3,FX2)
D ARCVAL(S1BEG3,Q4)

TOP.XI314.MC04 NONE 7 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F0)
B ARCVAL(W1BEG3,F6)
C ARCVAL(W1BEG3,FX2)
D ARCVAL(W1BEG3,Q4)

TOP.XI314.MC02 NONE 7 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,FX0)
B ARCVAL(W1BEG3,FX1)
C ARCVAL(W1BEG3,Q4)
D ARCVAL(W1BEG3,Q5)
E ARCVAL(W1BEG3,Q6)
F ARCVAL(W1BEG3,Q7)

TOP.XI314.MC14 NONE 7 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F0)
B ARCVAL(E1BEG3,F6)
C ARCVAL(E1BEG3,FX2)
D ARCVAL(E1BEG3,Q4)

TOP.XI318.MC14 NONE 7 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F0)
B ARCVAL(N1BEG1,F6)
C ARCVAL(N1BEG1,FX2)
D ARCVAL(N1BEG1,Q4)

TOP.XI318.MC02 NONE 7 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,FX0)
B ARCVAL(S1BEG1,FX1)
C ARCVAL(S1BEG1,Q4)
D ARCVAL(S1BEG1,Q5)
E ARCVAL(S1BEG1,Q6)
F ARCVAL(S1BEG1,Q7)

TOP.XI318.MC04 NONE 7 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F0)
B ARCVAL(S1BEG1,F6)
C ARCVAL(S1BEG1,FX2)
D ARCVAL(S1BEG1,Q4)

TOP.XI317.MC04 NONE 7 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F0)
B ARCVAL(W1BEG1,F6)
C ARCVAL(W1BEG1,FX2)
D ARCVAL(W1BEG1,Q4)

TOP.XI317.MC02 NONE 7 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,FX0)
B ARCVAL(W1BEG1,FX1)
C ARCVAL(W1BEG1,Q4)
D ARCVAL(W1BEG1,Q5)
E ARCVAL(W1BEG1,Q6)
F ARCVAL(W1BEG1,Q7)

TOP.XI317.MC14 NONE 7 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F0)
B ARCVAL(E1BEG1,F6)
C ARCVAL(E1BEG1,FX2)
D ARCVAL(E1BEG1,Q4)

TOP.XI330.MC05 NONE 7 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2END4)
B ARCVAL(LOCAL1,E2END5)
C ARCVAL(LOCAL1,N2END4)
D ARCVAL(LOCAL1,N2END5)

TOP.XI330.MC02 NONE 7 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2END5)
B ARCVAL(LOCAL1,E2MID5)
C ARCVAL(LOCAL1,W2END5)
D ARCVAL(LOCAL1,W2MID5)

TOP.XI330.MC04 NONE 7 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2MID4)
B ARCVAL(LOCAL1,E2MID5)
C ARCVAL(LOCAL1,N2MID4)
D ARCVAL(LOCAL1,N2MID5)

TOP.XI331.MC04 NONE 7 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E1END2)
B ARCVAL(MI4,E2MID4)
C ARCVAL(MI4,N2MID5)
D ARCVAL(MI4,S2MID4)

TOP.XI331.MC02 NONE 7 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI4,LOCAL5)
B ARCVAL(MI4,LOCAL6)
C ARCVAL(MI4,N2END5)
D ARCVAL(MI4,N2MID5)
E ARCVAL(MI4,S2END5)
F ARCVAL(MI4,S2MID5)

TOP.XI331.MC16 NONE 7 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E2MID5)
B ARCVAL(MI6,N1END2)
C ARCVAL(MI6,S2MID5)
D ARCVAL(MI6,W2MID4)

TOP.XI322.MC14 NONE 7 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,GCLK4)
B ARCVAL(CE3,GCLK9)
C ARCVAL(CE3,LOCAL3)
D ARCVAL(CE3,W2END4)

TOP.XI322.MC06 NONE 7 25 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE2,E2MID4)
B ARCVAL(CE2,GCLK6)
C ARCVAL(CE2,GND)
D ARCVAL(CE2,N2END4)
E PROPERTY(PIBTEST.CEMUX2,0)
F PROPERTY(PIBTEST.CEMUX2,1)

TOP.XI322.MC04 NONE 7 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,GCLK4)
B ARCVAL(CE2,GCLK9)
C ARCVAL(CE2,LOCAL3)
D ARCVAL(CE2,W2END4)

TOP.XI321.MC04 NONE 7 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,GCLK4)
B ARCVAL(CE0,GCLK9)
C ARCVAL(CE0,LOCAL3)
D ARCVAL(CE0,W2END3)

TOP.XI321.MC06 NONE 7 28 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE0,E2MID3)
B ARCVAL(CE0,GCLK6)
C ARCVAL(CE0,GND)
D ARCVAL(CE0,N2END3)
E PROPERTY(PIBTEST.CEMUX0,0)
F PROPERTY(PIBTEST.CEMUX0,1)

TOP.XI321.MC14 NONE 7 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,GCLK4)
B ARCVAL(CE1,GCLK9)
C ARCVAL(CE1,LOCAL3)
D ARCVAL(CE1,W2END3)

TOP.XI320.MC05 NONE 7 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2END2)
B ARCVAL(LOCAL4,E2END3)
C ARCVAL(LOCAL4,N2END2)
D ARCVAL(LOCAL4,N2END3)

TOP.XI320.MC02 NONE 7 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2END3)
B ARCVAL(LOCAL4,E2MID3)
C ARCVAL(LOCAL4,W2END3)
D ARCVAL(LOCAL4,W2MID3)

TOP.XI320.MC04 NONE 7 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2MID2)
B ARCVAL(LOCAL4,E2MID3)
C ARCVAL(LOCAL4,N2MID2)
D ARCVAL(LOCAL4,N2MID3)

TOP.XI319.MC04 NONE 7 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E1END1)
B ARCVAL(MI1,E2MID2)
C ARCVAL(MI1,N2MID3)
D ARCVAL(MI1,S2MID2)

TOP.XI319.MC02 NONE 7 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI1,LOCAL1)
B ARCVAL(MI1,LOCAL2)
C ARCVAL(MI1,N2END3)
D ARCVAL(MI1,N2MID3)
E ARCVAL(MI1,S2END3)
F ARCVAL(MI1,S2MID3)

TOP.XI319.MC16 NONE 7 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E2MID3)
B ARCVAL(MI3,N1END1)
C ARCVAL(MI3,S2MID3)
D ARCVAL(MI3,W2MID2)

TOP.XI315.MC14 NONE 7 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F0)
B ARCVAL(N1BEG2,F6)
C ARCVAL(N1BEG2,FX2)
D ARCVAL(N1BEG2,Q4)

TOP.XI315.MC02 NONE 7 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,FX0)
B ARCVAL(S1BEG2,FX1)
C ARCVAL(S1BEG2,Q4)
D ARCVAL(S1BEG2,Q5)
E ARCVAL(S1BEG2,Q6)
F ARCVAL(S1BEG2,Q7)

TOP.XI315.MC04 NONE 7 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F0)
B ARCVAL(S1BEG2,F6)
C ARCVAL(S1BEG2,FX2)
D ARCVAL(S1BEG2,Q4)

TOP.XI316.MC04 NONE 7 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F0)
B ARCVAL(W1BEG2,F6)
C ARCVAL(W1BEG2,FX2)
D ARCVAL(W1BEG2,Q4)

TOP.XI316.MC02 NONE 7 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,FX0)
B ARCVAL(W1BEG2,FX1)
C ARCVAL(W1BEG2,Q4)
D ARCVAL(W1BEG2,Q5)
E ARCVAL(W1BEG2,Q6)
F ARCVAL(W1BEG2,Q7)

TOP.XI316.MC14 NONE 7 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F0)
B ARCVAL(E1BEG2,F6)
C ARCVAL(E1BEG2,FX2)
D ARCVAL(E1BEG2,Q4)

TOP.XI312.MC14 NONE 7 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F0)
B ARCVAL(N1BEG0,F6)
C ARCVAL(N1BEG0,FX2)
D ARCVAL(N1BEG0,Q4)

TOP.XI312.MC02 NONE 7 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,FX0)
B ARCVAL(S1BEG0,FX1)
C ARCVAL(S1BEG0,Q4)
D ARCVAL(S1BEG0,Q5)
E ARCVAL(S1BEG0,Q6)
F ARCVAL(S1BEG0,Q7)

TOP.XI312.MC04 NONE 7 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F0)
B ARCVAL(S1BEG0,F6)
C ARCVAL(S1BEG0,FX2)
D ARCVAL(S1BEG0,Q4)

TOP.XI311.MC04 NONE 7 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F0)
B ARCVAL(W1BEG0,F6)
C ARCVAL(W1BEG0,FX2)
D ARCVAL(W1BEG0,Q4)

TOP.XI311.MC02 NONE 7 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,FX0)
B ARCVAL(W1BEG0,FX1)
C ARCVAL(W1BEG0,Q4)
D ARCVAL(W1BEG0,Q5)
E ARCVAL(W1BEG0,Q6)
F ARCVAL(W1BEG0,Q7)

TOP.XI311.MC14 NONE 7 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F0)
B ARCVAL(E1BEG0,F6)
C ARCVAL(E1BEG0,FX2)
D ARCVAL(E1BEG0,Q4)

TOP.XI310.MC05 NONE 7 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2END0)
B ARCVAL(LOCAL0,E2END1)
C ARCVAL(LOCAL0,N2END0)
D ARCVAL(LOCAL0,N2END1)

TOP.XI310.MC02 NONE 7 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2END1)
B ARCVAL(LOCAL0,E2MID1)
C ARCVAL(LOCAL0,W2END1)
D ARCVAL(LOCAL0,W2MID1)

TOP.XI310.MC04 NONE 7 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2MID0)
B ARCVAL(LOCAL0,E2MID1)
C ARCVAL(LOCAL0,N2MID0)
D ARCVAL(LOCAL0,N2MID1)

TOP.XI309.MC04 NONE 7 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E1END0)
B ARCVAL(MI0,E2MID0)
C ARCVAL(MI0,N2MID1)
D ARCVAL(MI0,S2MID0)

TOP.XI309.MC02 NONE 7 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI0,LOCAL1)
B ARCVAL(MI0,LOCAL4)
C ARCVAL(MI0,N2END1)
D ARCVAL(MI0,N2MID1)
E ARCVAL(MI0,S2END1)
F ARCVAL(MI0,S2MID1)

TOP.XI309.MC16 NONE 7 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E2MID1)
B ARCVAL(MI2,N1END0)
C ARCVAL(MI2,S2MID1)
D ARCVAL(MI2,W2MID0)

TOP.XI333.MC03 NONE 8 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,N2END7)
B ARCVAL(LOCAL5,N2MID7)
C ARCVAL(LOCAL5,S2END7)
D ARCVAL(LOCAL5,S2MID7)

TOP.XI333.MC01 NONE 8 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,N2END6)
B ARCVAL(LOCAL5,N2MID6)
C ARCVAL(LOCAL5,S2END6)
D ARCVAL(LOCAL5,S2MID6)

TOP.XI333.MC00 NONE 8 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2END6)
B ARCVAL(LOCAL5,E2MID6)
C ARCVAL(LOCAL5,W2END6)
D ARCVAL(LOCAL5,W2MID6)

TOP.XI332.MC00 NONE 8 3 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI5,E2END6)
B ARCVAL(MI5,E2MID6)
C ARCVAL(MI5,N2END6)
D ARCVAL(MI5,N2MID6)
E ARCVAL(MI5,W2END6)
F ARCVAL(MI5,W2MID6)

TOP.XI332.MC01 NONE 8 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI5,E2END7)
B ARCVAL(MI5,E2MID7)
C ARCVAL(MI5,S2END6)
D ARCVAL(MI5,S2MID6)
E ARCVAL(MI5,W2END7)
F ARCVAL(MI5,W2MID7)

TOP.XI332.MC03 NONE 8 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI5,E1END3)
B ARCVAL(MI5,GND)
C ARCVAL(MI5,N1END3)
D ARCVAL(MI5,S1END3)
E ARCVAL(MI5,W1END3)

TOP.XI313.MC03 NONE 8 6 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,CLK1)
B ARCVAL(S1BEG3,FX2)
C ARCVAL(S1BEG3,FX4)
D ARCVAL(S1BEG3,FX5)
E ARCVAL(S1BEG3,FX6)
F ARCVAL(S1BEG3,FX7)

TOP.XI313.MC01 NONE 8 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,F6)
B ARCVAL(S1BEG3,F7)
C ARCVAL(S1BEG3,Q0)
D ARCVAL(S1BEG3,Q1)
E ARCVAL(S1BEG3,Q2)
F ARCVAL(S1BEG3,Q3)

TOP.XI313.MC00 NONE 8 8 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,F0)
B ARCVAL(S1BEG3,F1)
C ARCVAL(S1BEG3,F2)
D ARCVAL(S1BEG3,F3)
E ARCVAL(S1BEG3,F4)
F ARCVAL(S1BEG3,F5)

TOP.XI314.MC00 NONE 8 9 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,F0)
B ARCVAL(W1BEG3,F1)
C ARCVAL(W1BEG3,F2)
D ARCVAL(W1BEG3,F3)
E ARCVAL(W1BEG3,F4)
F ARCVAL(W1BEG3,F5)

TOP.XI314.MC01 NONE 8 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,F6)
B ARCVAL(W1BEG3,F7)
C ARCVAL(W1BEG3,Q0)
D ARCVAL(W1BEG3,Q1)
E ARCVAL(W1BEG3,Q2)
F ARCVAL(W1BEG3,Q3)

TOP.XI314.MC03 NONE 8 11 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,CLK1)
B ARCVAL(W1BEG3,FX2)
C ARCVAL(W1BEG3,FX4)
D ARCVAL(W1BEG3,FX5)
E ARCVAL(W1BEG3,FX6)
F ARCVAL(W1BEG3,FX7)

TOP.XI318.MC03 NONE 8 12 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,FX2)
B ARCVAL(S1BEG1,FX3)
C ARCVAL(S1BEG1,FX4)
D ARCVAL(S1BEG1,FX5)
E ARCVAL(S1BEG1,FX6)
F ARCVAL(S1BEG1,FX7)

TOP.XI318.MC01 NONE 8 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,F6)
B ARCVAL(S1BEG1,F7)
C ARCVAL(S1BEG1,Q0)
D ARCVAL(S1BEG1,Q1)
E ARCVAL(S1BEG1,Q2)
F ARCVAL(S1BEG1,Q3)

TOP.XI318.MC00 NONE 8 14 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,F0)
B ARCVAL(S1BEG1,F1)
C ARCVAL(S1BEG1,F2)
D ARCVAL(S1BEG1,F3)
E ARCVAL(S1BEG1,F4)
F ARCVAL(S1BEG1,F5)

TOP.XI317.MC00 NONE 8 15 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,F0)
B ARCVAL(W1BEG1,F1)
C ARCVAL(W1BEG1,F2)
D ARCVAL(W1BEG1,F3)
E ARCVAL(W1BEG1,F4)
F ARCVAL(W1BEG1,F5)

TOP.XI317.MC01 NONE 8 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,F6)
B ARCVAL(W1BEG1,F7)
C ARCVAL(W1BEG1,Q0)
D ARCVAL(W1BEG1,Q1)
E ARCVAL(W1BEG1,Q2)
F ARCVAL(W1BEG1,Q3)

TOP.XI317.MC03 NONE 8 17 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,FX2)
B ARCVAL(W1BEG1,FX3)
C ARCVAL(W1BEG1,FX4)
D ARCVAL(W1BEG1,FX5)
E ARCVAL(W1BEG1,FX6)
F ARCVAL(W1BEG1,FX7)

TOP.XI330.MC03 NONE 8 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,N2END5)
B ARCVAL(LOCAL1,N2MID5)
C ARCVAL(LOCAL1,S2END5)
D ARCVAL(LOCAL1,S2MID5)

TOP.XI330.MC01 NONE 8 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,N2END4)
B ARCVAL(LOCAL1,N2MID4)
C ARCVAL(LOCAL1,S2END4)
D ARCVAL(LOCAL1,S2MID4)

TOP.XI330.MC00 NONE 8 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2END4)
B ARCVAL(LOCAL1,E2MID4)
C ARCVAL(LOCAL1,W2END4)
D ARCVAL(LOCAL1,W2MID4)

TOP.XI331.MC00 NONE 8 21 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI4,E2END4)
B ARCVAL(MI4,E2MID4)
C ARCVAL(MI4,N2END4)
D ARCVAL(MI4,N2MID4)
E ARCVAL(MI4,W2END4)
F ARCVAL(MI4,W2MID4)

TOP.XI331.MC01 NONE 8 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI4,E2END5)
B ARCVAL(MI4,E2MID5)
C ARCVAL(MI4,S2END4)
D ARCVAL(MI4,S2MID4)
E ARCVAL(MI4,W2END5)
F ARCVAL(MI4,W2MID5)

TOP.XI331.MC03 NONE 8 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI4,E1END2)
B ARCVAL(MI4,GND)
C ARCVAL(MI4,N1END2)
D ARCVAL(MI4,S1END2)
E ARCVAL(MI4,W1END2)

TOP.XI322.MC03 NONE 8 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE2,N2END4)
B ARCVAL(CE2,N2MID4)
C ARCVAL(CE2,S2END4)
D ARCVAL(CE2,S2MID4)
E ARCVAL(CE2,W2END4)

TOP.XI322.MC01 NONE 8 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE2,GCLK10)
B ARCVAL(CE2,GCLK9)
C ARCVAL(CE2,GND)
D ARCVAL(CE2,LOCAL2)
E ARCVAL(CE2,LOCAL4)
F PROPERTY(PIBTEST.CEMUX2,0)
G PROPERTY(PIBTEST.CEMUX2,1)

TOP.XI322.MC00 NONE 8 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE2,GCLK4)
B ARCVAL(CE2,GCLK5)
C ARCVAL(CE2,GCLK6)
D ARCVAL(CE2,GCLK7)
E ARCVAL(CE2,GCLK8)

TOP.XI321.MC00 NONE 8 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE0,GCLK4)
B ARCVAL(CE0,GCLK5)
C ARCVAL(CE0,GCLK6)
D ARCVAL(CE0,GCLK7)
E ARCVAL(CE0,GCLK8)

TOP.XI321.MC01 NONE 8 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE0,GCLK10)
B ARCVAL(CE0,GCLK9)
C ARCVAL(CE0,GND)
D ARCVAL(CE0,LOCAL2)
E ARCVAL(CE0,LOCAL4)
F PROPERTY(PIBTEST.CEMUX0,0)
G PROPERTY(PIBTEST.CEMUX0,1)

TOP.XI321.MC03 NONE 8 29 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE0,N2END3)
B ARCVAL(CE0,N2MID3)
C ARCVAL(CE0,S2END3)
D ARCVAL(CE0,S2MID3)
E ARCVAL(CE0,W2END3)

TOP.XI320.MC03 NONE 8 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,N2END3)
B ARCVAL(LOCAL4,N2MID3)
C ARCVAL(LOCAL4,S2END3)
D ARCVAL(LOCAL4,S2MID3)

TOP.XI320.MC01 NONE 8 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,N2END2)
B ARCVAL(LOCAL4,N2MID2)
C ARCVAL(LOCAL4,S2END2)
D ARCVAL(LOCAL4,S2MID2)

TOP.XI320.MC00 NONE 8 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2END2)
B ARCVAL(LOCAL4,E2MID2)
C ARCVAL(LOCAL4,W2END2)
D ARCVAL(LOCAL4,W2MID2)

TOP.XI319.MC00 NONE 8 33 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI1,E2END2)
B ARCVAL(MI1,E2MID2)
C ARCVAL(MI1,N2END2)
D ARCVAL(MI1,N2MID2)
E ARCVAL(MI1,W2END2)
F ARCVAL(MI1,W2MID2)

TOP.XI319.MC01 NONE 8 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI1,E2END3)
B ARCVAL(MI1,E2MID3)
C ARCVAL(MI1,S2END2)
D ARCVAL(MI1,S2MID2)
E ARCVAL(MI1,W2END3)
F ARCVAL(MI1,W2MID3)

TOP.XI319.MC03 NONE 8 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI1,E1END1)
B ARCVAL(MI1,GND)
C ARCVAL(MI1,N1END1)
D ARCVAL(MI1,S1END1)
E ARCVAL(MI1,W1END1)

TOP.XI315.MC03 NONE 8 36 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,CLK0)
B ARCVAL(S1BEG2,FX2)
C ARCVAL(S1BEG2,FX4)
D ARCVAL(S1BEG2,FX5)
E ARCVAL(S1BEG2,FX6)
F ARCVAL(S1BEG2,FX7)

TOP.XI315.MC01 NONE 8 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,F6)
B ARCVAL(S1BEG2,F7)
C ARCVAL(S1BEG2,Q0)
D ARCVAL(S1BEG2,Q1)
E ARCVAL(S1BEG2,Q2)
F ARCVAL(S1BEG2,Q3)

TOP.XI315.MC00 NONE 8 38 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,F0)
B ARCVAL(S1BEG2,F1)
C ARCVAL(S1BEG2,F2)
D ARCVAL(S1BEG2,F3)
E ARCVAL(S1BEG2,F4)
F ARCVAL(S1BEG2,F5)

TOP.XI316.MC00 NONE 8 39 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,F0)
B ARCVAL(W1BEG2,F1)
C ARCVAL(W1BEG2,F2)
D ARCVAL(W1BEG2,F3)
E ARCVAL(W1BEG2,F4)
F ARCVAL(W1BEG2,F5)

TOP.XI316.MC01 NONE 8 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,F6)
B ARCVAL(W1BEG2,F7)
C ARCVAL(W1BEG2,Q0)
D ARCVAL(W1BEG2,Q1)
E ARCVAL(W1BEG2,Q2)
F ARCVAL(W1BEG2,Q3)

TOP.XI316.MC03 NONE 8 41 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,CLK0)
B ARCVAL(W1BEG2,FX2)
C ARCVAL(W1BEG2,FX4)
D ARCVAL(W1BEG2,FX5)
E ARCVAL(W1BEG2,FX6)
F ARCVAL(W1BEG2,FX7)

TOP.XI312.MC03 NONE 8 42 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,FX2)
B ARCVAL(S1BEG0,FX3)
C ARCVAL(S1BEG0,FX4)
D ARCVAL(S1BEG0,FX5)
E ARCVAL(S1BEG0,FX6)
F ARCVAL(S1BEG0,FX7)

TOP.XI312.MC01 NONE 8 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,F6)
B ARCVAL(S1BEG0,F7)
C ARCVAL(S1BEG0,Q0)
D ARCVAL(S1BEG0,Q1)
E ARCVAL(S1BEG0,Q2)
F ARCVAL(S1BEG0,Q3)

TOP.XI312.MC00 NONE 8 44 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,F0)
B ARCVAL(S1BEG0,F1)
C ARCVAL(S1BEG0,F2)
D ARCVAL(S1BEG0,F3)
E ARCVAL(S1BEG0,F4)
F ARCVAL(S1BEG0,F5)

TOP.XI311.MC00 NONE 8 45 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,F0)
B ARCVAL(W1BEG0,F1)
C ARCVAL(W1BEG0,F2)
D ARCVAL(W1BEG0,F3)
E ARCVAL(W1BEG0,F4)
F ARCVAL(W1BEG0,F5)

TOP.XI311.MC01 NONE 8 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,F6)
B ARCVAL(W1BEG0,F7)
C ARCVAL(W1BEG0,Q0)
D ARCVAL(W1BEG0,Q1)
E ARCVAL(W1BEG0,Q2)
F ARCVAL(W1BEG0,Q3)

TOP.XI311.MC03 NONE 8 47 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,FX2)
B ARCVAL(W1BEG0,FX3)
C ARCVAL(W1BEG0,FX4)
D ARCVAL(W1BEG0,FX5)
E ARCVAL(W1BEG0,FX6)
F ARCVAL(W1BEG0,FX7)

TOP.XI310.MC03 NONE 8 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,N2END1)
B ARCVAL(LOCAL0,N2MID1)
C ARCVAL(LOCAL0,S2END1)
D ARCVAL(LOCAL0,S2MID1)

TOP.XI310.MC01 NONE 8 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,N2END0)
B ARCVAL(LOCAL0,N2MID0)
C ARCVAL(LOCAL0,S2END0)
D ARCVAL(LOCAL0,S2MID0)

TOP.XI310.MC00 NONE 8 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2END0)
B ARCVAL(LOCAL0,E2MID0)
C ARCVAL(LOCAL0,W2END0)
D ARCVAL(LOCAL0,W2MID0)

TOP.XI309.MC00 NONE 8 51 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI0,E2END0)
B ARCVAL(MI0,E2MID0)
C ARCVAL(MI0,N2END0)
D ARCVAL(MI0,N2MID0)
E ARCVAL(MI0,W2END0)
F ARCVAL(MI0,W2MID0)

TOP.XI309.MC01 NONE 8 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI0,E2END1)
B ARCVAL(MI0,E2MID1)
C ARCVAL(MI0,S2END0)
D ARCVAL(MI0,S2MID0)
E ARCVAL(MI0,W2END1)
F ARCVAL(MI0,W2MID1)

TOP.XI309.MC03 NONE 8 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI0,E1END0)
B ARCVAL(MI0,GND)
C ARCVAL(MI0,N1END0)
D ARCVAL(MI0,S1END0)
E ARCVAL(MI0,W1END0)

TOP.XI333.MC13 NONE 9 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,N2END7)
B ARCVAL(LOCAL7,N2MID7)
C ARCVAL(LOCAL7,S2END7)
D ARCVAL(LOCAL7,S2MID7)

TOP.XI333.MC11 NONE 9 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,N2END6)
B ARCVAL(LOCAL7,N2MID6)
C ARCVAL(LOCAL7,S2END6)
D ARCVAL(LOCAL7,S2MID6)

TOP.XI333.MC10 NONE 9 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2END6)
B ARCVAL(LOCAL7,E2MID6)
C ARCVAL(LOCAL7,W2END6)
D ARCVAL(LOCAL7,W2MID6)

TOP.XI332.MC10 NONE 9 3 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI7,E2END6)
B ARCVAL(MI7,E2MID6)
C ARCVAL(MI7,N2END6)
D ARCVAL(MI7,N2MID6)
E ARCVAL(MI7,W2END6)
F ARCVAL(MI7,W2MID6)

TOP.XI332.MC11 NONE 9 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI7,E2END7)
B ARCVAL(MI7,E2MID7)
C ARCVAL(MI7,S2END6)
D ARCVAL(MI7,S2MID6)
E ARCVAL(MI7,W2END7)
F ARCVAL(MI7,W2MID7)

TOP.XI332.MC13 NONE 9 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI7,E1END3)
B ARCVAL(MI7,GND)
C ARCVAL(MI7,N1END3)
D ARCVAL(MI7,S1END3)
E ARCVAL(MI7,W1END3)

TOP.XI313.MC13 NONE 9 6 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,CLK1)
B ARCVAL(N1BEG3,FX2)
C ARCVAL(N1BEG3,FX4)
D ARCVAL(N1BEG3,FX5)
E ARCVAL(N1BEG3,FX6)
F ARCVAL(N1BEG3,FX7)

TOP.XI313.MC11 NONE 9 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,F6)
B ARCVAL(N1BEG3,F7)
C ARCVAL(N1BEG3,Q0)
D ARCVAL(N1BEG3,Q1)
E ARCVAL(N1BEG3,Q2)
F ARCVAL(N1BEG3,Q3)

TOP.XI313.MC10 NONE 9 8 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,F0)
B ARCVAL(N1BEG3,F1)
C ARCVAL(N1BEG3,F2)
D ARCVAL(N1BEG3,F3)
E ARCVAL(N1BEG3,F4)
F ARCVAL(N1BEG3,F5)

TOP.XI314.MC10 NONE 9 9 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,F0)
B ARCVAL(E1BEG3,F1)
C ARCVAL(E1BEG3,F2)
D ARCVAL(E1BEG3,F3)
E ARCVAL(E1BEG3,F4)
F ARCVAL(E1BEG3,F5)

TOP.XI314.MC11 NONE 9 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,F6)
B ARCVAL(E1BEG3,F7)
C ARCVAL(E1BEG3,Q0)
D ARCVAL(E1BEG3,Q1)
E ARCVAL(E1BEG3,Q2)
F ARCVAL(E1BEG3,Q3)

TOP.XI314.MC13 NONE 9 11 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,CLK1)
B ARCVAL(E1BEG3,FX2)
C ARCVAL(E1BEG3,FX4)
D ARCVAL(E1BEG3,FX5)
E ARCVAL(E1BEG3,FX6)
F ARCVAL(E1BEG3,FX7)

TOP.XI318.MC13 NONE 9 12 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,FX2)
B ARCVAL(N1BEG1,FX3)
C ARCVAL(N1BEG1,FX4)
D ARCVAL(N1BEG1,FX5)
E ARCVAL(N1BEG1,FX6)
F ARCVAL(N1BEG1,FX7)

TOP.XI318.MC11 NONE 9 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,F6)
B ARCVAL(N1BEG1,F7)
C ARCVAL(N1BEG1,Q0)
D ARCVAL(N1BEG1,Q1)
E ARCVAL(N1BEG1,Q2)
F ARCVAL(N1BEG1,Q3)

TOP.XI318.MC10 NONE 9 14 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,F0)
B ARCVAL(N1BEG1,F1)
C ARCVAL(N1BEG1,F2)
D ARCVAL(N1BEG1,F3)
E ARCVAL(N1BEG1,F4)
F ARCVAL(N1BEG1,F5)

TOP.XI317.MC10 NONE 9 15 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,F0)
B ARCVAL(E1BEG1,F1)
C ARCVAL(E1BEG1,F2)
D ARCVAL(E1BEG1,F3)
E ARCVAL(E1BEG1,F4)
F ARCVAL(E1BEG1,F5)

TOP.XI317.MC11 NONE 9 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,F6)
B ARCVAL(E1BEG1,F7)
C ARCVAL(E1BEG1,Q0)
D ARCVAL(E1BEG1,Q1)
E ARCVAL(E1BEG1,Q2)
F ARCVAL(E1BEG1,Q3)

TOP.XI317.MC13 NONE 9 17 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,FX2)
B ARCVAL(E1BEG1,FX3)
C ARCVAL(E1BEG1,FX4)
D ARCVAL(E1BEG1,FX5)
E ARCVAL(E1BEG1,FX6)
F ARCVAL(E1BEG1,FX7)

TOP.XI330.MC13 NONE 9 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,N2END5)
B ARCVAL(LOCAL3,N2MID5)
C ARCVAL(LOCAL3,S2END5)
D ARCVAL(LOCAL3,S2MID5)

TOP.XI330.MC11 NONE 9 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,N2END4)
B ARCVAL(LOCAL3,N2MID4)
C ARCVAL(LOCAL3,S2END4)
D ARCVAL(LOCAL3,S2MID4)

TOP.XI330.MC10 NONE 9 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2END4)
B ARCVAL(LOCAL3,E2MID4)
C ARCVAL(LOCAL3,W2END4)
D ARCVAL(LOCAL3,W2MID4)

TOP.XI331.MC10 NONE 9 21 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI6,E2END4)
B ARCVAL(MI6,E2MID4)
C ARCVAL(MI6,N2END4)
D ARCVAL(MI6,N2MID4)
E ARCVAL(MI6,W2END4)
F ARCVAL(MI6,W2MID4)

TOP.XI331.MC11 NONE 9 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI6,E2END5)
B ARCVAL(MI6,E2MID5)
C ARCVAL(MI6,S2END4)
D ARCVAL(MI6,S2MID4)
E ARCVAL(MI6,W2END5)
F ARCVAL(MI6,W2MID5)

TOP.XI331.MC13 NONE 9 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI6,E1END2)
B ARCVAL(MI6,GND)
C ARCVAL(MI6,N1END2)
D ARCVAL(MI6,S1END2)
E ARCVAL(MI6,W1END2)

TOP.XI322.MCS0 NONE 9 24 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.CEMUX2,INV)
B PROPERTY(PIBTEST.CEMUX2,1)

TOP.XI322.MC11 NONE 9 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE3,GCLK10)
B ARCVAL(CE3,GCLK9)
C ARCVAL(CE3,GND)
D ARCVAL(CE3,LOCAL2)
E ARCVAL(CE3,LOCAL4)
F PROPERTY(PIBTEST.CEMUX3,0)
G PROPERTY(PIBTEST.CEMUX3,1)

TOP.XI322.MC10 NONE 9 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE3,GCLK4)
B ARCVAL(CE3,GCLK5)
C ARCVAL(CE3,GCLK6)
D ARCVAL(CE3,GCLK7)
E ARCVAL(CE3,GCLK8)

TOP.XI321.MC10 NONE 9 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE1,GCLK4)
B ARCVAL(CE1,GCLK5)
C ARCVAL(CE1,GCLK6)
D ARCVAL(CE1,GCLK7)
E ARCVAL(CE1,GCLK8)

TOP.XI321.MC11 NONE 9 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE1,GCLK10)
B ARCVAL(CE1,GCLK9)
C ARCVAL(CE1,GND)
D ARCVAL(CE1,LOCAL2)
E ARCVAL(CE1,LOCAL4)
F PROPERTY(PIBTEST.CEMUX1,0)
G PROPERTY(PIBTEST.CEMUX1,1)

TOP.XI321.MCS0 NONE 9 29 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.CEMUX0,INV)
B PROPERTY(PIBTEST.CEMUX0,1)

TOP.XI320.MC13 NONE 9 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,N2END3)
B ARCVAL(LOCAL6,N2MID3)
C ARCVAL(LOCAL6,S2END3)
D ARCVAL(LOCAL6,S2MID3)

TOP.XI320.MC11 NONE 9 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,N2END2)
B ARCVAL(LOCAL6,N2MID2)
C ARCVAL(LOCAL6,S2END2)
D ARCVAL(LOCAL6,S2MID2)

TOP.XI320.MC10 NONE 9 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2END2)
B ARCVAL(LOCAL6,E2MID2)
C ARCVAL(LOCAL6,W2END2)
D ARCVAL(LOCAL6,W2MID2)

TOP.XI319.MC10 NONE 9 33 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI3,E2END2)
B ARCVAL(MI3,E2MID2)
C ARCVAL(MI3,N2END2)
D ARCVAL(MI3,N2MID2)
E ARCVAL(MI3,W2END2)
F ARCVAL(MI3,W2MID2)

TOP.XI319.MC11 NONE 9 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI3,E2END3)
B ARCVAL(MI3,E2MID3)
C ARCVAL(MI3,S2END2)
D ARCVAL(MI3,S2MID2)
E ARCVAL(MI3,W2END3)
F ARCVAL(MI3,W2MID3)

TOP.XI319.MC13 NONE 9 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI3,E1END1)
B ARCVAL(MI3,GND)
C ARCVAL(MI3,N1END1)
D ARCVAL(MI3,S1END1)
E ARCVAL(MI3,W1END1)

TOP.XI315.MC13 NONE 9 36 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,CLK0)
B ARCVAL(N1BEG2,FX2)
C ARCVAL(N1BEG2,FX4)
D ARCVAL(N1BEG2,FX5)
E ARCVAL(N1BEG2,FX6)
F ARCVAL(N1BEG2,FX7)

TOP.XI315.MC11 NONE 9 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,F6)
B ARCVAL(N1BEG2,F7)
C ARCVAL(N1BEG2,Q0)
D ARCVAL(N1BEG2,Q1)
E ARCVAL(N1BEG2,Q2)
F ARCVAL(N1BEG2,Q3)

TOP.XI315.MC10 NONE 9 38 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,F0)
B ARCVAL(N1BEG2,F1)
C ARCVAL(N1BEG2,F2)
D ARCVAL(N1BEG2,F3)
E ARCVAL(N1BEG2,F4)
F ARCVAL(N1BEG2,F5)

TOP.XI316.MC10 NONE 9 39 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,F0)
B ARCVAL(E1BEG2,F1)
C ARCVAL(E1BEG2,F2)
D ARCVAL(E1BEG2,F3)
E ARCVAL(E1BEG2,F4)
F ARCVAL(E1BEG2,F5)

TOP.XI316.MC11 NONE 9 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,F6)
B ARCVAL(E1BEG2,F7)
C ARCVAL(E1BEG2,Q0)
D ARCVAL(E1BEG2,Q1)
E ARCVAL(E1BEG2,Q2)
F ARCVAL(E1BEG2,Q3)

TOP.XI316.MC13 NONE 9 41 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,CLK0)
B ARCVAL(E1BEG2,FX2)
C ARCVAL(E1BEG2,FX4)
D ARCVAL(E1BEG2,FX5)
E ARCVAL(E1BEG2,FX6)
F ARCVAL(E1BEG2,FX7)

TOP.XI312.MC13 NONE 9 42 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,FX2)
B ARCVAL(N1BEG0,FX3)
C ARCVAL(N1BEG0,FX4)
D ARCVAL(N1BEG0,FX5)
E ARCVAL(N1BEG0,FX6)
F ARCVAL(N1BEG0,FX7)

TOP.XI312.MC11 NONE 9 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,F6)
B ARCVAL(N1BEG0,F7)
C ARCVAL(N1BEG0,Q0)
D ARCVAL(N1BEG0,Q1)
E ARCVAL(N1BEG0,Q2)
F ARCVAL(N1BEG0,Q3)

TOP.XI312.MC10 NONE 9 44 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,F0)
B ARCVAL(N1BEG0,F1)
C ARCVAL(N1BEG0,F2)
D ARCVAL(N1BEG0,F3)
E ARCVAL(N1BEG0,F4)
F ARCVAL(N1BEG0,F5)

TOP.XI311.MC10 NONE 9 45 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,F0)
B ARCVAL(E1BEG0,F1)
C ARCVAL(E1BEG0,F2)
D ARCVAL(E1BEG0,F3)
E ARCVAL(E1BEG0,F4)
F ARCVAL(E1BEG0,F5)

TOP.XI311.MC11 NONE 9 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,F6)
B ARCVAL(E1BEG0,F7)
C ARCVAL(E1BEG0,Q0)
D ARCVAL(E1BEG0,Q1)
E ARCVAL(E1BEG0,Q2)
F ARCVAL(E1BEG0,Q3)

TOP.XI311.MC13 NONE 9 47 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,FX2)
B ARCVAL(E1BEG0,FX3)
C ARCVAL(E1BEG0,FX4)
D ARCVAL(E1BEG0,FX5)
E ARCVAL(E1BEG0,FX6)
F ARCVAL(E1BEG0,FX7)

TOP.XI310.MC13 NONE 9 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,N2END1)
B ARCVAL(LOCAL2,N2MID1)
C ARCVAL(LOCAL2,S2END1)
D ARCVAL(LOCAL2,S2MID1)

TOP.XI310.MC11 NONE 9 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,N2END0)
B ARCVAL(LOCAL2,N2MID0)
C ARCVAL(LOCAL2,S2END0)
D ARCVAL(LOCAL2,S2MID0)

TOP.XI310.MC10 NONE 9 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2END0)
B ARCVAL(LOCAL2,E2MID0)
C ARCVAL(LOCAL2,W2END0)
D ARCVAL(LOCAL2,W2MID0)

TOP.XI309.MC10 NONE 9 51 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI2,E2END0)
B ARCVAL(MI2,E2MID0)
C ARCVAL(MI2,N2END0)
D ARCVAL(MI2,N2MID0)
E ARCVAL(MI2,W2END0)
F ARCVAL(MI2,W2MID0)

TOP.XI309.MC11 NONE 9 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI2,E2END1)
B ARCVAL(MI2,E2MID1)
C ARCVAL(MI2,S2END0)
D ARCVAL(MI2,S2MID0)
E ARCVAL(MI2,W2END1)
F ARCVAL(MI2,W2MID1)

TOP.XI309.MC13 NONE 9 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI2,E1END0)
B ARCVAL(MI2,GND)
C ARCVAL(MI2,N1END0)
D ARCVAL(MI2,S1END0)
E ARCVAL(MI2,W1END0)

TOP.XI333.MC16 NONE 10 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,S2MID6)
B ARCVAL(LOCAL7,S2MID7)
C ARCVAL(LOCAL7,W2MID6)
D ARCVAL(LOCAL7,W2MID7)

TOP.XI333.MC17 NONE 10 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,S2END6)
B ARCVAL(LOCAL7,S2END7)
C ARCVAL(LOCAL7,W2END6)
D ARCVAL(LOCAL7,W2END7)

TOP.XI333.MC06 NONE 10 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,S2MID6)
B ARCVAL(LOCAL5,S2MID7)
C ARCVAL(LOCAL5,W2MID6)
D ARCVAL(LOCAL5,W2MID7)

TOP.XI332.MC09 NONE 10 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,GND)
B ARCVAL(MI5,LOCAL6)
C ARCVAL(MI5,N2END6)
D ARCVAL(MI5,W2END7)

TOP.XI332.MC17 NONE 10 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E2END7)
B ARCVAL(MI7,S1END3)
C ARCVAL(MI7,S2END7)
D ARCVAL(MI7,W2END6)

TOP.XI332.MC18 NONE 10 5 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI7,LOCAL3)
B ARCVAL(MI7,N2MID6)
C ARCVAL(MI7,W2MID7)

TOP.XI313.MC18 NONE 10 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F4)
B ARCVAL(N1BEG3,FX0)
C ARCVAL(N1BEG3,FX6)
D ARCVAL(N1BEG3,Q2)

TOP.XI313.MC12 NONE 10 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,FX0)
B ARCVAL(N1BEG3,FX1)
C ARCVAL(N1BEG3,Q4)
D ARCVAL(N1BEG3,Q5)
E ARCVAL(N1BEG3,Q6)
F ARCVAL(N1BEG3,Q7)

TOP.XI313.MC09 NONE 10 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F5)
B ARCVAL(S1BEG3,FX1)
C ARCVAL(S1BEG3,FX7)
D ARCVAL(S1BEG3,Q3)

TOP.XI314.MC09 NONE 10 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F5)
B ARCVAL(W1BEG3,FX1)
C ARCVAL(W1BEG3,FX7)
D ARCVAL(W1BEG3,Q3)

TOP.XI314.MC12 NONE 10 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,FX0)
B ARCVAL(E1BEG3,FX1)
C ARCVAL(E1BEG3,Q4)
D ARCVAL(E1BEG3,Q5)
E ARCVAL(E1BEG3,Q6)
F ARCVAL(E1BEG3,Q7)

TOP.XI314.MC18 NONE 10 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F4)
B ARCVAL(E1BEG3,FX0)
C ARCVAL(E1BEG3,FX6)
D ARCVAL(E1BEG3,Q2)

TOP.XI318.MC18 NONE 10 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F4)
B ARCVAL(N1BEG1,FX0)
C ARCVAL(N1BEG1,FX6)
D ARCVAL(N1BEG1,Q2)

TOP.XI318.MC12 NONE 10 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,FX0)
B ARCVAL(N1BEG1,FX1)
C ARCVAL(N1BEG1,Q4)
D ARCVAL(N1BEG1,Q5)
E ARCVAL(N1BEG1,Q6)
F ARCVAL(N1BEG1,Q7)

TOP.XI318.MC09 NONE 10 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F5)
B ARCVAL(S1BEG1,FX1)
C ARCVAL(S1BEG1,FX7)
D ARCVAL(S1BEG1,Q3)

TOP.XI317.MC09 NONE 10 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F5)
B ARCVAL(W1BEG1,FX1)
C ARCVAL(W1BEG1,FX7)
D ARCVAL(W1BEG1,Q3)

TOP.XI317.MC12 NONE 10 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,FX0)
B ARCVAL(E1BEG1,FX1)
C ARCVAL(E1BEG1,Q4)
D ARCVAL(E1BEG1,Q5)
E ARCVAL(E1BEG1,Q6)
F ARCVAL(E1BEG1,Q7)

TOP.XI317.MC18 NONE 10 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F4)
B ARCVAL(E1BEG1,FX0)
C ARCVAL(E1BEG1,FX6)
D ARCVAL(E1BEG1,Q2)

TOP.XI330.MC16 NONE 10 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,S2MID4)
B ARCVAL(LOCAL3,S2MID5)
C ARCVAL(LOCAL3,W2MID4)
D ARCVAL(LOCAL3,W2MID5)

TOP.XI330.MC17 NONE 10 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,S2END4)
B ARCVAL(LOCAL3,S2END5)
C ARCVAL(LOCAL3,W2END4)
D ARCVAL(LOCAL3,W2END5)

TOP.XI330.MC06 NONE 10 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,S2MID4)
B ARCVAL(LOCAL1,S2MID5)
C ARCVAL(LOCAL1,W2MID4)
D ARCVAL(LOCAL1,W2MID5)

TOP.XI331.MC09 NONE 10 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,GND)
B ARCVAL(MI4,LOCAL6)
C ARCVAL(MI4,N2END4)
D ARCVAL(MI4,W2END5)

TOP.XI331.MC17 NONE 10 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E2END5)
B ARCVAL(MI6,S1END2)
C ARCVAL(MI6,S2END5)
D ARCVAL(MI6,W2END4)

TOP.XI331.MC18 NONE 10 23 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI6,LOCAL5)
B ARCVAL(MI6,N2MID4)
C ARCVAL(MI6,W2MID5)

TOP.XI322.MC18 NONE 10 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,GCLK8)
B ARCVAL(CE3,LOCAL4)
C ARCVAL(CE3,S2END4)
D ARCVAL(CE3,W2MID4)

TOP.XI322.MC13 NONE 10 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE3,N2END4)
B ARCVAL(CE3,N2MID4)
C ARCVAL(CE3,S2END4)
D ARCVAL(CE3,S2MID4)
E ARCVAL(CE3,W2END4)

TOP.XI322.MC08 NONE 10 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,GCLK8)
B ARCVAL(CE2,LOCAL4)
C ARCVAL(CE2,S2END4)
D ARCVAL(CE2,W2MID4)

TOP.XI321.MC08 NONE 10 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,GCLK8)
B ARCVAL(CE0,LOCAL4)
C ARCVAL(CE0,S2END3)
D ARCVAL(CE0,W2MID3)

TOP.XI321.MC13 NONE 10 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE1,N2END3)
B ARCVAL(CE1,N2MID3)
C ARCVAL(CE1,S2END3)
D ARCVAL(CE1,S2MID3)
E ARCVAL(CE1,W2END3)

TOP.XI321.MC18 NONE 10 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,GCLK8)
B ARCVAL(CE1,LOCAL4)
C ARCVAL(CE1,S2END3)
D ARCVAL(CE1,W2MID3)

TOP.XI320.MC16 NONE 10 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,S2MID2)
B ARCVAL(LOCAL6,S2MID3)
C ARCVAL(LOCAL6,W2MID2)
D ARCVAL(LOCAL6,W2MID3)

TOP.XI320.MC17 NONE 10 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,S2END2)
B ARCVAL(LOCAL6,S2END3)
C ARCVAL(LOCAL6,W2END2)
D ARCVAL(LOCAL6,W2END3)

TOP.XI320.MC06 NONE 10 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,S2MID2)
B ARCVAL(LOCAL4,S2MID3)
C ARCVAL(LOCAL4,W2MID2)
D ARCVAL(LOCAL4,W2MID3)

TOP.XI319.MC09 NONE 10 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,GND)
B ARCVAL(MI1,LOCAL1)
C ARCVAL(MI1,N2END2)
D ARCVAL(MI1,W2END3)

TOP.XI319.MC17 NONE 10 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E2END3)
B ARCVAL(MI3,S1END1)
C ARCVAL(MI3,S2END3)
D ARCVAL(MI3,W2END2)

TOP.XI319.MC18 NONE 10 35 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI3,LOCAL2)
B ARCVAL(MI3,N2MID2)
C ARCVAL(MI3,W2MID3)

TOP.XI315.MC18 NONE 10 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F4)
B ARCVAL(N1BEG2,FX0)
C ARCVAL(N1BEG2,FX6)
D ARCVAL(N1BEG2,Q2)

TOP.XI315.MC12 NONE 10 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,FX0)
B ARCVAL(N1BEG2,FX1)
C ARCVAL(N1BEG2,Q4)
D ARCVAL(N1BEG2,Q5)
E ARCVAL(N1BEG2,Q6)
F ARCVAL(N1BEG2,Q7)

TOP.XI315.MC09 NONE 10 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F5)
B ARCVAL(S1BEG2,FX1)
C ARCVAL(S1BEG2,FX7)
D ARCVAL(S1BEG2,Q3)

TOP.XI316.MC09 NONE 10 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F5)
B ARCVAL(W1BEG2,FX1)
C ARCVAL(W1BEG2,FX7)
D ARCVAL(W1BEG2,Q3)

TOP.XI316.MC12 NONE 10 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,FX0)
B ARCVAL(E1BEG2,FX1)
C ARCVAL(E1BEG2,Q4)
D ARCVAL(E1BEG2,Q5)
E ARCVAL(E1BEG2,Q6)
F ARCVAL(E1BEG2,Q7)

TOP.XI316.MC18 NONE 10 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F4)
B ARCVAL(E1BEG2,FX0)
C ARCVAL(E1BEG2,FX6)
D ARCVAL(E1BEG2,Q2)

TOP.XI312.MC18 NONE 10 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F4)
B ARCVAL(N1BEG0,FX0)
C ARCVAL(N1BEG0,FX6)
D ARCVAL(N1BEG0,Q2)

TOP.XI312.MC12 NONE 10 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,FX0)
B ARCVAL(N1BEG0,FX1)
C ARCVAL(N1BEG0,Q4)
D ARCVAL(N1BEG0,Q5)
E ARCVAL(N1BEG0,Q6)
F ARCVAL(N1BEG0,Q7)

TOP.XI312.MC09 NONE 10 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F5)
B ARCVAL(S1BEG0,FX1)
C ARCVAL(S1BEG0,FX7)
D ARCVAL(S1BEG0,Q3)

TOP.XI311.MC09 NONE 10 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F5)
B ARCVAL(W1BEG0,FX1)
C ARCVAL(W1BEG0,FX7)
D ARCVAL(W1BEG0,Q3)

TOP.XI311.MC12 NONE 10 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,FX0)
B ARCVAL(E1BEG0,FX1)
C ARCVAL(E1BEG0,Q4)
D ARCVAL(E1BEG0,Q5)
E ARCVAL(E1BEG0,Q6)
F ARCVAL(E1BEG0,Q7)

TOP.XI311.MC18 NONE 10 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F4)
B ARCVAL(E1BEG0,FX0)
C ARCVAL(E1BEG0,FX6)
D ARCVAL(E1BEG0,Q2)

TOP.XI310.MC16 NONE 10 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,S2MID0)
B ARCVAL(LOCAL2,S2MID1)
C ARCVAL(LOCAL2,W2MID0)
D ARCVAL(LOCAL2,W2MID1)

TOP.XI310.MC17 NONE 10 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,S2END0)
B ARCVAL(LOCAL2,S2END1)
C ARCVAL(LOCAL2,W2END0)
D ARCVAL(LOCAL2,W2END1)

TOP.XI310.MC06 NONE 10 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,S2MID0)
B ARCVAL(LOCAL0,S2MID1)
C ARCVAL(LOCAL0,W2MID0)
D ARCVAL(LOCAL0,W2MID1)

TOP.XI309.MC09 NONE 10 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,GND)
B ARCVAL(MI0,LOCAL1)
C ARCVAL(MI0,N2END0)
D ARCVAL(MI0,W2END1)

TOP.XI309.MC17 NONE 10 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E2END1)
B ARCVAL(MI2,S1END0)
C ARCVAL(MI2,S2END1)
D ARCVAL(MI2,W2END0)

TOP.XI309.MC18 NONE 10 53 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI2,LOCAL4)
B ARCVAL(MI2,N2MID0)
C ARCVAL(MI2,W2MID1)

EMPTY NONE 11 0 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI333.MC12 NONE 11 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2END7)
B ARCVAL(LOCAL7,E2MID7)
C ARCVAL(LOCAL7,W2END7)
D ARCVAL(LOCAL7,W2MID7)

EMPTY NONE 11 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI332.MC08 NONE 11 3 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI5,LOCAL3)
B ARCVAL(MI5,N2MID6)
C ARCVAL(MI5,W2MID7)

TOP.XI332.MC12 NONE 11 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI7,LOCAL3)
B ARCVAL(MI7,LOCAL6)
C ARCVAL(MI7,N2END7)
D ARCVAL(MI7,N2MID7)
E ARCVAL(MI7,S2END7)
F ARCVAL(MI7,S2MID7)

TOP.XI332.MC19 NONE 11 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,GND)
B ARCVAL(MI7,LOCAL6)
C ARCVAL(MI7,N2END6)
D ARCVAL(MI7,W2END7)

TOP.XI313.MC19 NONE 11 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F5)
B ARCVAL(N1BEG3,FX1)
C ARCVAL(N1BEG3,FX7)
D ARCVAL(N1BEG3,Q3)

TOP.XI313.MC17 NONE 11 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F3)
B ARCVAL(N1BEG3,FX5)
C ARCVAL(N1BEG3,Q1)
D ARCVAL(N1BEG3,Q7)

TOP.XI313.MC08 NONE 11 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F4)
B ARCVAL(S1BEG3,FX0)
C ARCVAL(S1BEG3,FX6)
D ARCVAL(S1BEG3,Q2)

TOP.XI314.MC08 NONE 11 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F4)
B ARCVAL(W1BEG3,FX0)
C ARCVAL(W1BEG3,FX6)
D ARCVAL(W1BEG3,Q2)

TOP.XI314.MC17 NONE 11 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F3)
B ARCVAL(E1BEG3,FX5)
C ARCVAL(E1BEG3,Q1)
D ARCVAL(E1BEG3,Q7)

TOP.XI314.MC19 NONE 11 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F5)
B ARCVAL(E1BEG3,FX1)
C ARCVAL(E1BEG3,FX7)
D ARCVAL(E1BEG3,Q3)

TOP.XI318.MC19 NONE 11 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F5)
B ARCVAL(N1BEG1,FX1)
C ARCVAL(N1BEG1,FX7)
D ARCVAL(N1BEG1,Q3)

TOP.XI318.MC17 NONE 11 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F3)
B ARCVAL(N1BEG1,FX5)
C ARCVAL(N1BEG1,Q1)
D ARCVAL(N1BEG1,Q7)

TOP.XI318.MC08 NONE 11 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F4)
B ARCVAL(S1BEG1,FX0)
C ARCVAL(S1BEG1,FX6)
D ARCVAL(S1BEG1,Q2)

TOP.XI317.MC08 NONE 11 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F4)
B ARCVAL(W1BEG1,FX0)
C ARCVAL(W1BEG1,FX6)
D ARCVAL(W1BEG1,Q2)

TOP.XI317.MC17 NONE 11 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F3)
B ARCVAL(E1BEG1,FX5)
C ARCVAL(E1BEG1,Q1)
D ARCVAL(E1BEG1,Q7)

TOP.XI317.MC19 NONE 11 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F5)
B ARCVAL(E1BEG1,FX1)
C ARCVAL(E1BEG1,FX7)
D ARCVAL(E1BEG1,Q3)

TOP.XI330.MCUNUSED_W11B2 NONE 11 18 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.SRMUX2,INV)
B PROPERTY(PIBTEST.SRMUX2,1)

TOP.XI330.MC12 NONE 11 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2END5)
B ARCVAL(LOCAL3,E2MID5)
C ARCVAL(LOCAL3,W2END5)
D ARCVAL(LOCAL3,W2MID5)

EMPTY NONE 11 20 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI331.MC08 NONE 11 21 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI4,LOCAL5)
B ARCVAL(MI4,N2MID4)
C ARCVAL(MI4,W2MID5)

TOP.XI331.MC12 NONE 11 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI6,LOCAL5)
B ARCVAL(MI6,LOCAL6)
C ARCVAL(MI6,N2END5)
D ARCVAL(MI6,N2MID5)
E ARCVAL(MI6,S2END5)
F ARCVAL(MI6,S2MID5)

TOP.XI331.MC19 NONE 11 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,GND)
B ARCVAL(MI6,LOCAL6)
C ARCVAL(MI6,N2END4)
D ARCVAL(MI6,W2END5)

TOP.XI322.MC17 NONE 11 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,E2END4)
B ARCVAL(CE3,GCLK7)
C ARCVAL(CE3,LOCAL2)
D ARCVAL(CE3,S2MID4)

TOP.XI322.MC12 NONE 11 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE3,E2END4)
B ARCVAL(CE3,E2MID4)
C ARCVAL(CE3,LOCAL3)
D ARCVAL(CE3,LOCAL5)
E ARCVAL(CE3,W2MID4)

TOP.XI322.MCUNUSED NONE 11 26 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.SRMUX3,INV)
B PROPERTY(PIBTEST.SRMUX3,1)

TOP.XI321.MCUNUSED NONE 11 27 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.SRMUX1,INV)
B PROPERTY(PIBTEST.SRMUX1,1)

TOP.XI321.MC12 NONE 11 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE1,E2END3)
B ARCVAL(CE1,E2MID3)
C ARCVAL(CE1,LOCAL3)
D ARCVAL(CE1,LOCAL5)
E ARCVAL(CE1,W2MID3)

TOP.XI321.MC17 NONE 11 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,E2END3)
B ARCVAL(CE1,GCLK7)
C ARCVAL(CE1,LOCAL2)
D ARCVAL(CE1,S2MID3)

TOP.XI320.MCUNUSED_W11B2 NONE 11 30 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.SRMUX0,INV)
B PROPERTY(PIBTEST.SRMUX0,1)

TOP.XI320.MC12 NONE 11 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2END3)
B ARCVAL(LOCAL6,E2MID3)
C ARCVAL(LOCAL6,W2END3)
D ARCVAL(LOCAL6,W2MID3)

EMPTY NONE 11 32 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI319.MC08 NONE 11 33 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI1,LOCAL2)
B ARCVAL(MI1,N2MID2)
C ARCVAL(MI1,W2MID3)

TOP.XI319.MC12 NONE 11 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI3,LOCAL1)
B ARCVAL(MI3,LOCAL2)
C ARCVAL(MI3,N2END3)
D ARCVAL(MI3,N2MID3)
E ARCVAL(MI3,S2END3)
F ARCVAL(MI3,S2MID3)

TOP.XI319.MC19 NONE 11 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,GND)
B ARCVAL(MI3,LOCAL1)
C ARCVAL(MI3,N2END2)
D ARCVAL(MI3,W2END3)

TOP.XI315.MC19 NONE 11 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F5)
B ARCVAL(N1BEG2,FX1)
C ARCVAL(N1BEG2,FX7)
D ARCVAL(N1BEG2,Q3)

TOP.XI315.MC17 NONE 11 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F3)
B ARCVAL(N1BEG2,FX5)
C ARCVAL(N1BEG2,Q1)
D ARCVAL(N1BEG2,Q7)

TOP.XI315.MC08 NONE 11 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F4)
B ARCVAL(S1BEG2,FX0)
C ARCVAL(S1BEG2,FX6)
D ARCVAL(S1BEG2,Q2)

TOP.XI316.MC08 NONE 11 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F4)
B ARCVAL(W1BEG2,FX0)
C ARCVAL(W1BEG2,FX6)
D ARCVAL(W1BEG2,Q2)

TOP.XI316.MC17 NONE 11 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F3)
B ARCVAL(E1BEG2,FX5)
C ARCVAL(E1BEG2,Q1)
D ARCVAL(E1BEG2,Q7)

TOP.XI316.MC19 NONE 11 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F5)
B ARCVAL(E1BEG2,FX1)
C ARCVAL(E1BEG2,FX7)
D ARCVAL(E1BEG2,Q3)

TOP.XI312.MC19 NONE 11 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F5)
B ARCVAL(N1BEG0,FX1)
C ARCVAL(N1BEG0,FX7)
D ARCVAL(N1BEG0,Q3)

TOP.XI312.MC17 NONE 11 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F3)
B ARCVAL(N1BEG0,FX5)
C ARCVAL(N1BEG0,Q1)
D ARCVAL(N1BEG0,Q7)

TOP.XI312.MC08 NONE 11 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F4)
B ARCVAL(S1BEG0,FX0)
C ARCVAL(S1BEG0,FX6)
D ARCVAL(S1BEG0,Q2)

TOP.XI311.MC08 NONE 11 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F4)
B ARCVAL(W1BEG0,FX0)
C ARCVAL(W1BEG0,FX6)
D ARCVAL(W1BEG0,Q2)

TOP.XI311.MC17 NONE 11 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F3)
B ARCVAL(E1BEG0,FX5)
C ARCVAL(E1BEG0,Q1)
D ARCVAL(E1BEG0,Q7)

TOP.XI311.MC19 NONE 11 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F5)
B ARCVAL(E1BEG0,FX1)
C ARCVAL(E1BEG0,FX7)
D ARCVAL(E1BEG0,Q3)

EMPTY NONE 11 48 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI310.MC12 NONE 11 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2END1)
B ARCVAL(LOCAL2,E2MID1)
C ARCVAL(LOCAL2,W2END1)
D ARCVAL(LOCAL2,W2MID1)

EMPTY NONE 11 50 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI309.MC08 NONE 11 51 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI0,LOCAL4)
B ARCVAL(MI0,N2MID0)
C ARCVAL(MI0,W2MID1)

TOP.XI309.MC12 NONE 11 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI2,LOCAL1)
B ARCVAL(MI2,LOCAL4)
C ARCVAL(MI2,N2END1)
D ARCVAL(MI2,N2MID1)
E ARCVAL(MI2,S2END1)
F ARCVAL(MI2,S2MID1)

TOP.XI309.MC19 NONE 11 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,GND)
B ARCVAL(MI2,LOCAL1)
C ARCVAL(MI2,N2END0)
D ARCVAL(MI2,W2END1)

TOP.XI26.MC14 NONE 12 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,E2END7)
B ARCVAL(N2BEG7,E6END7)
C ARCVAL(N2BEG7,F3)
D ARCVAL(N2BEG7,FX7)

TOP.XI26.MC02 NONE 12 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,E2MID7)
B ARCVAL(S2BEG7,E6END7)
C ARCVAL(S2BEG7,E6MID7)
D ARCVAL(S2BEG7,S2END7)
E ARCVAL(S2BEG7,W6MID7)

TOP.XI26.MC05 NONE 12 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,E6MID7)
B ARCVAL(S2BEG7,F7)
C ARCVAL(S2BEG7,S6END7)
D ARCVAL(S2BEG7,W2MID7)

TOP.XI27.MC05 NONE 12 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,F7)
B ARCVAL(W2BEG7,N6MID7)
C ARCVAL(W2BEG7,S2MID7)
D ARCVAL(W2BEG7,S6END7)

TOP.XI27.MC02 NONE 12 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,E6END7)
B ARCVAL(W2BEG7,N2MID7)
C ARCVAL(W2BEG7,N6MID7)
D ARCVAL(W2BEG7,S6MID7)
E ARCVAL(W2BEG7,W2END7)

TOP.XI27.MC14 NONE 12 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,E6END7)
B ARCVAL(E2BEG7,F3)
C ARCVAL(E2BEG7,FX7)
D ARCVAL(E2BEG7,N2END7)

TOP.XI18.MC14 NONE 12 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,E2END6)
B ARCVAL(N2BEG6,E6END6)
C ARCVAL(N2BEG6,F2)
D ARCVAL(N2BEG6,FX6)

TOP.XI18.MC02 NONE 12 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,E2MID6)
B ARCVAL(S2BEG6,E6END6)
C ARCVAL(S2BEG6,E6MID6)
D ARCVAL(S2BEG6,S2END6)
E ARCVAL(S2BEG6,W6MID6)

TOP.XI18.MC05 NONE 12 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,E6MID6)
B ARCVAL(S2BEG6,F6)
C ARCVAL(S2BEG6,S6END6)
D ARCVAL(S2BEG6,W2MID6)

TOP.XI19.MC05 NONE 12 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,F6)
B ARCVAL(W2BEG6,N6MID6)
C ARCVAL(W2BEG6,S2MID6)
D ARCVAL(W2BEG6,S6END6)

TOP.XI19.MC02 NONE 12 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,E6END6)
B ARCVAL(W2BEG6,N2MID6)
C ARCVAL(W2BEG6,N6MID6)
D ARCVAL(W2BEG6,S6MID6)
E ARCVAL(W2BEG6,W2END6)

TOP.XI19.MC14 NONE 12 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,E6END6)
B ARCVAL(E2BEG6,F2)
C ARCVAL(E2BEG6,FX6)
D ARCVAL(E2BEG6,N2END6)

TOP.XI24.MC14 NONE 12 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,E2END5)
B ARCVAL(N2BEG5,E6END5)
C ARCVAL(N2BEG5,F1)
D ARCVAL(N2BEG5,FX5)

TOP.XI24.MC02 NONE 12 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,E2MID5)
B ARCVAL(S2BEG5,E6END5)
C ARCVAL(S2BEG5,E6MID5)
D ARCVAL(S2BEG5,S2END5)
E ARCVAL(S2BEG5,W6MID5)

TOP.XI24.MC05 NONE 12 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,E6MID5)
B ARCVAL(S2BEG5,F5)
C ARCVAL(S2BEG5,S6END5)
D ARCVAL(S2BEG5,W2MID5)

TOP.XI25.MC05 NONE 12 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,F5)
B ARCVAL(W2BEG5,N6MID5)
C ARCVAL(W2BEG5,S2MID5)
D ARCVAL(W2BEG5,S6END5)

TOP.XI25.MC02 NONE 12 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,E6END5)
B ARCVAL(W2BEG5,N2MID5)
C ARCVAL(W2BEG5,N6MID5)
D ARCVAL(W2BEG5,S6MID5)
E ARCVAL(W2BEG5,W2END5)

TOP.XI25.MC14 NONE 12 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,E6END5)
B ARCVAL(E2BEG5,F1)
C ARCVAL(E2BEG5,FX5)
D ARCVAL(E2BEG5,N2END5)

TOP.XI16.MC14 NONE 12 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,E2END4)
B ARCVAL(N2BEG4,E6END4)
C ARCVAL(N2BEG4,F0)
D ARCVAL(N2BEG4,FX4)

TOP.XI16.MC02 NONE 12 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,E2MID4)
B ARCVAL(S2BEG4,E6END4)
C ARCVAL(S2BEG4,E6MID4)
D ARCVAL(S2BEG4,S2END4)
E ARCVAL(S2BEG4,W6MID4)

TOP.XI16.MC05 NONE 12 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,E6MID4)
B ARCVAL(S2BEG4,F4)
C ARCVAL(S2BEG4,S6END4)
D ARCVAL(S2BEG4,W2MID4)

TOP.XI17.MC05 NONE 12 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,F4)
B ARCVAL(W2BEG4,N6MID4)
C ARCVAL(W2BEG4,S2MID4)
D ARCVAL(W2BEG4,S6END4)

TOP.XI17.MC02 NONE 12 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,E6END4)
B ARCVAL(W2BEG4,N2MID4)
C ARCVAL(W2BEG4,N6MID4)
D ARCVAL(W2BEG4,S6MID4)
E ARCVAL(W2BEG4,W2END4)

TOP.XI17.MC14 NONE 12 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,E6END4)
B ARCVAL(E2BEG4,F0)
C ARCVAL(E2BEG4,FX4)
D ARCVAL(E2BEG4,N2END4)

TOP.XI284.MC15 NONE 12 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,GCLK10)
B ARCVAL(SR3,GCLK15)
C ARCVAL(SR3,LOCAL7)
D ARCVAL(SR3,N2MID4)

TOP.XI284.MC02 NONE 12 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR2,E2END4)
B ARCVAL(SR2,E2MID4)
C ARCVAL(SR2,LOCAL1)
D ARCVAL(SR2,LOCAL7)
E ARCVAL(SR2,W2MID4)

TOP.XI284.MC05 NONE 12 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,GCLK10)
B ARCVAL(SR2,GCLK15)
C ARCVAL(SR2,LOCAL7)
D ARCVAL(SR2,N2MID4)

TOP.XI283.MC05 NONE 12 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,GCLK10)
B ARCVAL(SR0,GCLK15)
C ARCVAL(SR0,LOCAL7)
D ARCVAL(SR0,N2MID3)

TOP.XI283.MC02 NONE 12 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR0,E2END3)
B ARCVAL(SR0,E2MID3)
C ARCVAL(SR0,LOCAL1)
D ARCVAL(SR0,LOCAL7)
E ARCVAL(SR0,W2MID3)

TOP.XI283.MC15 NONE 12 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,GCLK10)
B ARCVAL(SR1,GCLK15)
C ARCVAL(SR1,LOCAL7)
D ARCVAL(SR1,N2MID3)

TOP.XI22.MC14 NONE 12 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,E2END3)
B ARCVAL(N2BEG3,E6END3)
C ARCVAL(N2BEG3,F3)
D ARCVAL(N2BEG3,FX3)

TOP.XI22.MC02 NONE 12 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,E2MID3)
B ARCVAL(S2BEG3,E6END3)
C ARCVAL(S2BEG3,E6MID3)
D ARCVAL(S2BEG3,S2END3)
E ARCVAL(S2BEG3,W6MID3)

TOP.XI22.MC05 NONE 12 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,E6MID3)
B ARCVAL(S2BEG3,F7)
C ARCVAL(S2BEG3,S6END3)
D ARCVAL(S2BEG3,W2MID3)

TOP.XI23.MC05 NONE 12 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,F7)
B ARCVAL(W2BEG3,N6MID3)
C ARCVAL(W2BEG3,S2MID3)
D ARCVAL(W2BEG3,S6END3)

TOP.XI23.MC02 NONE 12 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,E6END3)
B ARCVAL(W2BEG3,N2MID3)
C ARCVAL(W2BEG3,N6MID3)
D ARCVAL(W2BEG3,S6MID3)
E ARCVAL(W2BEG3,W2END3)

TOP.XI23.MC14 NONE 12 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,E6END3)
B ARCVAL(E2BEG3,F3)
C ARCVAL(E2BEG3,FX3)
D ARCVAL(E2BEG3,N2END3)

TOP.XI14.MC14 NONE 12 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,E2END2)
B ARCVAL(N2BEG2,E6END2)
C ARCVAL(N2BEG2,F2)
D ARCVAL(N2BEG2,FX2)

TOP.XI14.MC02 NONE 12 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,E2MID2)
B ARCVAL(S2BEG2,E6END2)
C ARCVAL(S2BEG2,E6MID2)
D ARCVAL(S2BEG2,S2END2)
E ARCVAL(S2BEG2,W6MID2)

TOP.XI14.MC05 NONE 12 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,E6MID2)
B ARCVAL(S2BEG2,F6)
C ARCVAL(S2BEG2,S6END2)
D ARCVAL(S2BEG2,W2MID2)

TOP.XI15.MC05 NONE 12 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,F6)
B ARCVAL(W2BEG2,N6MID2)
C ARCVAL(W2BEG2,S2MID2)
D ARCVAL(W2BEG2,S6END2)

TOP.XI15.MC02 NONE 12 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,E6END2)
B ARCVAL(W2BEG2,N2MID2)
C ARCVAL(W2BEG2,N6MID2)
D ARCVAL(W2BEG2,S6MID2)
E ARCVAL(W2BEG2,W2END2)

TOP.XI15.MC14 NONE 12 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,E6END2)
B ARCVAL(E2BEG2,F2)
C ARCVAL(E2BEG2,FX2)
D ARCVAL(E2BEG2,N2END2)

TOP.XI20.MC14 NONE 12 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,E2END1)
B ARCVAL(N2BEG1,E6END1)
C ARCVAL(N2BEG1,F1)
D ARCVAL(N2BEG1,FX1)

TOP.XI20.MC02 NONE 12 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,E2MID1)
B ARCVAL(S2BEG1,E6END1)
C ARCVAL(S2BEG1,E6MID1)
D ARCVAL(S2BEG1,S2END1)
E ARCVAL(S2BEG1,W6MID1)

TOP.XI20.MC05 NONE 12 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,E6MID1)
B ARCVAL(S2BEG1,F5)
C ARCVAL(S2BEG1,S6END1)
D ARCVAL(S2BEG1,W2MID1)

TOP.XI21.MC05 NONE 12 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,F5)
B ARCVAL(W2BEG1,N6MID1)
C ARCVAL(W2BEG1,S2MID1)
D ARCVAL(W2BEG1,S6END1)

TOP.XI21.MC02 NONE 12 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,E6END1)
B ARCVAL(W2BEG1,N2MID1)
C ARCVAL(W2BEG1,N6MID1)
D ARCVAL(W2BEG1,S6MID1)
E ARCVAL(W2BEG1,W2END1)

TOP.XI21.MC14 NONE 12 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,E6END1)
B ARCVAL(E2BEG1,F1)
C ARCVAL(E2BEG1,FX1)
D ARCVAL(E2BEG1,N2END1)

TOP.XI12.MC14 NONE 12 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,E2END0)
B ARCVAL(N2BEG0,E6END0)
C ARCVAL(N2BEG0,F0)
D ARCVAL(N2BEG0,FX0)

TOP.XI12.MC02 NONE 12 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,E2MID0)
B ARCVAL(S2BEG0,E6END0)
C ARCVAL(S2BEG0,E6MID0)
D ARCVAL(S2BEG0,S2END0)
E ARCVAL(S2BEG0,W6MID0)

TOP.XI12.MC05 NONE 12 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,E6MID0)
B ARCVAL(S2BEG0,F4)
C ARCVAL(S2BEG0,S6END0)
D ARCVAL(S2BEG0,W2MID0)

TOP.XI13.MC05 NONE 12 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,F4)
B ARCVAL(W2BEG0,N6MID0)
C ARCVAL(W2BEG0,S2MID0)
D ARCVAL(W2BEG0,S6END0)

TOP.XI13.MC02 NONE 12 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,E6END0)
B ARCVAL(W2BEG0,N2MID0)
C ARCVAL(W2BEG0,N6MID0)
D ARCVAL(W2BEG0,S6MID0)
E ARCVAL(W2BEG0,W2END0)

TOP.XI13.MC14 NONE 12 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,E6END0)
B ARCVAL(E2BEG0,F0)
C ARCVAL(E2BEG0,FX0)
D ARCVAL(E2BEG0,N2END0)

TOP.XI26.MC15 NONE 13 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,E6MID7)
B ARCVAL(N2BEG7,F7)
C ARCVAL(N2BEG7,S6END7)
D ARCVAL(N2BEG7,W2MID7)

TOP.XI26.MC06 NONE 13 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,N6END7)
B ARCVAL(S2BEG7,Q3)
C ARCVAL(S2BEG7,W2END7)
D ARCVAL(S2BEG7,W6MID7)

TOP.XI26.MC04 NONE 13 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,E2END7)
B ARCVAL(S2BEG7,E6END7)
C ARCVAL(S2BEG7,F3)
D ARCVAL(S2BEG7,FX7)

TOP.XI27.MC04 NONE 13 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,E6END7)
B ARCVAL(W2BEG7,F3)
C ARCVAL(W2BEG7,FX7)
D ARCVAL(W2BEG7,N2END7)

TOP.XI27.MC06 NONE 13 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,N6END7)
B ARCVAL(W2BEG7,Q3)
C ARCVAL(W2BEG7,S2END7)
D ARCVAL(W2BEG7,S6MID7)

TOP.XI27.MC15 NONE 13 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,F7)
B ARCVAL(E2BEG7,N6MID7)
C ARCVAL(E2BEG7,S2MID7)
D ARCVAL(E2BEG7,S6END7)

TOP.XI18.MC15 NONE 13 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,E6MID6)
B ARCVAL(N2BEG6,F6)
C ARCVAL(N2BEG6,S6END6)
D ARCVAL(N2BEG6,W2MID6)

TOP.XI18.MC06 NONE 13 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,N6END6)
B ARCVAL(S2BEG6,Q2)
C ARCVAL(S2BEG6,W2END6)
D ARCVAL(S2BEG6,W6MID6)

TOP.XI18.MC04 NONE 13 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,E2END6)
B ARCVAL(S2BEG6,E6END6)
C ARCVAL(S2BEG6,F2)
D ARCVAL(S2BEG6,FX6)

TOP.XI19.MC04 NONE 13 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,E6END6)
B ARCVAL(W2BEG6,F2)
C ARCVAL(W2BEG6,FX6)
D ARCVAL(W2BEG6,N2END6)

TOP.XI19.MC06 NONE 13 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,N6END6)
B ARCVAL(W2BEG6,Q2)
C ARCVAL(W2BEG6,S2END6)
D ARCVAL(W2BEG6,S6MID6)

TOP.XI19.MC15 NONE 13 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,F6)
B ARCVAL(E2BEG6,N6MID6)
C ARCVAL(E2BEG6,S2MID6)
D ARCVAL(E2BEG6,S6END6)

TOP.XI24.MC15 NONE 13 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,E6MID5)
B ARCVAL(N2BEG5,F5)
C ARCVAL(N2BEG5,S6END5)
D ARCVAL(N2BEG5,W2MID5)

TOP.XI24.MC06 NONE 13 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,N6END5)
B ARCVAL(S2BEG5,Q1)
C ARCVAL(S2BEG5,W2END5)
D ARCVAL(S2BEG5,W6MID5)

TOP.XI24.MC04 NONE 13 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,E2END5)
B ARCVAL(S2BEG5,E6END5)
C ARCVAL(S2BEG5,F1)
D ARCVAL(S2BEG5,FX5)

TOP.XI25.MC04 NONE 13 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,E6END5)
B ARCVAL(W2BEG5,F1)
C ARCVAL(W2BEG5,FX5)
D ARCVAL(W2BEG5,N2END5)

TOP.XI25.MC06 NONE 13 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,N6END5)
B ARCVAL(W2BEG5,Q1)
C ARCVAL(W2BEG5,S2END5)
D ARCVAL(W2BEG5,S6MID5)

TOP.XI25.MC15 NONE 13 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,F5)
B ARCVAL(E2BEG5,N6MID5)
C ARCVAL(E2BEG5,S2MID5)
D ARCVAL(E2BEG5,S6END5)

TOP.XI16.MC15 NONE 13 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,E6MID4)
B ARCVAL(N2BEG4,F4)
C ARCVAL(N2BEG4,S6END4)
D ARCVAL(N2BEG4,W2MID4)

TOP.XI16.MC06 NONE 13 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,N6END4)
B ARCVAL(S2BEG4,Q0)
C ARCVAL(S2BEG4,W2END4)
D ARCVAL(S2BEG4,W6MID4)

TOP.XI16.MC04 NONE 13 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,E2END4)
B ARCVAL(S2BEG4,E6END4)
C ARCVAL(S2BEG4,F0)
D ARCVAL(S2BEG4,FX4)

TOP.XI17.MC04 NONE 13 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,E6END4)
B ARCVAL(W2BEG4,F0)
C ARCVAL(W2BEG4,FX4)
D ARCVAL(W2BEG4,N2END4)

TOP.XI17.MC06 NONE 13 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,N6END4)
B ARCVAL(W2BEG4,Q0)
C ARCVAL(W2BEG4,S2END4)
D ARCVAL(W2BEG4,S6MID4)

TOP.XI17.MC15 NONE 13 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,F4)
B ARCVAL(E2BEG4,N6MID4)
C ARCVAL(E2BEG4,S2MID4)
D ARCVAL(E2BEG4,S6END4)

TOP.XI284.MC14 NONE 13 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,GCLK14)
B ARCVAL(SR3,GCLK9)
C ARCVAL(SR3,LOCAL1)
D ARCVAL(SR3,W2END4)

TOP.XI284.MC06 NONE 13 25 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR2,E2MID4)
B ARCVAL(SR2,GCLK11)
C ARCVAL(SR2,GND)
D ARCVAL(SR2,N2END4)
E PROPERTY(PIBTEST.SRMUX2,0)
F PROPERTY(PIBTEST.SRMUX2,1)

TOP.XI284.MC04 NONE 13 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,GCLK14)
B ARCVAL(SR2,GCLK9)
C ARCVAL(SR2,LOCAL1)
D ARCVAL(SR2,W2END4)

TOP.XI283.MC04 NONE 13 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,GCLK14)
B ARCVAL(SR0,GCLK9)
C ARCVAL(SR0,LOCAL1)
D ARCVAL(SR0,W2END3)

TOP.XI283.MC06 NONE 13 28 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR0,E2MID3)
B ARCVAL(SR0,GCLK11)
C ARCVAL(SR0,GND)
D ARCVAL(SR0,N2END3)
E PROPERTY(PIBTEST.SRMUX0,0)
F PROPERTY(PIBTEST.SRMUX0,1)

TOP.XI283.MC14 NONE 13 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,GCLK14)
B ARCVAL(SR1,GCLK9)
C ARCVAL(SR1,LOCAL1)
D ARCVAL(SR1,W2END3)

TOP.XI22.MC15 NONE 13 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,E6MID3)
B ARCVAL(N2BEG3,F7)
C ARCVAL(N2BEG3,S6END3)
D ARCVAL(N2BEG3,W2MID3)

TOP.XI22.MC06 NONE 13 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,N6END3)
B ARCVAL(S2BEG3,Q3)
C ARCVAL(S2BEG3,W2END3)
D ARCVAL(S2BEG3,W6MID3)

TOP.XI22.MC04 NONE 13 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,E2END3)
B ARCVAL(S2BEG3,E6END3)
C ARCVAL(S2BEG3,F3)
D ARCVAL(S2BEG3,FX3)

TOP.XI23.MC04 NONE 13 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,E6END3)
B ARCVAL(W2BEG3,F3)
C ARCVAL(W2BEG3,FX3)
D ARCVAL(W2BEG3,N2END3)

TOP.XI23.MC06 NONE 13 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,N6END3)
B ARCVAL(W2BEG3,Q3)
C ARCVAL(W2BEG3,S2END3)
D ARCVAL(W2BEG3,S6MID3)

TOP.XI23.MC15 NONE 13 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,F7)
B ARCVAL(E2BEG3,N6MID3)
C ARCVAL(E2BEG3,S2MID3)
D ARCVAL(E2BEG3,S6END3)

TOP.XI14.MC15 NONE 13 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,E6MID2)
B ARCVAL(N2BEG2,F6)
C ARCVAL(N2BEG2,S6END2)
D ARCVAL(N2BEG2,W2MID2)

TOP.XI14.MC06 NONE 13 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,N6END2)
B ARCVAL(S2BEG2,Q2)
C ARCVAL(S2BEG2,W2END2)
D ARCVAL(S2BEG2,W6MID2)

TOP.XI14.MC04 NONE 13 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,E2END2)
B ARCVAL(S2BEG2,E6END2)
C ARCVAL(S2BEG2,F2)
D ARCVAL(S2BEG2,FX2)

TOP.XI15.MC04 NONE 13 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,E6END2)
B ARCVAL(W2BEG2,F2)
C ARCVAL(W2BEG2,FX2)
D ARCVAL(W2BEG2,N2END2)

TOP.XI15.MC06 NONE 13 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,N6END2)
B ARCVAL(W2BEG2,Q2)
C ARCVAL(W2BEG2,S2END2)
D ARCVAL(W2BEG2,S6MID2)

TOP.XI15.MC15 NONE 13 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,F6)
B ARCVAL(E2BEG2,N6MID2)
C ARCVAL(E2BEG2,S2MID2)
D ARCVAL(E2BEG2,S6END2)

TOP.XI20.MC15 NONE 13 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,E6MID1)
B ARCVAL(N2BEG1,F5)
C ARCVAL(N2BEG1,S6END1)
D ARCVAL(N2BEG1,W2MID1)

TOP.XI20.MC06 NONE 13 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,N6END1)
B ARCVAL(S2BEG1,Q1)
C ARCVAL(S2BEG1,W2END1)
D ARCVAL(S2BEG1,W6MID1)

TOP.XI20.MC04 NONE 13 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,E2END1)
B ARCVAL(S2BEG1,E6END1)
C ARCVAL(S2BEG1,F1)
D ARCVAL(S2BEG1,FX1)

TOP.XI21.MC04 NONE 13 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,E6END1)
B ARCVAL(W2BEG1,F1)
C ARCVAL(W2BEG1,FX1)
D ARCVAL(W2BEG1,N2END1)

TOP.XI21.MC06 NONE 13 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,N6END1)
B ARCVAL(W2BEG1,Q1)
C ARCVAL(W2BEG1,S2END1)
D ARCVAL(W2BEG1,S6MID1)

TOP.XI21.MC15 NONE 13 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,F5)
B ARCVAL(E2BEG1,N6MID1)
C ARCVAL(E2BEG1,S2MID1)
D ARCVAL(E2BEG1,S6END1)

TOP.XI12.MC15 NONE 13 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,E6MID0)
B ARCVAL(N2BEG0,F4)
C ARCVAL(N2BEG0,S6END0)
D ARCVAL(N2BEG0,W2MID0)

TOP.XI12.MC06 NONE 13 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,N6END0)
B ARCVAL(S2BEG0,Q0)
C ARCVAL(S2BEG0,W2END0)
D ARCVAL(S2BEG0,W6MID0)

TOP.XI12.MC04 NONE 13 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,E2END0)
B ARCVAL(S2BEG0,E6END0)
C ARCVAL(S2BEG0,F0)
D ARCVAL(S2BEG0,FX0)

TOP.XI13.MC04 NONE 13 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,E6END0)
B ARCVAL(W2BEG0,F0)
C ARCVAL(W2BEG0,FX0)
D ARCVAL(W2BEG0,N2END0)

TOP.XI13.MC06 NONE 13 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,N6END0)
B ARCVAL(W2BEG0,Q0)
C ARCVAL(W2BEG0,S2END0)
D ARCVAL(W2BEG0,S6MID0)

TOP.XI13.MC15 NONE 13 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,F4)
B ARCVAL(E2BEG0,N6MID0)
C ARCVAL(E2BEG0,S2MID0)
D ARCVAL(E2BEG0,S6END0)

TOP.XI26.MC03 NONE 14 0 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,E1END3)
B ARCVAL(S2BEG7,E2END7)
C ARCVAL(S2BEG7,S2END5)
D ARCVAL(S2BEG7,W2END7)
E ARCVAL(S2BEG7,W2MID7)

TOP.XI26.MC01 NONE 14 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,FX7)
B ARCVAL(S2BEG7,N6END7)
C ARCVAL(S2BEG7,S1END3)
D ARCVAL(S2BEG7,S6END7)
E ARCVAL(S2BEG7,W6END7)

TOP.XI26.MC00 NONE 14 2 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,F3)
B ARCVAL(S2BEG7,F7)
C ARCVAL(S2BEG7,Q3)
D ARCVAL(S2BEG7,Q7)
E ARCVAL(S2BEG7,W1END3)

TOP.XI27.MC00 NONE 14 3 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,F3)
B ARCVAL(W2BEG7,F7)
C ARCVAL(W2BEG7,Q3)
D ARCVAL(W2BEG7,Q7)
E ARCVAL(W2BEG7,S1END3)

TOP.XI27.MC01 NONE 14 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,FX7)
B ARCVAL(W2BEG7,N6END7)
C ARCVAL(W2BEG7,S6END7)
D ARCVAL(W2BEG7,W1END3)
E ARCVAL(W2BEG7,W6END7)

TOP.XI27.MC03 NONE 14 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,N1END3)
B ARCVAL(W2BEG7,N2END7)
C ARCVAL(W2BEG7,S2END7)
D ARCVAL(W2BEG7,S2MID7)
E ARCVAL(W2BEG7,W2END5)

TOP.XI18.MC03 NONE 14 6 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,E1END1)
B ARCVAL(S2BEG6,E2END6)
C ARCVAL(S2BEG6,S2END4)
D ARCVAL(S2BEG6,W2END6)
E ARCVAL(S2BEG6,W2MID6)

TOP.XI18.MC01 NONE 14 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,FX6)
B ARCVAL(S2BEG6,N1END1)
C ARCVAL(S2BEG6,N6END6)
D ARCVAL(S2BEG6,S6END6)
E ARCVAL(S2BEG6,W6END6)

TOP.XI18.MC00 NONE 14 8 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,F2)
B ARCVAL(S2BEG6,F6)
C ARCVAL(S2BEG6,Q2)
D ARCVAL(S2BEG6,Q6)
E ARCVAL(S2BEG6,W1END1)

TOP.XI19.MC00 NONE 14 9 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,F2)
B ARCVAL(W2BEG6,F6)
C ARCVAL(W2BEG6,Q2)
D ARCVAL(W2BEG6,Q6)
E ARCVAL(W2BEG6,S1END1)

TOP.XI19.MC01 NONE 14 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,E1END1)
B ARCVAL(W2BEG6,FX6)
C ARCVAL(W2BEG6,N6END6)
D ARCVAL(W2BEG6,S6END6)
E ARCVAL(W2BEG6,W6END6)

TOP.XI19.MC03 NONE 14 11 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,N1END1)
B ARCVAL(W2BEG6,N2END6)
C ARCVAL(W2BEG6,S2END6)
D ARCVAL(W2BEG6,S2MID6)
E ARCVAL(W2BEG6,W2END4)

TOP.XI24.MC03 NONE 14 12 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,E1END3)
B ARCVAL(S2BEG5,E2END5)
C ARCVAL(S2BEG5,S2END7)
D ARCVAL(S2BEG5,W2END5)
E ARCVAL(S2BEG5,W2MID5)

TOP.XI24.MC01 NONE 14 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,FX5)
B ARCVAL(S2BEG5,N6END5)
C ARCVAL(S2BEG5,S1END3)
D ARCVAL(S2BEG5,S6END5)
E ARCVAL(S2BEG5,W6END5)

TOP.XI24.MC00 NONE 14 14 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,F1)
B ARCVAL(S2BEG5,F5)
C ARCVAL(S2BEG5,Q1)
D ARCVAL(S2BEG5,Q5)
E ARCVAL(S2BEG5,W1END3)

TOP.XI25.MC00 NONE 14 15 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,F1)
B ARCVAL(W2BEG5,F5)
C ARCVAL(W2BEG5,Q1)
D ARCVAL(W2BEG5,Q5)
E ARCVAL(W2BEG5,S1END3)

TOP.XI25.MC01 NONE 14 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,FX5)
B ARCVAL(W2BEG5,N6END5)
C ARCVAL(W2BEG5,S6END5)
D ARCVAL(W2BEG5,W1END3)
E ARCVAL(W2BEG5,W6END5)

TOP.XI25.MC03 NONE 14 17 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,N1END3)
B ARCVAL(W2BEG5,N2END5)
C ARCVAL(W2BEG5,S2END5)
D ARCVAL(W2BEG5,S2MID5)
E ARCVAL(W2BEG5,W2END7)

TOP.XI16.MC03 NONE 14 18 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,E1END1)
B ARCVAL(S2BEG4,E2END4)
C ARCVAL(S2BEG4,S2END6)
D ARCVAL(S2BEG4,W2END4)
E ARCVAL(S2BEG4,W2MID4)

TOP.XI16.MC01 NONE 14 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,FX4)
B ARCVAL(S2BEG4,N6END4)
C ARCVAL(S2BEG4,S1END1)
D ARCVAL(S2BEG4,S6END4)
E ARCVAL(S2BEG4,W6END4)

TOP.XI16.MC00 NONE 14 20 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,F0)
B ARCVAL(S2BEG4,F4)
C ARCVAL(S2BEG4,Q0)
D ARCVAL(S2BEG4,Q4)
E ARCVAL(S2BEG4,W1END1)

TOP.XI17.MC00 NONE 14 21 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,F0)
B ARCVAL(W2BEG4,F4)
C ARCVAL(W2BEG4,Q0)
D ARCVAL(W2BEG4,Q4)
E ARCVAL(W2BEG4,S1END1)

TOP.XI17.MC01 NONE 14 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,FX4)
B ARCVAL(W2BEG4,N6END4)
C ARCVAL(W2BEG4,S6END4)
D ARCVAL(W2BEG4,W1END1)
E ARCVAL(W2BEG4,W6END4)

TOP.XI17.MC03 NONE 14 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,N1END1)
B ARCVAL(W2BEG4,N2END4)
C ARCVAL(W2BEG4,S2END4)
D ARCVAL(W2BEG4,S2MID4)
E ARCVAL(W2BEG4,W2END6)

TOP.XI284.MC03 NONE 14 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR2,N2END4)
B ARCVAL(SR2,N2MID4)
C ARCVAL(SR2,S2END4)
D ARCVAL(SR2,S2MID4)
E ARCVAL(SR2,W2END4)

TOP.XI284.MC01 NONE 14 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR2,GCLK14)
B ARCVAL(SR2,GCLK15)
C ARCVAL(SR2,GND)
D ARCVAL(SR2,LOCAL0)
E ARCVAL(SR2,LOCAL6)
F PROPERTY(PIBTEST.SRMUX2,0)
G PROPERTY(PIBTEST.SRMUX2,1)

TOP.XI284.MC00 NONE 14 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR2,GCLK10)
B ARCVAL(SR2,GCLK11)
C ARCVAL(SR2,GCLK12)
D ARCVAL(SR2,GCLK13)
E ARCVAL(SR2,GCLK9)

TOP.XI283.MC00 NONE 14 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR0,GCLK10)
B ARCVAL(SR0,GCLK11)
C ARCVAL(SR0,GCLK12)
D ARCVAL(SR0,GCLK13)
E ARCVAL(SR0,GCLK9)

TOP.XI283.MC01 NONE 14 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR0,GCLK14)
B ARCVAL(SR0,GCLK15)
C ARCVAL(SR0,GND)
D ARCVAL(SR0,LOCAL0)
E ARCVAL(SR0,LOCAL6)
F PROPERTY(PIBTEST.SRMUX0,0)
G PROPERTY(PIBTEST.SRMUX0,1)

TOP.XI283.MC03 NONE 14 29 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR0,N2END3)
B ARCVAL(SR0,N2MID3)
C ARCVAL(SR0,S2END3)
D ARCVAL(SR0,S2MID3)
E ARCVAL(SR0,W2END3)

TOP.XI22.MC03 NONE 14 30 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,E1END2)
B ARCVAL(S2BEG3,E2END3)
C ARCVAL(S2BEG3,S2END1)
D ARCVAL(S2BEG3,W2END3)
E ARCVAL(S2BEG3,W2MID3)

TOP.XI22.MC01 NONE 14 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,FX3)
B ARCVAL(S2BEG3,N6END3)
C ARCVAL(S2BEG3,S1END2)
D ARCVAL(S2BEG3,S6END3)
E ARCVAL(S2BEG3,W6END3)

TOP.XI22.MC00 NONE 14 32 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,F3)
B ARCVAL(S2BEG3,F7)
C ARCVAL(S2BEG3,Q3)
D ARCVAL(S2BEG3,Q7)
E ARCVAL(S2BEG3,W1END2)

TOP.XI23.MC00 NONE 14 33 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,F3)
B ARCVAL(W2BEG3,F7)
C ARCVAL(W2BEG3,Q3)
D ARCVAL(W2BEG3,Q7)
E ARCVAL(W2BEG3,S1END2)

TOP.XI23.MC01 NONE 14 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,FX3)
B ARCVAL(W2BEG3,N6END3)
C ARCVAL(W2BEG3,S6END3)
D ARCVAL(W2BEG3,W1END2)
E ARCVAL(W2BEG3,W6END3)

TOP.XI23.MC03 NONE 14 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,N1END2)
B ARCVAL(W2BEG3,N2END3)
C ARCVAL(W2BEG3,S2END3)
D ARCVAL(W2BEG3,S2MID3)
E ARCVAL(W2BEG3,W2END1)

TOP.XI14.MC03 NONE 14 36 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,E1END0)
B ARCVAL(S2BEG2,E2END2)
C ARCVAL(S2BEG2,S2END0)
D ARCVAL(S2BEG2,W2END2)
E ARCVAL(S2BEG2,W2MID2)

TOP.XI14.MC01 NONE 14 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,FX2)
B ARCVAL(S2BEG2,N1END0)
C ARCVAL(S2BEG2,N6END2)
D ARCVAL(S2BEG2,S6END2)
E ARCVAL(S2BEG2,W6END2)

TOP.XI14.MC00 NONE 14 38 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,F2)
B ARCVAL(S2BEG2,F6)
C ARCVAL(S2BEG2,Q2)
D ARCVAL(S2BEG2,Q6)
E ARCVAL(S2BEG2,W1END0)

TOP.XI15.MC00 NONE 14 39 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,F2)
B ARCVAL(W2BEG2,F6)
C ARCVAL(W2BEG2,Q2)
D ARCVAL(W2BEG2,Q6)
E ARCVAL(W2BEG2,S1END0)

TOP.XI15.MC01 NONE 14 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,E1END0)
B ARCVAL(W2BEG2,FX2)
C ARCVAL(W2BEG2,N6END2)
D ARCVAL(W2BEG2,S6END2)
E ARCVAL(W2BEG2,W6END2)

TOP.XI15.MC03 NONE 14 41 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,N1END0)
B ARCVAL(W2BEG2,N2END2)
C ARCVAL(W2BEG2,S2END2)
D ARCVAL(W2BEG2,S2MID2)
E ARCVAL(W2BEG2,W2END0)

TOP.XI20.MC03 NONE 14 42 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,E1END2)
B ARCVAL(S2BEG1,E2END1)
C ARCVAL(S2BEG1,S2END3)
D ARCVAL(S2BEG1,W2END1)
E ARCVAL(S2BEG1,W2MID1)

TOP.XI20.MC01 NONE 14 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,FX1)
B ARCVAL(S2BEG1,N6END1)
C ARCVAL(S2BEG1,S1END2)
D ARCVAL(S2BEG1,S6END1)
E ARCVAL(S2BEG1,W6END1)

TOP.XI20.MC00 NONE 14 44 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,F1)
B ARCVAL(S2BEG1,F5)
C ARCVAL(S2BEG1,Q1)
D ARCVAL(S2BEG1,Q5)
E ARCVAL(S2BEG1,W1END2)

TOP.XI21.MC00 NONE 14 45 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,F1)
B ARCVAL(W2BEG1,F5)
C ARCVAL(W2BEG1,Q1)
D ARCVAL(W2BEG1,Q5)
E ARCVAL(W2BEG1,S1END2)

TOP.XI21.MC01 NONE 14 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,FX1)
B ARCVAL(W2BEG1,N6END1)
C ARCVAL(W2BEG1,S6END1)
D ARCVAL(W2BEG1,W1END2)
E ARCVAL(W2BEG1,W6END1)

TOP.XI21.MC03 NONE 14 47 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,N1END2)
B ARCVAL(W2BEG1,N2END1)
C ARCVAL(W2BEG1,S2END1)
D ARCVAL(W2BEG1,S2MID1)
E ARCVAL(W2BEG1,W2END3)

TOP.XI12.MC03 NONE 14 48 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,E1END0)
B ARCVAL(S2BEG0,E2END0)
C ARCVAL(S2BEG0,S2END2)
D ARCVAL(S2BEG0,W2END0)
E ARCVAL(S2BEG0,W2MID0)

TOP.XI12.MC01 NONE 14 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,FX0)
B ARCVAL(S2BEG0,N6END0)
C ARCVAL(S2BEG0,S1END0)
D ARCVAL(S2BEG0,S6END0)
E ARCVAL(S2BEG0,W6END0)

TOP.XI12.MC00 NONE 14 50 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,F0)
B ARCVAL(S2BEG0,F4)
C ARCVAL(S2BEG0,Q0)
D ARCVAL(S2BEG0,Q4)
E ARCVAL(S2BEG0,W1END0)

TOP.XI13.MC00 NONE 14 51 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,F0)
B ARCVAL(W2BEG0,F4)
C ARCVAL(W2BEG0,Q0)
D ARCVAL(W2BEG0,Q4)
E ARCVAL(W2BEG0,S1END0)

TOP.XI13.MC01 NONE 14 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,FX0)
B ARCVAL(W2BEG0,N6END0)
C ARCVAL(W2BEG0,S6END0)
D ARCVAL(W2BEG0,W1END0)
E ARCVAL(W2BEG0,W6END0)

TOP.XI13.MC03 NONE 14 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,N1END0)
B ARCVAL(W2BEG0,N2END0)
C ARCVAL(W2BEG0,S2END0)
D ARCVAL(W2BEG0,S2MID0)
E ARCVAL(W2BEG0,W2END2)

TOP.XI26.MC13 NONE 15 0 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,E1END3)
B ARCVAL(N2BEG7,E2END7)
C ARCVAL(N2BEG7,N2END5)
D ARCVAL(N2BEG7,W2END7)
E ARCVAL(N2BEG7,W2MID7)

TOP.XI26.MC11 NONE 15 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,FX7)
B ARCVAL(N2BEG7,N1END3)
C ARCVAL(N2BEG7,N6END7)
D ARCVAL(N2BEG7,S6END7)
E ARCVAL(N2BEG7,W6END7)

TOP.XI26.MC08 NONE 15 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,S1END3)
B ARCVAL(S2BEG7,S2END5)
C ARCVAL(S2BEG7,S2END7)
D ARCVAL(S2BEG7,W1END3)

TOP.XI27.MC08 NONE 15 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,S1END3)
B ARCVAL(W2BEG7,W1END3)
C ARCVAL(W2BEG7,W2END5)
D ARCVAL(W2BEG7,W2END7)

TOP.XI27.MC11 NONE 15 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,E1END3)
B ARCVAL(E2BEG7,FX7)
C ARCVAL(E2BEG7,N6END7)
D ARCVAL(E2BEG7,S6END7)
E ARCVAL(E2BEG7,W6END7)

TOP.XI27.MC13 NONE 15 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,E2END5)
B ARCVAL(E2BEG7,N1END3)
C ARCVAL(E2BEG7,N2END7)
D ARCVAL(E2BEG7,S2END7)
E ARCVAL(E2BEG7,S2MID7)

TOP.XI18.MC13 NONE 15 6 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,E1END1)
B ARCVAL(N2BEG6,E2END6)
C ARCVAL(N2BEG6,N2END4)
D ARCVAL(N2BEG6,W2END6)
E ARCVAL(N2BEG6,W2MID6)

TOP.XI18.MC11 NONE 15 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,FX6)
B ARCVAL(N2BEG6,N1END1)
C ARCVAL(N2BEG6,N6END6)
D ARCVAL(N2BEG6,S6END6)
E ARCVAL(N2BEG6,W6END6)

TOP.XI18.MC08 NONE 15 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,N1END1)
B ARCVAL(S2BEG6,S2END4)
C ARCVAL(S2BEG6,S2END6)
D ARCVAL(S2BEG6,W1END1)

TOP.XI19.MC08 NONE 15 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,E1END1)
B ARCVAL(W2BEG6,S1END1)
C ARCVAL(W2BEG6,W2END4)
D ARCVAL(W2BEG6,W2END6)

TOP.XI19.MC11 NONE 15 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,E1END1)
B ARCVAL(E2BEG6,FX6)
C ARCVAL(E2BEG6,N6END6)
D ARCVAL(E2BEG6,S6END6)
E ARCVAL(E2BEG6,W6END6)

TOP.XI19.MC13 NONE 15 11 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,E2END4)
B ARCVAL(E2BEG6,N1END1)
C ARCVAL(E2BEG6,N2END6)
D ARCVAL(E2BEG6,S2END6)
E ARCVAL(E2BEG6,S2MID6)

TOP.XI24.MC13 NONE 15 12 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,E1END3)
B ARCVAL(N2BEG5,E2END5)
C ARCVAL(N2BEG5,N2END7)
D ARCVAL(N2BEG5,W2END5)
E ARCVAL(N2BEG5,W2MID5)

TOP.XI24.MC11 NONE 15 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,FX5)
B ARCVAL(N2BEG5,N1END3)
C ARCVAL(N2BEG5,N6END5)
D ARCVAL(N2BEG5,S6END5)
E ARCVAL(N2BEG5,W6END5)

TOP.XI24.MC08 NONE 15 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,S1END3)
B ARCVAL(S2BEG5,S2END5)
C ARCVAL(S2BEG5,S2END7)
D ARCVAL(S2BEG5,W1END3)

TOP.XI25.MC08 NONE 15 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,S1END3)
B ARCVAL(W2BEG5,W1END3)
C ARCVAL(W2BEG5,W2END5)
D ARCVAL(W2BEG5,W2END7)

TOP.XI25.MC11 NONE 15 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,E1END3)
B ARCVAL(E2BEG5,FX5)
C ARCVAL(E2BEG5,N6END5)
D ARCVAL(E2BEG5,S6END5)
E ARCVAL(E2BEG5,W6END5)

TOP.XI25.MC13 NONE 15 17 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,E2END7)
B ARCVAL(E2BEG5,N1END3)
C ARCVAL(E2BEG5,N2END5)
D ARCVAL(E2BEG5,S2END5)
E ARCVAL(E2BEG5,S2MID5)

TOP.XI16.MC13 NONE 15 18 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,E1END1)
B ARCVAL(N2BEG4,E2END4)
C ARCVAL(N2BEG4,N2END6)
D ARCVAL(N2BEG4,W2END4)
E ARCVAL(N2BEG4,W2MID4)

TOP.XI16.MC11 NONE 15 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,FX4)
B ARCVAL(N2BEG4,N6END4)
C ARCVAL(N2BEG4,S1END1)
D ARCVAL(N2BEG4,S6END4)
E ARCVAL(N2BEG4,W6END4)

TOP.XI16.MC08 NONE 15 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,S1END1)
B ARCVAL(S2BEG4,S2END4)
C ARCVAL(S2BEG4,S2END6)
D ARCVAL(S2BEG4,W1END1)

TOP.XI17.MC08 NONE 15 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,S1END1)
B ARCVAL(W2BEG4,W1END1)
C ARCVAL(W2BEG4,W2END4)
D ARCVAL(W2BEG4,W2END6)

TOP.XI17.MC11 NONE 15 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,FX4)
B ARCVAL(E2BEG4,N6END4)
C ARCVAL(E2BEG4,S6END4)
D ARCVAL(E2BEG4,W1END1)
E ARCVAL(E2BEG4,W6END4)

TOP.XI17.MC13 NONE 15 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,E2END6)
B ARCVAL(E2BEG4,N1END1)
C ARCVAL(E2BEG4,N2END4)
D ARCVAL(E2BEG4,S2END4)
E ARCVAL(E2BEG4,S2MID4)

TOP.XI284.MC13 NONE 15 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR3,N2END4)
B ARCVAL(SR3,N2MID4)
C ARCVAL(SR3,S2END4)
D ARCVAL(SR3,S2MID4)
E ARCVAL(SR3,W2END4)

TOP.XI284.MC11 NONE 15 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR3,GCLK14)
B ARCVAL(SR3,GCLK15)
C ARCVAL(SR3,GND)
D ARCVAL(SR3,LOCAL0)
E ARCVAL(SR3,LOCAL6)
F PROPERTY(PIBTEST.SRMUX3,0)
G PROPERTY(PIBTEST.SRMUX3,1)

TOP.XI284.MC08 NONE 15 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,GCLK13)
B ARCVAL(SR2,LOCAL6)
C ARCVAL(SR2,S2END4)
D ARCVAL(SR2,W2MID4)

TOP.XI283.MC08 NONE 15 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,GCLK13)
B ARCVAL(SR0,LOCAL6)
C ARCVAL(SR0,S2END3)
D ARCVAL(SR0,W2MID3)

TOP.XI283.MC11 NONE 15 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR1,GCLK14)
B ARCVAL(SR1,GCLK15)
C ARCVAL(SR1,GND)
D ARCVAL(SR1,LOCAL0)
E ARCVAL(SR1,LOCAL6)
F PROPERTY(PIBTEST.SRMUX1,0)
G PROPERTY(PIBTEST.SRMUX1,1)

TOP.XI283.MC13 NONE 15 29 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR1,N2END3)
B ARCVAL(SR1,N2MID3)
C ARCVAL(SR1,S2END3)
D ARCVAL(SR1,S2MID3)
E ARCVAL(SR1,W2END3)

TOP.XI22.MC13 NONE 15 30 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,E1END2)
B ARCVAL(N2BEG3,E2END3)
C ARCVAL(N2BEG3,N2END1)
D ARCVAL(N2BEG3,W2END3)
E ARCVAL(N2BEG3,W2MID3)

TOP.XI22.MC11 NONE 15 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,FX3)
B ARCVAL(N2BEG3,N1END2)
C ARCVAL(N2BEG3,N6END3)
D ARCVAL(N2BEG3,S6END3)
E ARCVAL(N2BEG3,W6END3)

TOP.XI22.MC08 NONE 15 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,S1END2)
B ARCVAL(S2BEG3,S2END1)
C ARCVAL(S2BEG3,S2END3)
D ARCVAL(S2BEG3,W1END2)

TOP.XI23.MC08 NONE 15 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,S1END2)
B ARCVAL(W2BEG3,W1END2)
C ARCVAL(W2BEG3,W2END1)
D ARCVAL(W2BEG3,W2END3)

TOP.XI23.MC11 NONE 15 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,E1END2)
B ARCVAL(E2BEG3,FX3)
C ARCVAL(E2BEG3,N6END3)
D ARCVAL(E2BEG3,S6END3)
E ARCVAL(E2BEG3,W6END3)

TOP.XI23.MC13 NONE 15 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,E2END1)
B ARCVAL(E2BEG3,N1END2)
C ARCVAL(E2BEG3,N2END3)
D ARCVAL(E2BEG3,S2END3)
E ARCVAL(E2BEG3,S2MID3)

TOP.XI14.MC13 NONE 15 36 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,E1END0)
B ARCVAL(N2BEG2,E2END2)
C ARCVAL(N2BEG2,N2END0)
D ARCVAL(N2BEG2,W2END2)
E ARCVAL(N2BEG2,W2MID2)

TOP.XI14.MC11 NONE 15 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,FX2)
B ARCVAL(N2BEG2,N1END0)
C ARCVAL(N2BEG2,N6END2)
D ARCVAL(N2BEG2,S6END2)
E ARCVAL(N2BEG2,W6END2)

TOP.XI14.MC08 NONE 15 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,N1END0)
B ARCVAL(S2BEG2,S2END0)
C ARCVAL(S2BEG2,S2END2)
D ARCVAL(S2BEG2,W1END0)

TOP.XI15.MC08 NONE 15 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,E1END0)
B ARCVAL(W2BEG2,S1END0)
C ARCVAL(W2BEG2,W2END0)
D ARCVAL(W2BEG2,W2END2)

TOP.XI15.MC11 NONE 15 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,E1END0)
B ARCVAL(E2BEG2,FX2)
C ARCVAL(E2BEG2,N6END2)
D ARCVAL(E2BEG2,S6END2)
E ARCVAL(E2BEG2,W6END2)

TOP.XI15.MC13 NONE 15 41 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,E2END0)
B ARCVAL(E2BEG2,N1END0)
C ARCVAL(E2BEG2,N2END2)
D ARCVAL(E2BEG2,S2END2)
E ARCVAL(E2BEG2,S2MID2)

TOP.XI20.MC13 NONE 15 42 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,E1END2)
B ARCVAL(N2BEG1,E2END1)
C ARCVAL(N2BEG1,N2END3)
D ARCVAL(N2BEG1,W2END1)
E ARCVAL(N2BEG1,W2MID1)

TOP.XI20.MC11 NONE 15 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,FX1)
B ARCVAL(N2BEG1,N1END2)
C ARCVAL(N2BEG1,N6END1)
D ARCVAL(N2BEG1,S6END1)
E ARCVAL(N2BEG1,W6END1)

TOP.XI20.MC08 NONE 15 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,S1END2)
B ARCVAL(S2BEG1,S2END1)
C ARCVAL(S2BEG1,S2END3)
D ARCVAL(S2BEG1,W1END2)

TOP.XI21.MC08 NONE 15 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,S1END2)
B ARCVAL(W2BEG1,W1END2)
C ARCVAL(W2BEG1,W2END1)
D ARCVAL(W2BEG1,W2END3)

TOP.XI21.MC11 NONE 15 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,E1END2)
B ARCVAL(E2BEG1,FX1)
C ARCVAL(E2BEG1,N6END1)
D ARCVAL(E2BEG1,S6END1)
E ARCVAL(E2BEG1,W6END1)

TOP.XI21.MC13 NONE 15 47 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,E2END3)
B ARCVAL(E2BEG1,N1END2)
C ARCVAL(E2BEG1,N2END1)
D ARCVAL(E2BEG1,S2END1)
E ARCVAL(E2BEG1,S2MID1)

TOP.XI12.MC13 NONE 15 48 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,E1END0)
B ARCVAL(N2BEG0,E2END0)
C ARCVAL(N2BEG0,N2END2)
D ARCVAL(N2BEG0,W2END0)
E ARCVAL(N2BEG0,W2MID0)

TOP.XI12.MC11 NONE 15 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,FX0)
B ARCVAL(N2BEG0,N6END0)
C ARCVAL(N2BEG0,S1END0)
D ARCVAL(N2BEG0,S6END0)
E ARCVAL(N2BEG0,W6END0)

TOP.XI12.MC08 NONE 15 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,S1END0)
B ARCVAL(S2BEG0,S2END0)
C ARCVAL(S2BEG0,S2END2)
D ARCVAL(S2BEG0,W1END0)

TOP.XI13.MC08 NONE 15 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,S1END0)
B ARCVAL(W2BEG0,W1END0)
C ARCVAL(W2BEG0,W2END0)
D ARCVAL(W2BEG0,W2END2)

TOP.XI13.MC11 NONE 15 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,FX0)
B ARCVAL(E2BEG0,N6END0)
C ARCVAL(E2BEG0,S6END0)
D ARCVAL(E2BEG0,W1END0)
E ARCVAL(E2BEG0,W6END0)

TOP.XI13.MC13 NONE 15 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,E2END2)
B ARCVAL(E2BEG0,N1END0)
C ARCVAL(E2BEG0,N2END0)
D ARCVAL(E2BEG0,S2END0)
E ARCVAL(E2BEG0,S2MID0)

TOP.XI26.MC17 NONE 16 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,E1END3)
B ARCVAL(N2BEG7,E2MID7)
C ARCVAL(N2BEG7,Q7)
D ARCVAL(N2BEG7,W6END7)

TOP.XI26.MC16 NONE 16 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,N6END7)
B ARCVAL(N2BEG7,Q3)
C ARCVAL(N2BEG7,W2END7)
D ARCVAL(N2BEG7,W6MID7)

TOP.XI26.MC07 NONE 16 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,E1END3)
B ARCVAL(S2BEG7,E2MID7)
C ARCVAL(S2BEG7,Q7)
D ARCVAL(S2BEG7,W6END7)

TOP.XI27.MC07 NONE 16 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,N1END3)
B ARCVAL(W2BEG7,N2MID7)
C ARCVAL(W2BEG7,Q7)
D ARCVAL(W2BEG7,W6END7)

TOP.XI27.MC16 NONE 16 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,N6END7)
B ARCVAL(E2BEG7,Q3)
C ARCVAL(E2BEG7,S2END7)
D ARCVAL(E2BEG7,S6MID7)

TOP.XI27.MC17 NONE 16 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,N1END3)
B ARCVAL(E2BEG7,N2MID7)
C ARCVAL(E2BEG7,Q7)
D ARCVAL(E2BEG7,W6END7)

TOP.XI18.MC17 NONE 16 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,E1END1)
B ARCVAL(N2BEG6,E2MID6)
C ARCVAL(N2BEG6,Q6)
D ARCVAL(N2BEG6,W6END6)

TOP.XI18.MC16 NONE 16 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,N6END6)
B ARCVAL(N2BEG6,Q2)
C ARCVAL(N2BEG6,W2END6)
D ARCVAL(N2BEG6,W6MID6)

TOP.XI18.MC07 NONE 16 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,E1END1)
B ARCVAL(S2BEG6,E2MID6)
C ARCVAL(S2BEG6,Q6)
D ARCVAL(S2BEG6,W6END6)

TOP.XI19.MC07 NONE 16 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,N1END1)
B ARCVAL(W2BEG6,N2MID6)
C ARCVAL(W2BEG6,Q6)
D ARCVAL(W2BEG6,W6END6)

TOP.XI19.MC16 NONE 16 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,N6END6)
B ARCVAL(E2BEG6,Q2)
C ARCVAL(E2BEG6,S2END6)
D ARCVAL(E2BEG6,S6MID6)

TOP.XI19.MC17 NONE 16 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,N1END1)
B ARCVAL(E2BEG6,N2MID6)
C ARCVAL(E2BEG6,Q6)
D ARCVAL(E2BEG6,W6END6)

TOP.XI24.MC17 NONE 16 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,E1END3)
B ARCVAL(N2BEG5,E2MID5)
C ARCVAL(N2BEG5,Q5)
D ARCVAL(N2BEG5,W6END5)

TOP.XI24.MC16 NONE 16 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,N6END5)
B ARCVAL(N2BEG5,Q1)
C ARCVAL(N2BEG5,W2END5)
D ARCVAL(N2BEG5,W6MID5)

TOP.XI24.MC07 NONE 16 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,E1END3)
B ARCVAL(S2BEG5,E2MID5)
C ARCVAL(S2BEG5,Q5)
D ARCVAL(S2BEG5,W6END5)

TOP.XI25.MC07 NONE 16 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,N1END3)
B ARCVAL(W2BEG5,N2MID5)
C ARCVAL(W2BEG5,Q5)
D ARCVAL(W2BEG5,W6END5)

TOP.XI25.MC16 NONE 16 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,N6END5)
B ARCVAL(E2BEG5,Q1)
C ARCVAL(E2BEG5,S2END5)
D ARCVAL(E2BEG5,S6MID5)

TOP.XI25.MC17 NONE 16 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,N1END3)
B ARCVAL(E2BEG5,N2MID5)
C ARCVAL(E2BEG5,Q5)
D ARCVAL(E2BEG5,W6END5)

TOP.XI16.MC17 NONE 16 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,E1END1)
B ARCVAL(N2BEG4,E2MID4)
C ARCVAL(N2BEG4,Q4)
D ARCVAL(N2BEG4,W6END4)

TOP.XI16.MC16 NONE 16 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,N6END4)
B ARCVAL(N2BEG4,Q0)
C ARCVAL(N2BEG4,W2END4)
D ARCVAL(N2BEG4,W6MID4)

TOP.XI16.MC07 NONE 16 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,E1END1)
B ARCVAL(S2BEG4,E2MID4)
C ARCVAL(S2BEG4,Q4)
D ARCVAL(S2BEG4,W6END4)

TOP.XI17.MC07 NONE 16 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,N1END1)
B ARCVAL(W2BEG4,N2MID4)
C ARCVAL(W2BEG4,Q4)
D ARCVAL(W2BEG4,W6END4)

TOP.XI17.MC16 NONE 16 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,N6END4)
B ARCVAL(E2BEG4,Q0)
C ARCVAL(E2BEG4,S2END4)
D ARCVAL(E2BEG4,S6MID4)

TOP.XI17.MC17 NONE 16 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,N1END1)
B ARCVAL(E2BEG4,N2MID4)
C ARCVAL(E2BEG4,Q4)
D ARCVAL(E2BEG4,W6END4)

TOP.XI284.MC17 NONE 16 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,E2END4)
B ARCVAL(SR3,GCLK12)
C ARCVAL(SR3,LOCAL0)
D ARCVAL(SR3,S2MID4)

TOP.XI284.MC12 NONE 16 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR3,E2END4)
B ARCVAL(SR3,E2MID4)
C ARCVAL(SR3,LOCAL1)
D ARCVAL(SR3,LOCAL7)
E ARCVAL(SR3,W2MID4)

TOP.XI284.MC07 NONE 16 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,E2END4)
B ARCVAL(SR2,GCLK12)
C ARCVAL(SR2,LOCAL0)
D ARCVAL(SR2,S2MID4)

TOP.XI283.MC07 NONE 16 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,E2END3)
B ARCVAL(SR0,GCLK12)
C ARCVAL(SR0,LOCAL0)
D ARCVAL(SR0,S2MID3)

TOP.XI283.MC12 NONE 16 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR1,E2END3)
B ARCVAL(SR1,E2MID3)
C ARCVAL(SR1,LOCAL1)
D ARCVAL(SR1,LOCAL7)
E ARCVAL(SR1,W2MID3)

TOP.XI283.MC17 NONE 16 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,E2END3)
B ARCVAL(SR1,GCLK12)
C ARCVAL(SR1,LOCAL0)
D ARCVAL(SR1,S2MID3)

TOP.XI22.MC17 NONE 16 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,E1END2)
B ARCVAL(N2BEG3,E2MID3)
C ARCVAL(N2BEG3,Q7)
D ARCVAL(N2BEG3,W6END3)

TOP.XI22.MC16 NONE 16 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,N6END3)
B ARCVAL(N2BEG3,Q3)
C ARCVAL(N2BEG3,W2END3)
D ARCVAL(N2BEG3,W6MID3)

TOP.XI22.MC07 NONE 16 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,E1END2)
B ARCVAL(S2BEG3,E2MID3)
C ARCVAL(S2BEG3,Q7)
D ARCVAL(S2BEG3,W6END3)

TOP.XI23.MC07 NONE 16 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,N1END2)
B ARCVAL(W2BEG3,N2MID3)
C ARCVAL(W2BEG3,Q7)
D ARCVAL(W2BEG3,W6END3)

TOP.XI23.MC16 NONE 16 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,N6END3)
B ARCVAL(E2BEG3,Q3)
C ARCVAL(E2BEG3,S2END3)
D ARCVAL(E2BEG3,S6MID3)

TOP.XI23.MC17 NONE 16 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,N1END2)
B ARCVAL(E2BEG3,N2MID3)
C ARCVAL(E2BEG3,Q7)
D ARCVAL(E2BEG3,W6END3)

TOP.XI14.MC17 NONE 16 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,E1END0)
B ARCVAL(N2BEG2,E2MID2)
C ARCVAL(N2BEG2,Q6)
D ARCVAL(N2BEG2,W6END2)

TOP.XI14.MC16 NONE 16 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,N6END2)
B ARCVAL(N2BEG2,Q2)
C ARCVAL(N2BEG2,W2END2)
D ARCVAL(N2BEG2,W6MID2)

TOP.XI14.MC07 NONE 16 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,E1END0)
B ARCVAL(S2BEG2,E2MID2)
C ARCVAL(S2BEG2,Q6)
D ARCVAL(S2BEG2,W6END2)

TOP.XI15.MC07 NONE 16 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,N1END0)
B ARCVAL(W2BEG2,N2MID2)
C ARCVAL(W2BEG2,Q6)
D ARCVAL(W2BEG2,W6END2)

TOP.XI15.MC16 NONE 16 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,N6END2)
B ARCVAL(E2BEG2,Q2)
C ARCVAL(E2BEG2,S2END2)
D ARCVAL(E2BEG2,S6MID2)

TOP.XI15.MC17 NONE 16 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,N1END0)
B ARCVAL(E2BEG2,N2MID2)
C ARCVAL(E2BEG2,Q6)
D ARCVAL(E2BEG2,W6END2)

TOP.XI20.MC17 NONE 16 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,E1END2)
B ARCVAL(N2BEG1,E2MID1)
C ARCVAL(N2BEG1,Q5)
D ARCVAL(N2BEG1,W6END1)

TOP.XI20.MC16 NONE 16 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,N6END1)
B ARCVAL(N2BEG1,Q1)
C ARCVAL(N2BEG1,W2END1)
D ARCVAL(N2BEG1,W6MID1)

TOP.XI20.MC07 NONE 16 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,E1END2)
B ARCVAL(S2BEG1,E2MID1)
C ARCVAL(S2BEG1,Q5)
D ARCVAL(S2BEG1,W6END1)

TOP.XI21.MC07 NONE 16 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,N1END2)
B ARCVAL(W2BEG1,N2MID1)
C ARCVAL(W2BEG1,Q5)
D ARCVAL(W2BEG1,W6END1)

TOP.XI21.MC16 NONE 16 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,N6END1)
B ARCVAL(E2BEG1,Q1)
C ARCVAL(E2BEG1,S2END1)
D ARCVAL(E2BEG1,S6MID1)

TOP.XI21.MC17 NONE 16 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,N1END2)
B ARCVAL(E2BEG1,N2MID1)
C ARCVAL(E2BEG1,Q5)
D ARCVAL(E2BEG1,W6END1)

TOP.XI12.MC17 NONE 16 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,E1END0)
B ARCVAL(N2BEG0,E2MID0)
C ARCVAL(N2BEG0,Q4)
D ARCVAL(N2BEG0,W6END0)

TOP.XI12.MC16 NONE 16 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,N6END0)
B ARCVAL(N2BEG0,Q0)
C ARCVAL(N2BEG0,W2END0)
D ARCVAL(N2BEG0,W6MID0)

TOP.XI12.MC07 NONE 16 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,E1END0)
B ARCVAL(S2BEG0,E2MID0)
C ARCVAL(S2BEG0,Q4)
D ARCVAL(S2BEG0,W6END0)

TOP.XI13.MC07 NONE 16 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,N1END0)
B ARCVAL(W2BEG0,N2MID0)
C ARCVAL(W2BEG0,Q4)
D ARCVAL(W2BEG0,W6END0)

TOP.XI13.MC16 NONE 16 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,N6END0)
B ARCVAL(E2BEG0,Q0)
C ARCVAL(E2BEG0,S2END0)
D ARCVAL(E2BEG0,S6MID0)

TOP.XI13.MC17 NONE 16 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,N1END0)
B ARCVAL(E2BEG0,N2MID0)
C ARCVAL(E2BEG0,Q4)
D ARCVAL(E2BEG0,W6END0)

TOP.XI26.MC18 NONE 17 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,N1END3)
B ARCVAL(N2BEG7,N2END5)
C ARCVAL(N2BEG7,N2END7)
D ARCVAL(N2BEG7,W1END3)

TOP.XI26.MC12 NONE 17 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,E2MID7)
B ARCVAL(N2BEG7,E6END7)
C ARCVAL(N2BEG7,E6MID7)
D ARCVAL(N2BEG7,N2END7)
E ARCVAL(N2BEG7,W6MID7)

TOP.XI26.MC10 NONE 17 2 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,F3)
B ARCVAL(N2BEG7,F7)
C ARCVAL(N2BEG7,Q3)
D ARCVAL(N2BEG7,Q7)
E ARCVAL(N2BEG7,W1END3)

TOP.XI27.MC10 NONE 17 3 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,F3)
B ARCVAL(E2BEG7,F7)
C ARCVAL(E2BEG7,Q3)
D ARCVAL(E2BEG7,Q7)
E ARCVAL(E2BEG7,S1END3)

TOP.XI27.MC12 NONE 17 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,E2END7)
B ARCVAL(E2BEG7,E6END7)
C ARCVAL(E2BEG7,N2MID7)
D ARCVAL(E2BEG7,N6MID7)
E ARCVAL(E2BEG7,S6MID7)

TOP.XI27.MC18 NONE 17 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,E1END3)
B ARCVAL(E2BEG7,E2END5)
C ARCVAL(E2BEG7,E2END7)
D ARCVAL(E2BEG7,S1END3)

TOP.XI18.MC18 NONE 17 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,N1END1)
B ARCVAL(N2BEG6,N2END4)
C ARCVAL(N2BEG6,N2END6)
D ARCVAL(N2BEG6,W1END1)

TOP.XI18.MC12 NONE 17 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,E2MID6)
B ARCVAL(N2BEG6,E6END6)
C ARCVAL(N2BEG6,E6MID6)
D ARCVAL(N2BEG6,N2END6)
E ARCVAL(N2BEG6,W6MID6)

TOP.XI18.MC10 NONE 17 8 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,F2)
B ARCVAL(N2BEG6,F6)
C ARCVAL(N2BEG6,Q2)
D ARCVAL(N2BEG6,Q6)
E ARCVAL(N2BEG6,W1END1)

TOP.XI19.MC10 NONE 17 9 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,F2)
B ARCVAL(E2BEG6,F6)
C ARCVAL(E2BEG6,Q2)
D ARCVAL(E2BEG6,Q6)
E ARCVAL(E2BEG6,S1END1)

TOP.XI19.MC12 NONE 17 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,E2END6)
B ARCVAL(E2BEG6,E6END6)
C ARCVAL(E2BEG6,N2MID6)
D ARCVAL(E2BEG6,N6MID6)
E ARCVAL(E2BEG6,S6MID6)

TOP.XI19.MC18 NONE 17 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,E1END1)
B ARCVAL(E2BEG6,E2END4)
C ARCVAL(E2BEG6,E2END6)
D ARCVAL(E2BEG6,S1END1)

TOP.XI24.MC18 NONE 17 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,N1END3)
B ARCVAL(N2BEG5,N2END5)
C ARCVAL(N2BEG5,N2END7)
D ARCVAL(N2BEG5,W1END3)

TOP.XI24.MC12 NONE 17 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,E2MID5)
B ARCVAL(N2BEG5,E6END5)
C ARCVAL(N2BEG5,E6MID5)
D ARCVAL(N2BEG5,N2END5)
E ARCVAL(N2BEG5,W6MID5)

TOP.XI24.MC10 NONE 17 14 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,F1)
B ARCVAL(N2BEG5,F5)
C ARCVAL(N2BEG5,Q1)
D ARCVAL(N2BEG5,Q5)
E ARCVAL(N2BEG5,W1END3)

TOP.XI25.MC10 NONE 17 15 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,F1)
B ARCVAL(E2BEG5,F5)
C ARCVAL(E2BEG5,Q1)
D ARCVAL(E2BEG5,Q5)
E ARCVAL(E2BEG5,S1END3)

TOP.XI25.MC12 NONE 17 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,E2END5)
B ARCVAL(E2BEG5,E6END5)
C ARCVAL(E2BEG5,N2MID5)
D ARCVAL(E2BEG5,N6MID5)
E ARCVAL(E2BEG5,S6MID5)

TOP.XI25.MC18 NONE 17 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,E1END3)
B ARCVAL(E2BEG5,E2END5)
C ARCVAL(E2BEG5,E2END7)
D ARCVAL(E2BEG5,S1END3)

TOP.XI16.MC18 NONE 17 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,N2END4)
B ARCVAL(N2BEG4,N2END6)
C ARCVAL(N2BEG4,S1END1)
D ARCVAL(N2BEG4,W1END1)

TOP.XI16.MC12 NONE 17 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,E2MID4)
B ARCVAL(N2BEG4,E6END4)
C ARCVAL(N2BEG4,E6MID4)
D ARCVAL(N2BEG4,N2END4)
E ARCVAL(N2BEG4,W6MID4)

TOP.XI16.MC10 NONE 17 20 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,F0)
B ARCVAL(N2BEG4,F4)
C ARCVAL(N2BEG4,Q0)
D ARCVAL(N2BEG4,Q4)
E ARCVAL(N2BEG4,W1END1)

TOP.XI17.MC10 NONE 17 21 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,F0)
B ARCVAL(E2BEG4,F4)
C ARCVAL(E2BEG4,Q0)
D ARCVAL(E2BEG4,Q4)
E ARCVAL(E2BEG4,S1END1)

TOP.XI17.MC12 NONE 17 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,E2END4)
B ARCVAL(E2BEG4,E6END4)
C ARCVAL(E2BEG4,N2MID4)
D ARCVAL(E2BEG4,N6MID4)
E ARCVAL(E2BEG4,S6MID4)

TOP.XI17.MC18 NONE 17 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,E2END4)
B ARCVAL(E2BEG4,E2END6)
C ARCVAL(E2BEG4,S1END1)
D ARCVAL(E2BEG4,W1END1)

TOP.XI284.MC18 NONE 17 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,GCLK13)
B ARCVAL(SR3,LOCAL6)
C ARCVAL(SR3,S2END4)
D ARCVAL(SR3,W2MID4)

TOP.XI284.MC16 NONE 17 25 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR3,E2MID4)
B ARCVAL(SR3,GCLK11)
C ARCVAL(SR3,GND)
D ARCVAL(SR3,N2END4)
E PROPERTY(PIBTEST.SRMUX3,0)
F PROPERTY(PIBTEST.SRMUX3,1)

TOP.XI284.MC10 NONE 17 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR3,GCLK10)
B ARCVAL(SR3,GCLK11)
C ARCVAL(SR3,GCLK12)
D ARCVAL(SR3,GCLK13)
E ARCVAL(SR3,GCLK9)

TOP.XI283.MC10 NONE 17 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR1,GCLK10)
B ARCVAL(SR1,GCLK11)
C ARCVAL(SR1,GCLK12)
D ARCVAL(SR1,GCLK13)
E ARCVAL(SR1,GCLK9)

TOP.XI283.MC16 NONE 17 28 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR1,E2MID3)
B ARCVAL(SR1,GCLK11)
C ARCVAL(SR1,GND)
D ARCVAL(SR1,N2END3)
E PROPERTY(PIBTEST.SRMUX1,0)
F PROPERTY(PIBTEST.SRMUX1,1)

TOP.XI283.MC18 NONE 17 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,GCLK13)
B ARCVAL(SR1,LOCAL6)
C ARCVAL(SR1,S2END3)
D ARCVAL(SR1,W2MID3)

TOP.XI22.MC18 NONE 17 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,N1END2)
B ARCVAL(N2BEG3,N2END1)
C ARCVAL(N2BEG3,N2END3)
D ARCVAL(N2BEG3,W1END2)

TOP.XI22.MC12 NONE 17 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,E2MID3)
B ARCVAL(N2BEG3,E6END3)
C ARCVAL(N2BEG3,E6MID3)
D ARCVAL(N2BEG3,N2END3)
E ARCVAL(N2BEG3,W6MID3)

TOP.XI22.MC10 NONE 17 32 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,F3)
B ARCVAL(N2BEG3,F7)
C ARCVAL(N2BEG3,Q3)
D ARCVAL(N2BEG3,Q7)
E ARCVAL(N2BEG3,W1END2)

TOP.XI23.MC10 NONE 17 33 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,F3)
B ARCVAL(E2BEG3,F7)
C ARCVAL(E2BEG3,Q3)
D ARCVAL(E2BEG3,Q7)
E ARCVAL(E2BEG3,S1END2)

TOP.XI23.MC12 NONE 17 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,E2END3)
B ARCVAL(E2BEG3,E6END3)
C ARCVAL(E2BEG3,N2MID3)
D ARCVAL(E2BEG3,N6MID3)
E ARCVAL(E2BEG3,S6MID3)

TOP.XI23.MC18 NONE 17 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,E1END2)
B ARCVAL(E2BEG3,E2END1)
C ARCVAL(E2BEG3,E2END3)
D ARCVAL(E2BEG3,S1END2)

TOP.XI14.MC18 NONE 17 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,N1END0)
B ARCVAL(N2BEG2,N2END0)
C ARCVAL(N2BEG2,N2END2)
D ARCVAL(N2BEG2,W1END0)

TOP.XI14.MC12 NONE 17 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,E2MID2)
B ARCVAL(N2BEG2,E6END2)
C ARCVAL(N2BEG2,E6MID2)
D ARCVAL(N2BEG2,N2END2)
E ARCVAL(N2BEG2,W6MID2)

TOP.XI14.MC10 NONE 17 38 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,F2)
B ARCVAL(N2BEG2,F6)
C ARCVAL(N2BEG2,Q2)
D ARCVAL(N2BEG2,Q6)
E ARCVAL(N2BEG2,W1END0)

TOP.XI15.MC10 NONE 17 39 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,F2)
B ARCVAL(E2BEG2,F6)
C ARCVAL(E2BEG2,Q2)
D ARCVAL(E2BEG2,Q6)
E ARCVAL(E2BEG2,S1END0)

TOP.XI15.MC12 NONE 17 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,E2END2)
B ARCVAL(E2BEG2,E6END2)
C ARCVAL(E2BEG2,N2MID2)
D ARCVAL(E2BEG2,N6MID2)
E ARCVAL(E2BEG2,S6MID2)

TOP.XI15.MC18 NONE 17 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,E1END0)
B ARCVAL(E2BEG2,E2END0)
C ARCVAL(E2BEG2,E2END2)
D ARCVAL(E2BEG2,S1END0)

TOP.XI20.MC18 NONE 17 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,N1END2)
B ARCVAL(N2BEG1,N2END1)
C ARCVAL(N2BEG1,N2END3)
D ARCVAL(N2BEG1,W1END2)

TOP.XI20.MC12 NONE 17 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,E2MID1)
B ARCVAL(N2BEG1,E6END1)
C ARCVAL(N2BEG1,E6MID1)
D ARCVAL(N2BEG1,N2END1)
E ARCVAL(N2BEG1,W6MID1)

TOP.XI20.MC10 NONE 17 44 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,F1)
B ARCVAL(N2BEG1,F5)
C ARCVAL(N2BEG1,Q1)
D ARCVAL(N2BEG1,Q5)
E ARCVAL(N2BEG1,W1END2)

TOP.XI21.MC10 NONE 17 45 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,F1)
B ARCVAL(E2BEG1,F5)
C ARCVAL(E2BEG1,Q1)
D ARCVAL(E2BEG1,Q5)
E ARCVAL(E2BEG1,S1END2)

TOP.XI21.MC12 NONE 17 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,E2END1)
B ARCVAL(E2BEG1,E6END1)
C ARCVAL(E2BEG1,N2MID1)
D ARCVAL(E2BEG1,N6MID1)
E ARCVAL(E2BEG1,S6MID1)

TOP.XI21.MC18 NONE 17 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,E1END2)
B ARCVAL(E2BEG1,E2END1)
C ARCVAL(E2BEG1,E2END3)
D ARCVAL(E2BEG1,S1END2)

TOP.XI12.MC18 NONE 17 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,N2END0)
B ARCVAL(N2BEG0,N2END2)
C ARCVAL(N2BEG0,S1END0)
D ARCVAL(N2BEG0,W1END0)

TOP.XI12.MC12 NONE 17 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,E2MID0)
B ARCVAL(N2BEG0,E6END0)
C ARCVAL(N2BEG0,E6MID0)
D ARCVAL(N2BEG0,N2END0)
E ARCVAL(N2BEG0,W6MID0)

TOP.XI12.MC10 NONE 17 50 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,F0)
B ARCVAL(N2BEG0,F4)
C ARCVAL(N2BEG0,Q0)
D ARCVAL(N2BEG0,Q4)
E ARCVAL(N2BEG0,W1END0)

TOP.XI13.MC10 NONE 17 51 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,F0)
B ARCVAL(E2BEG0,F4)
C ARCVAL(E2BEG0,Q0)
D ARCVAL(E2BEG0,Q4)
E ARCVAL(E2BEG0,S1END0)

TOP.XI13.MC12 NONE 17 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,E2END0)
B ARCVAL(E2BEG0,E6END0)
C ARCVAL(E2BEG0,N2MID0)
D ARCVAL(E2BEG0,N6MID0)
E ARCVAL(E2BEG0,S6MID0)

TOP.XI13.MC18 NONE 17 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,E2END0)
B ARCVAL(E2BEG0,E2END2)
C ARCVAL(E2BEG0,S1END0)
D ARCVAL(E2BEG0,W1END0)

TOP.XI385.MC16 NONE 18 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,LOCAL1)
B ARCVAL(D7,N1END3)
C ARCVAL(D7,W2END6)
D ARCVAL(D7,W2MID7)

TOP.XI385.MC02 NONE 18 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,E2END7)
B ARCVAL(D6,E2MID7)
C ARCVAL(D6,N2END7)
D ARCVAL(D6,N2MID7)
E ARCVAL(D6,Q7)
F ARCVAL(D6,S2MID7)
G ARCVAL(D6,W2END7)
H ARCVAL(D6,W2MID7)

TOP.XI385.MC06 NONE 18 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,LOCAL1)
B ARCVAL(D6,N1END3)
C ARCVAL(D6,W2END6)
D ARCVAL(D6,W2MID7)

TOP.XI386.MC06 NONE 18 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,LOCAL1)
B ARCVAL(C4,N1END3)
C ARCVAL(C4,W2END6)
D ARCVAL(C4,W2MID7)

TOP.XI386.MC02 NONE 18 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,E2END7)
B ARCVAL(C4,E2MID7)
C ARCVAL(C4,N2END7)
D ARCVAL(C4,N2MID7)
E ARCVAL(C4,Q7)
F ARCVAL(C4,S2MID7)
G ARCVAL(C4,W2END7)
H ARCVAL(C4,W2MID7)

TOP.XI386.MC16 NONE 18 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,LOCAL1)
B ARCVAL(C5,N1END3)
C ARCVAL(C5,W2END6)
D ARCVAL(C5,W2MID7)

TOP.XI383.MC16 NONE 18 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,LOCAL1)
B ARCVAL(A1,N1END3)
C ARCVAL(A1,W2END6)
D ARCVAL(A1,W2MID7)

TOP.XI383.MC02 NONE 18 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,E2END7)
B ARCVAL(A0,E2MID7)
C ARCVAL(A0,N2END7)
D ARCVAL(A0,N2MID7)
E ARCVAL(A0,Q0)
F ARCVAL(A0,S2MID7)
G ARCVAL(A0,W2END7)
H ARCVAL(A0,W2MID7)

TOP.XI383.MC06 NONE 18 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,LOCAL1)
B ARCVAL(A0,N1END3)
C ARCVAL(A0,W2END6)
D ARCVAL(A0,W2MID7)

TOP.XI384.MC06 NONE 18 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,LOCAL1)
B ARCVAL(B2,N1END3)
C ARCVAL(B2,W2END6)
D ARCVAL(B2,W2MID7)

TOP.XI384.MC02 NONE 18 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,E2END7)
B ARCVAL(B2,E2MID7)
C ARCVAL(B2,N2END7)
D ARCVAL(B2,N2MID7)
E ARCVAL(B2,Q0)
F ARCVAL(B2,S2MID7)
G ARCVAL(B2,W2END7)
H ARCVAL(B2,W2MID7)

TOP.XI384.MC16 NONE 18 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,LOCAL1)
B ARCVAL(B3,N1END3)
C ARCVAL(B3,W2END6)
D ARCVAL(B3,W2MID7)

TOP.XI381.MC16 NONE 18 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,LOCAL7)
B ARCVAL(D4,N1END2)
C ARCVAL(D4,W2END4)
D ARCVAL(D4,W2MID5)

TOP.XI381.MC02 NONE 18 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,E2END5)
B ARCVAL(D5,E2MID5)
C ARCVAL(D5,N2END5)
D ARCVAL(D5,N2MID5)
E ARCVAL(D5,Q4)
F ARCVAL(D5,S2MID5)
G ARCVAL(D5,W2END5)
H ARCVAL(D5,W2MID5)

TOP.XI381.MC06 NONE 18 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,LOCAL7)
B ARCVAL(D5,N1END2)
C ARCVAL(D5,W2END4)
D ARCVAL(D5,W2MID5)

TOP.XI382.MC06 NONE 18 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,LOCAL7)
B ARCVAL(C6,N1END2)
C ARCVAL(C6,W2END4)
D ARCVAL(C6,W2MID5)

TOP.XI382.MC02 NONE 18 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,E2END5)
B ARCVAL(C6,E2MID5)
C ARCVAL(C6,N2END5)
D ARCVAL(C6,N2MID5)
E ARCVAL(C6,Q4)
F ARCVAL(C6,S2MID5)
G ARCVAL(C6,W2END5)
H ARCVAL(C6,W2MID5)

TOP.XI382.MC16 NONE 18 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,LOCAL7)
B ARCVAL(C7,N1END2)
C ARCVAL(C7,W2END4)
D ARCVAL(C7,W2MID5)

TOP.XI380.MC16 NONE 18 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,LOCAL7)
B ARCVAL(A3,N1END2)
C ARCVAL(A3,W2END4)
D ARCVAL(A3,W2MID5)

TOP.XI380.MC02 NONE 18 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,E2END5)
B ARCVAL(A2,E2MID5)
C ARCVAL(A2,N2END5)
D ARCVAL(A2,N2MID5)
E ARCVAL(A2,Q2)
F ARCVAL(A2,S2MID5)
G ARCVAL(A2,W2END5)
H ARCVAL(A2,W2MID5)

TOP.XI380.MC06 NONE 18 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,LOCAL7)
B ARCVAL(A2,N1END2)
C ARCVAL(A2,W2END4)
D ARCVAL(A2,W2MID5)

TOP.XI379.MC06 NONE 18 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,LOCAL7)
B ARCVAL(B0,N1END2)
C ARCVAL(B0,W2END4)
D ARCVAL(B0,W2MID5)

TOP.XI379.MC02 NONE 18 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,E2END5)
B ARCVAL(B0,E2MID5)
C ARCVAL(B0,N2END5)
D ARCVAL(B0,N2MID5)
E ARCVAL(B0,Q2)
F ARCVAL(B0,S2MID5)
G ARCVAL(B0,W2END5)
H ARCVAL(B0,W2MID5)

TOP.XI379.MC16 NONE 18 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,LOCAL7)
B ARCVAL(B1,N1END2)
C ARCVAL(B1,W2END4)
D ARCVAL(B1,W2MID5)

TOP.XI389.MC16 NONE 18 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E7,E2END4)
B ARCVAL(E7,GND)
C ARCVAL(E7,LOCAL1)
D ARCVAL(E7,W2MID3)

TOP.XI389.MC02 NONE 18 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E5,FX3)
B ARCVAL(E5,LOCAL1)
C ARCVAL(E5,LOCAL3)
D ARCVAL(E5,S2END4)
E ARCVAL(E5,S2MID4)

TOP.XI389.MC06 NONE 18 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E5,E2END4)
B ARCVAL(E5,GND)
C ARCVAL(E5,LOCAL1)
D ARCVAL(E5,W2MID3)

TOP.XI390.MC06 NONE 18 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,CE0)
B ARCVAL(E4,E2END4)
C ARCVAL(E4,LOCAL4)
D ARCVAL(E4,W2MID3)

TOP.XI390.MC02 NONE 18 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E4,CE2)
B ARCVAL(E4,FX3)
C ARCVAL(E4,LOCAL4)
D ARCVAL(E4,LOCAL6)
E ARCVAL(E4,S2END4)
F ARCVAL(E4,S2MID4)
G ARCVAL(E4,SR0)

TOP.XI390.MC16 NONE 18 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,CE0)
B ARCVAL(E6,E2END4)
C ARCVAL(E6,LOCAL4)
D ARCVAL(E6,W2MID3)

TOP.XI377.MC16 NONE 18 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,LOCAL3)
B ARCVAL(A4,N1END1)
C ARCVAL(A4,W2END2)
D ARCVAL(A4,W2MID3)

TOP.XI377.MC02 NONE 18 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,E2END3)
B ARCVAL(A5,E2MID3)
C ARCVAL(A5,N2END3)
D ARCVAL(A5,N2MID3)
E ARCVAL(A5,Q5)
F ARCVAL(A5,S2MID3)
G ARCVAL(A5,W2END3)
H ARCVAL(A5,W2MID3)

TOP.XI377.MC06 NONE 18 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,LOCAL3)
B ARCVAL(A5,N1END1)
C ARCVAL(A5,W2END2)
D ARCVAL(A5,W2MID3)

TOP.XI378.MC06 NONE 18 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,LOCAL3)
B ARCVAL(B6,N1END1)
C ARCVAL(B6,W2END2)
D ARCVAL(B6,W2MID3)

TOP.XI378.MC02 NONE 18 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,E2END3)
B ARCVAL(B6,E2MID3)
C ARCVAL(B6,N2END3)
D ARCVAL(B6,N2MID3)
E ARCVAL(B6,Q5)
F ARCVAL(B6,S2MID3)
G ARCVAL(B6,W2END3)
H ARCVAL(B6,W2MID3)

TOP.XI378.MC16 NONE 18 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,LOCAL3)
B ARCVAL(B7,N1END1)
C ARCVAL(B7,W2END2)
D ARCVAL(B7,W2MID3)

TOP.XI375.MC16 NONE 18 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,LOCAL3)
B ARCVAL(D3,N1END1)
C ARCVAL(D3,W2END2)
D ARCVAL(D3,W2MID3)

TOP.XI375.MC02 NONE 18 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,E2END3)
B ARCVAL(D2,E2MID3)
C ARCVAL(D2,N2END3)
D ARCVAL(D2,N2MID3)
E ARCVAL(D2,Q3)
F ARCVAL(D2,S2MID3)
G ARCVAL(D2,W2END3)
H ARCVAL(D2,W2MID3)

TOP.XI375.MC06 NONE 18 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,LOCAL3)
B ARCVAL(D2,N1END1)
C ARCVAL(D2,W2END2)
D ARCVAL(D2,W2MID3)

TOP.XI376.MC06 NONE 18 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,LOCAL3)
B ARCVAL(C0,N1END1)
C ARCVAL(C0,W2END2)
D ARCVAL(C0,W2MID3)

TOP.XI376.MC02 NONE 18 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,E2END3)
B ARCVAL(C0,E2MID3)
C ARCVAL(C0,N2END3)
D ARCVAL(C0,N2MID3)
E ARCVAL(C0,Q3)
F ARCVAL(C0,S2MID3)
G ARCVAL(C0,W2END3)
H ARCVAL(C0,W2MID3)

TOP.XI376.MC16 NONE 18 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,LOCAL3)
B ARCVAL(C1,N1END1)
C ARCVAL(C1,W2END2)
D ARCVAL(C1,W2MID3)

TOP.XI372.MC16 NONE 18 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,LOCAL5)
B ARCVAL(A7,N1END0)
C ARCVAL(A7,W2END0)
D ARCVAL(A7,W2MID1)

TOP.XI372.MC02 NONE 18 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,E2END1)
B ARCVAL(A6,E2MID1)
C ARCVAL(A6,N2END1)
D ARCVAL(A6,N2MID1)
E ARCVAL(A6,Q6)
F ARCVAL(A6,S2MID1)
G ARCVAL(A6,W2END1)
H ARCVAL(A6,W2MID1)

TOP.XI372.MC06 NONE 18 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,LOCAL5)
B ARCVAL(A6,N1END0)
C ARCVAL(A6,W2END0)
D ARCVAL(A6,W2MID1)

TOP.XI371.MC06 NONE 18 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,LOCAL5)
B ARCVAL(B4,N1END0)
C ARCVAL(B4,W2END0)
D ARCVAL(B4,W2MID1)

TOP.XI371.MC02 NONE 18 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,E2END1)
B ARCVAL(B4,E2MID1)
C ARCVAL(B4,N2END1)
D ARCVAL(B4,N2MID1)
E ARCVAL(B4,Q6)
F ARCVAL(B4,S2MID1)
G ARCVAL(B4,W2END1)
H ARCVAL(B4,W2MID1)

TOP.XI371.MC16 NONE 18 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,LOCAL5)
B ARCVAL(B5,N1END0)
C ARCVAL(B5,W2END0)
D ARCVAL(B5,W2MID1)

TOP.XI373.MC16 NONE 18 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,LOCAL5)
B ARCVAL(D1,N1END0)
C ARCVAL(D1,W2END0)
D ARCVAL(D1,W2MID1)

TOP.XI373.MC02 NONE 18 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,E2END1)
B ARCVAL(D0,E2MID1)
C ARCVAL(D0,N2END1)
D ARCVAL(D0,N2MID1)
E ARCVAL(D0,Q1)
F ARCVAL(D0,S2MID1)
G ARCVAL(D0,W2END1)
H ARCVAL(D0,W2MID1)

TOP.XI373.MC06 NONE 18 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,LOCAL5)
B ARCVAL(D0,N1END0)
C ARCVAL(D0,W2END0)
D ARCVAL(D0,W2MID1)

TOP.XI374.MC06 NONE 18 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,LOCAL5)
B ARCVAL(C2,N1END0)
C ARCVAL(C2,W2END0)
D ARCVAL(C2,W2MID1)

TOP.XI374.MC02 NONE 18 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,E2END1)
B ARCVAL(C2,E2MID1)
C ARCVAL(C2,N2END1)
D ARCVAL(C2,N2MID1)
E ARCVAL(C2,Q1)
F ARCVAL(C2,S2MID1)
G ARCVAL(C2,W2END1)
H ARCVAL(C2,W2MID1)

TOP.XI374.MC16 NONE 18 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,LOCAL5)
B ARCVAL(C3,N1END0)
C ARCVAL(C3,W2END0)
D ARCVAL(C3,W2MID1)

TOP.XI385.MC15 NONE 19 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E2END7)
B ARCVAL(D7,LOCAL0)
C ARCVAL(D7,W1END3)
D ARCVAL(D7,W2MID6)

TOP.XI385.MC07 NONE 19 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,F0)
B ARCVAL(D6,N2MID6)
C ARCVAL(D6,S1END3)
D ARCVAL(D6,W2END7)

TOP.XI385.MC05 NONE 19 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E2END7)
B ARCVAL(D6,LOCAL0)
C ARCVAL(D6,W1END3)
D ARCVAL(D6,W2MID6)

TOP.XI386.MC05 NONE 19 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E2END7)
B ARCVAL(C4,LOCAL0)
C ARCVAL(C4,W1END3)
D ARCVAL(C4,W2MID6)

TOP.XI386.MC07 NONE 19 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,F0)
B ARCVAL(C4,N2MID6)
C ARCVAL(C4,S1END3)
D ARCVAL(C4,W2END7)

TOP.XI386.MC15 NONE 19 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E2END7)
B ARCVAL(C5,LOCAL0)
C ARCVAL(C5,W1END3)
D ARCVAL(C5,W2MID6)

TOP.XI383.MC15 NONE 19 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E2END7)
B ARCVAL(A1,LOCAL0)
C ARCVAL(A1,W1END3)
D ARCVAL(A1,W2MID6)

TOP.XI383.MC07 NONE 19 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,F7)
B ARCVAL(A0,N2MID6)
C ARCVAL(A0,S1END3)
D ARCVAL(A0,W2END7)

TOP.XI383.MC05 NONE 19 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E2END7)
B ARCVAL(A0,LOCAL0)
C ARCVAL(A0,W1END3)
D ARCVAL(A0,W2MID6)

TOP.XI384.MC05 NONE 19 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E2END7)
B ARCVAL(B2,LOCAL0)
C ARCVAL(B2,W1END3)
D ARCVAL(B2,W2MID6)

TOP.XI384.MC07 NONE 19 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,F7)
B ARCVAL(B2,N2MID6)
C ARCVAL(B2,S1END3)
D ARCVAL(B2,W2END7)

TOP.XI384.MC15 NONE 19 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E2END7)
B ARCVAL(B3,LOCAL0)
C ARCVAL(B3,W1END3)
D ARCVAL(B3,W2MID6)

TOP.XI381.MC15 NONE 19 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,E2END5)
B ARCVAL(D4,LOCAL6)
C ARCVAL(D4,W1END2)
D ARCVAL(D4,W2MID4)

TOP.XI381.MC07 NONE 19 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,F2)
B ARCVAL(D5,N2MID4)
C ARCVAL(D5,S1END2)
D ARCVAL(D5,W2END5)

TOP.XI381.MC05 NONE 19 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,E2END5)
B ARCVAL(D5,LOCAL6)
C ARCVAL(D5,W1END2)
D ARCVAL(D5,W2MID4)

TOP.XI382.MC05 NONE 19 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E2END5)
B ARCVAL(C6,LOCAL6)
C ARCVAL(C6,W1END2)
D ARCVAL(C6,W2MID4)

TOP.XI382.MC07 NONE 19 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,F2)
B ARCVAL(C6,N2MID4)
C ARCVAL(C6,S1END2)
D ARCVAL(C6,W2END5)

TOP.XI382.MC15 NONE 19 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E2END5)
B ARCVAL(C7,LOCAL6)
C ARCVAL(C7,W1END2)
D ARCVAL(C7,W2MID4)

TOP.XI380.MC15 NONE 19 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,E2END5)
B ARCVAL(A3,LOCAL6)
C ARCVAL(A3,W1END2)
D ARCVAL(A3,W2MID4)

TOP.XI380.MC07 NONE 19 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,F4)
B ARCVAL(A2,N2MID4)
C ARCVAL(A2,S1END2)
D ARCVAL(A2,W2END5)

TOP.XI380.MC05 NONE 19 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,E2END5)
B ARCVAL(A2,LOCAL6)
C ARCVAL(A2,W1END2)
D ARCVAL(A2,W2MID4)

TOP.XI379.MC05 NONE 19 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E2END5)
B ARCVAL(B0,LOCAL6)
C ARCVAL(B0,W1END2)
D ARCVAL(B0,W2MID4)

TOP.XI379.MC07 NONE 19 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,F4)
B ARCVAL(B0,N2MID4)
C ARCVAL(B0,S1END2)
D ARCVAL(B0,W2END5)

TOP.XI379.MC15 NONE 19 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E2END5)
B ARCVAL(B1,LOCAL6)
C ARCVAL(B1,W1END2)
D ARCVAL(B1,W2MID4)

TOP.XI389.MC15 NONE 19 24 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,E2END3)
B ARCVAL(E7,E2MID4)
C ARCVAL(E7,S2END4)

TOP.XI389.MC17 NONE 19 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E7,E1END2)
B ARCVAL(E7,LOCAL3)
C ARCVAL(E7,W2END3)
D ARCVAL(E7,W2MID4)

TOP.XI389.MC05 NONE 19 26 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,E2END3)
B ARCVAL(E5,E2MID4)
C ARCVAL(E5,S2END4)

TOP.XI390.MC05 NONE 19 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,E2END3)
B ARCVAL(E4,E2MID4)
C ARCVAL(E4,GND)
D ARCVAL(E4,S2END4)

TOP.XI390.MC17 NONE 19 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,E1END1)
B ARCVAL(E6,LOCAL6)
C ARCVAL(E6,W2END3)
D ARCVAL(E6,W2MID4)

TOP.XI390.MC15 NONE 19 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,E2END3)
B ARCVAL(E6,E2MID4)
C ARCVAL(E6,GND)
D ARCVAL(E6,S2END4)

TOP.XI377.MC15 NONE 19 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,E2END3)
B ARCVAL(A4,LOCAL2)
C ARCVAL(A4,W1END1)
D ARCVAL(A4,W2MID2)

TOP.XI377.MC07 NONE 19 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,F3)
B ARCVAL(A5,N2MID2)
C ARCVAL(A5,S1END1)
D ARCVAL(A5,W2END3)

TOP.XI377.MC05 NONE 19 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,E2END3)
B ARCVAL(A5,LOCAL2)
C ARCVAL(A5,W1END1)
D ARCVAL(A5,W2MID2)

TOP.XI378.MC05 NONE 19 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E2END3)
B ARCVAL(B6,LOCAL2)
C ARCVAL(B6,W1END1)
D ARCVAL(B6,W2MID2)

TOP.XI378.MC07 NONE 19 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,F3)
B ARCVAL(B6,N2MID2)
C ARCVAL(B6,S1END1)
D ARCVAL(B6,W2END3)

TOP.XI378.MC15 NONE 19 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E2END3)
B ARCVAL(B7,LOCAL2)
C ARCVAL(B7,W1END1)
D ARCVAL(B7,W2MID2)

TOP.XI375.MC15 NONE 19 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,E2END3)
B ARCVAL(D3,LOCAL2)
C ARCVAL(D3,W1END1)
D ARCVAL(D3,W2MID2)

TOP.XI375.MC07 NONE 19 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,F5)
B ARCVAL(D2,N2MID2)
C ARCVAL(D2,S1END1)
D ARCVAL(D2,W2END3)

TOP.XI375.MC05 NONE 19 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,E2END3)
B ARCVAL(D2,LOCAL2)
C ARCVAL(D2,W1END1)
D ARCVAL(D2,W2MID2)

TOP.XI376.MC05 NONE 19 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E2END3)
B ARCVAL(C0,LOCAL2)
C ARCVAL(C0,W1END1)
D ARCVAL(C0,W2MID2)

TOP.XI376.MC07 NONE 19 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,F5)
B ARCVAL(C0,N2MID2)
C ARCVAL(C0,S1END1)
D ARCVAL(C0,W2END3)

TOP.XI376.MC15 NONE 19 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E2END3)
B ARCVAL(C1,LOCAL2)
C ARCVAL(C1,W1END1)
D ARCVAL(C1,W2MID2)

TOP.XI372.MC15 NONE 19 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E2END1)
B ARCVAL(A7,LOCAL4)
C ARCVAL(A7,W1END0)
D ARCVAL(A7,W2MID0)

TOP.XI372.MC07 NONE 19 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,F1)
B ARCVAL(A6,N2MID0)
C ARCVAL(A6,S1END0)
D ARCVAL(A6,W2END1)

TOP.XI372.MC05 NONE 19 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E2END1)
B ARCVAL(A6,LOCAL4)
C ARCVAL(A6,W1END0)
D ARCVAL(A6,W2MID0)

TOP.XI371.MC05 NONE 19 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E2END1)
B ARCVAL(B4,LOCAL4)
C ARCVAL(B4,W1END0)
D ARCVAL(B4,W2MID0)

TOP.XI371.MC07 NONE 19 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,F1)
B ARCVAL(B4,N2MID0)
C ARCVAL(B4,S1END0)
D ARCVAL(B4,W2END1)

TOP.XI371.MC15 NONE 19 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E2END1)
B ARCVAL(B5,LOCAL4)
C ARCVAL(B5,W1END0)
D ARCVAL(B5,W2MID0)

TOP.XI373.MC15 NONE 19 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E2END1)
B ARCVAL(D1,LOCAL4)
C ARCVAL(D1,W1END0)
D ARCVAL(D1,W2MID0)

TOP.XI373.MC07 NONE 19 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,F6)
B ARCVAL(D0,N2MID0)
C ARCVAL(D0,S1END0)
D ARCVAL(D0,W2END1)

TOP.XI373.MC05 NONE 19 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E2END1)
B ARCVAL(D0,LOCAL4)
C ARCVAL(D0,W1END0)
D ARCVAL(D0,W2MID0)

TOP.XI374.MC05 NONE 19 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E2END1)
B ARCVAL(C2,LOCAL4)
C ARCVAL(C2,W1END0)
D ARCVAL(C2,W2MID0)

TOP.XI374.MC07 NONE 19 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,F6)
B ARCVAL(C2,N2MID0)
C ARCVAL(C2,S1END0)
D ARCVAL(C2,W2END1)

TOP.XI374.MC15 NONE 19 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E2END1)
B ARCVAL(C3,LOCAL4)
C ARCVAL(C3,W1END0)
D ARCVAL(C3,W2MID0)

TOP.XI385.MC14 NONE 20 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E1END3)
B ARCVAL(D7,E2END6)
C ARCVAL(D7,E2MID7)
D ARCVAL(D7,S2END7)

TOP.XI385.MC17 NONE 20 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,F0)
B ARCVAL(D7,N2MID6)
C ARCVAL(D7,S1END3)
D ARCVAL(D7,W2END7)

TOP.XI385.MC04 NONE 20 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E1END3)
B ARCVAL(D6,E2END6)
C ARCVAL(D6,E2MID7)
D ARCVAL(D6,S2END7)

TOP.XI386.MC04 NONE 20 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E1END3)
B ARCVAL(C4,E2END6)
C ARCVAL(C4,E2MID7)
D ARCVAL(C4,S2END7)

TOP.XI386.MC17 NONE 20 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,F0)
B ARCVAL(C5,N2MID6)
C ARCVAL(C5,S1END3)
D ARCVAL(C5,W2END7)

TOP.XI386.MC14 NONE 20 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E1END3)
B ARCVAL(C5,E2END6)
C ARCVAL(C5,E2MID7)
D ARCVAL(C5,S2END7)

TOP.XI383.MC14 NONE 20 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E1END3)
B ARCVAL(A1,E2END6)
C ARCVAL(A1,E2MID7)
D ARCVAL(A1,S2END7)

TOP.XI383.MC17 NONE 20 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,F7)
B ARCVAL(A1,N2MID6)
C ARCVAL(A1,S1END3)
D ARCVAL(A1,W2END7)

TOP.XI383.MC04 NONE 20 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E1END3)
B ARCVAL(A0,E2END6)
C ARCVAL(A0,E2MID7)
D ARCVAL(A0,S2END7)

TOP.XI384.MC04 NONE 20 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E1END3)
B ARCVAL(B2,E2END6)
C ARCVAL(B2,E2MID7)
D ARCVAL(B2,S2END7)

TOP.XI384.MC17 NONE 20 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,F7)
B ARCVAL(B3,N2MID6)
C ARCVAL(B3,S1END3)
D ARCVAL(B3,W2END7)

TOP.XI384.MC14 NONE 20 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E1END3)
B ARCVAL(B3,E2END6)
C ARCVAL(B3,E2MID7)
D ARCVAL(B3,S2END7)

TOP.XI381.MC14 NONE 20 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,E1END2)
B ARCVAL(D4,E2END4)
C ARCVAL(D4,E2MID5)
D ARCVAL(D4,S2END5)

TOP.XI381.MC17 NONE 20 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,F2)
B ARCVAL(D4,N2MID4)
C ARCVAL(D4,S1END2)
D ARCVAL(D4,W2END5)

TOP.XI381.MC04 NONE 20 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,E1END2)
B ARCVAL(D5,E2END4)
C ARCVAL(D5,E2MID5)
D ARCVAL(D5,S2END5)

TOP.XI382.MC04 NONE 20 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E1END2)
B ARCVAL(C6,E2END4)
C ARCVAL(C6,E2MID5)
D ARCVAL(C6,S2END5)

TOP.XI382.MC17 NONE 20 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,F2)
B ARCVAL(C7,N2MID4)
C ARCVAL(C7,S1END2)
D ARCVAL(C7,W2END5)

TOP.XI382.MC14 NONE 20 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E1END2)
B ARCVAL(C7,E2END4)
C ARCVAL(C7,E2MID5)
D ARCVAL(C7,S2END5)

TOP.XI380.MC14 NONE 20 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,E1END2)
B ARCVAL(A3,E2END4)
C ARCVAL(A3,E2MID5)
D ARCVAL(A3,S2END5)

TOP.XI380.MC17 NONE 20 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,F4)
B ARCVAL(A3,N2MID4)
C ARCVAL(A3,S1END2)
D ARCVAL(A3,W2END5)

TOP.XI380.MC04 NONE 20 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,E1END2)
B ARCVAL(A2,E2END4)
C ARCVAL(A2,E2MID5)
D ARCVAL(A2,S2END5)

TOP.XI379.MC04 NONE 20 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E1END2)
B ARCVAL(B0,E2END4)
C ARCVAL(B0,E2MID5)
D ARCVAL(B0,S2END5)

TOP.XI379.MC17 NONE 20 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,F4)
B ARCVAL(B1,N2MID4)
C ARCVAL(B1,S1END2)
D ARCVAL(B1,W2END5)

TOP.XI379.MC14 NONE 20 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E1END2)
B ARCVAL(B1,E2END4)
C ARCVAL(B1,E2MID5)
D ARCVAL(B1,S2END5)

TOP.XI389.MC14 NONE 20 24 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,E2MID3)
B ARCVAL(E7,S2END3)
C ARCVAL(E7,S2MID4)

TOP.XI389.MC07 NONE 20 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E5,E1END2)
B ARCVAL(E5,LOCAL3)
C ARCVAL(E5,W2END3)
D ARCVAL(E5,W2MID4)

TOP.XI389.MC04 NONE 20 26 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,E2MID3)
B ARCVAL(E5,S2END3)
C ARCVAL(E5,S2MID4)

TOP.XI390.MC04 NONE 20 27 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E4,E2MID3)
B ARCVAL(E4,S2END3)
C ARCVAL(E4,S2MID4)

TOP.XI390.MC07 NONE 20 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,E1END1)
B ARCVAL(E4,LOCAL6)
C ARCVAL(E4,W2END3)
D ARCVAL(E4,W2MID4)

TOP.XI390.MC14 NONE 20 29 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E6,E2MID3)
B ARCVAL(E6,S2END3)
C ARCVAL(E6,S2MID4)

TOP.XI377.MC14 NONE 20 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,E1END1)
B ARCVAL(A4,E2END2)
C ARCVAL(A4,E2MID3)
D ARCVAL(A4,S2END3)

TOP.XI377.MC17 NONE 20 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,F3)
B ARCVAL(A4,N2MID2)
C ARCVAL(A4,S1END1)
D ARCVAL(A4,W2END3)

TOP.XI377.MC04 NONE 20 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,E1END1)
B ARCVAL(A5,E2END2)
C ARCVAL(A5,E2MID3)
D ARCVAL(A5,S2END3)

TOP.XI378.MC04 NONE 20 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E1END1)
B ARCVAL(B6,E2END2)
C ARCVAL(B6,E2MID3)
D ARCVAL(B6,S2END3)

TOP.XI378.MC17 NONE 20 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,F3)
B ARCVAL(B7,N2MID2)
C ARCVAL(B7,S1END1)
D ARCVAL(B7,W2END3)

TOP.XI378.MC14 NONE 20 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E1END1)
B ARCVAL(B7,E2END2)
C ARCVAL(B7,E2MID3)
D ARCVAL(B7,S2END3)

TOP.XI375.MC14 NONE 20 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,E1END1)
B ARCVAL(D3,E2END2)
C ARCVAL(D3,E2MID3)
D ARCVAL(D3,S2END3)

TOP.XI375.MC17 NONE 20 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,F5)
B ARCVAL(D3,N2MID2)
C ARCVAL(D3,S1END1)
D ARCVAL(D3,W2END3)

TOP.XI375.MC04 NONE 20 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,E1END1)
B ARCVAL(D2,E2END2)
C ARCVAL(D2,E2MID3)
D ARCVAL(D2,S2END3)

TOP.XI376.MC04 NONE 20 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E1END1)
B ARCVAL(C0,E2END2)
C ARCVAL(C0,E2MID3)
D ARCVAL(C0,S2END3)

TOP.XI376.MC17 NONE 20 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,F5)
B ARCVAL(C1,N2MID2)
C ARCVAL(C1,S1END1)
D ARCVAL(C1,W2END3)

TOP.XI376.MC14 NONE 20 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E1END1)
B ARCVAL(C1,E2END2)
C ARCVAL(C1,E2MID3)
D ARCVAL(C1,S2END3)

TOP.XI372.MC14 NONE 20 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E1END0)
B ARCVAL(A7,E2END0)
C ARCVAL(A7,E2MID1)
D ARCVAL(A7,S2END1)

TOP.XI372.MC17 NONE 20 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,F1)
B ARCVAL(A7,N2MID0)
C ARCVAL(A7,S1END0)
D ARCVAL(A7,W2END1)

TOP.XI372.MC04 NONE 20 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E1END0)
B ARCVAL(A6,E2END0)
C ARCVAL(A6,E2MID1)
D ARCVAL(A6,S2END1)

TOP.XI371.MC04 NONE 20 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E1END0)
B ARCVAL(B4,E2END0)
C ARCVAL(B4,E2MID1)
D ARCVAL(B4,S2END1)

TOP.XI371.MC17 NONE 20 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,F1)
B ARCVAL(B5,N2MID0)
C ARCVAL(B5,S1END0)
D ARCVAL(B5,W2END1)

TOP.XI371.MC14 NONE 20 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E1END0)
B ARCVAL(B5,E2END0)
C ARCVAL(B5,E2MID1)
D ARCVAL(B5,S2END1)

TOP.XI373.MC14 NONE 20 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E1END0)
B ARCVAL(D1,E2END0)
C ARCVAL(D1,E2MID1)
D ARCVAL(D1,S2END1)

TOP.XI373.MC17 NONE 20 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,F6)
B ARCVAL(D1,N2MID0)
C ARCVAL(D1,S1END0)
D ARCVAL(D1,W2END1)

TOP.XI373.MC04 NONE 20 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E1END0)
B ARCVAL(D0,E2END0)
C ARCVAL(D0,E2MID1)
D ARCVAL(D0,S2END1)

TOP.XI374.MC04 NONE 20 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E1END0)
B ARCVAL(C2,E2END0)
C ARCVAL(C2,E2MID1)
D ARCVAL(C2,S2END1)

TOP.XI374.MC17 NONE 20 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,F6)
B ARCVAL(C3,N2MID0)
C ARCVAL(C3,S1END0)
D ARCVAL(C3,W2END1)

TOP.XI374.MC14 NONE 20 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E1END0)
B ARCVAL(C3,E2END0)
C ARCVAL(C3,E2MID1)
D ARCVAL(C3,S2END1)

TOP.XI385.MC03 NONE 21 0 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,F0)
B ARCVAL(D6,F7)
C ARCVAL(D6,FX7)
D ARCVAL(D6,GND)
E ARCVAL(D6,LOCAL0)
F ARCVAL(D6,LOCAL1)
G ARCVAL(D6,Q0)
H ARCVAL(D6,S2END7)

TOP.XI385.MC01 NONE 21 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,E2END6)
B ARCVAL(D6,N2END6)
C ARCVAL(D6,N2MID6)
D ARCVAL(D6,S2END6)
E ARCVAL(D6,S2MID6)
F ARCVAL(D6,W2END6)
G ARCVAL(D6,W2MID6)
H ARCVAL(D6,W6MID7)

TOP.XI385.MC00 NONE 21 2 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,E1END1)
B ARCVAL(D6,E1END3)
C ARCVAL(D6,E2MID6)
D ARCVAL(D6,N1END3)
E ARCVAL(D6,S1END3)
F ARCVAL(D6,S6MID7)
G ARCVAL(D6,W1END1)
H ARCVAL(D6,W1END3)

TOP.XI386.MC00 NONE 21 3 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,E1END1)
B ARCVAL(C4,E1END3)
C ARCVAL(C4,E2MID6)
D ARCVAL(C4,N1END3)
E ARCVAL(C4,N6MID7)
F ARCVAL(C4,S1END3)
G ARCVAL(C4,W1END1)
H ARCVAL(C4,W1END3)

TOP.XI386.MC01 NONE 21 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,E2END6)
B ARCVAL(C4,E6MID7)
C ARCVAL(C4,N2END6)
D ARCVAL(C4,N2MID6)
E ARCVAL(C4,S2END6)
F ARCVAL(C4,S2MID6)
G ARCVAL(C4,W2END6)
H ARCVAL(C4,W2MID6)

TOP.XI386.MC03 NONE 21 5 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,F0)
B ARCVAL(C4,F7)
C ARCVAL(C4,FX6)
D ARCVAL(C4,GND)
E ARCVAL(C4,LOCAL0)
F ARCVAL(C4,LOCAL1)
G ARCVAL(C4,Q0)
H ARCVAL(C4,S2END7)

TOP.XI383.MC03 NONE 21 6 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,F7)
B ARCVAL(A0,FX2)
C ARCVAL(A0,FX4)
D ARCVAL(A0,GND)
E ARCVAL(A0,LOCAL0)
F ARCVAL(A0,LOCAL1)
G ARCVAL(A0,Q7)
H ARCVAL(A0,S2END7)

TOP.XI383.MC01 NONE 21 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,E2END6)
B ARCVAL(A0,N2END6)
C ARCVAL(A0,N2MID6)
D ARCVAL(A0,S2END6)
E ARCVAL(A0,S2MID6)
F ARCVAL(A0,W2END6)
G ARCVAL(A0,W2MID6)
H ARCVAL(A0,W6MID6)

TOP.XI383.MC00 NONE 21 8 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,E1END1)
B ARCVAL(A0,E1END3)
C ARCVAL(A0,E2MID6)
D ARCVAL(A0,N1END3)
E ARCVAL(A0,S1END3)
F ARCVAL(A0,S6MID6)
G ARCVAL(A0,W1END1)
H ARCVAL(A0,W1END3)

TOP.XI384.MC00 NONE 21 9 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,E1END1)
B ARCVAL(B2,E1END3)
C ARCVAL(B2,E2MID6)
D ARCVAL(B2,N1END3)
E ARCVAL(B2,N6MID6)
F ARCVAL(B2,S1END3)
G ARCVAL(B2,W1END1)
H ARCVAL(B2,W1END3)

TOP.XI384.MC01 NONE 21 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,E2END6)
B ARCVAL(B2,E6MID6)
C ARCVAL(B2,N2END6)
D ARCVAL(B2,N2MID6)
E ARCVAL(B2,S2END6)
F ARCVAL(B2,S2MID6)
G ARCVAL(B2,W2END6)
H ARCVAL(B2,W2MID6)

TOP.XI384.MC03 NONE 21 11 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,F0)
B ARCVAL(B2,F7)
C ARCVAL(B2,FX5)
D ARCVAL(B2,GND)
E ARCVAL(B2,LOCAL0)
F ARCVAL(B2,LOCAL1)
G ARCVAL(B2,Q7)
H ARCVAL(B2,S2END7)

TOP.XI381.MC03 NONE 21 12 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,F2)
B ARCVAL(D5,F4)
C ARCVAL(D5,FX7)
D ARCVAL(D5,GND)
E ARCVAL(D5,LOCAL6)
F ARCVAL(D5,LOCAL7)
G ARCVAL(D5,Q2)
H ARCVAL(D5,S2END5)

TOP.XI381.MC01 NONE 21 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,E2END4)
B ARCVAL(D5,N2END4)
C ARCVAL(D5,N2MID4)
D ARCVAL(D5,S2END4)
E ARCVAL(D5,S2MID4)
F ARCVAL(D5,W2END4)
G ARCVAL(D5,W2MID4)
H ARCVAL(D5,W6MID5)

TOP.XI381.MC00 NONE 21 14 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,E1END2)
B ARCVAL(D5,E2MID4)
C ARCVAL(D5,N1END0)
D ARCVAL(D5,N1END2)
E ARCVAL(D5,S1END0)
F ARCVAL(D5,S1END2)
G ARCVAL(D5,S6MID5)
H ARCVAL(D5,W1END2)

TOP.XI382.MC00 NONE 21 15 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,E1END2)
B ARCVAL(C6,E2MID4)
C ARCVAL(C6,N1END0)
D ARCVAL(C6,N1END2)
E ARCVAL(C6,N6MID5)
F ARCVAL(C6,S1END0)
G ARCVAL(C6,S1END2)
H ARCVAL(C6,W1END2)

TOP.XI382.MC01 NONE 21 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,E2END4)
B ARCVAL(C6,E6MID5)
C ARCVAL(C6,N2END4)
D ARCVAL(C6,N2MID4)
E ARCVAL(C6,S2END4)
F ARCVAL(C6,S2MID4)
G ARCVAL(C6,W2END4)
H ARCVAL(C6,W2MID4)

TOP.XI382.MC03 NONE 21 17 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,F2)
B ARCVAL(C6,F4)
C ARCVAL(C6,FX6)
D ARCVAL(C6,GND)
E ARCVAL(C6,LOCAL6)
F ARCVAL(C6,LOCAL7)
G ARCVAL(C6,Q2)
H ARCVAL(C6,S2END5)

TOP.XI380.MC03 NONE 21 18 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,F4)
B ARCVAL(A2,FX1)
C ARCVAL(A2,FX4)
D ARCVAL(A2,GND)
E ARCVAL(A2,LOCAL6)
F ARCVAL(A2,LOCAL7)
G ARCVAL(A2,Q4)
H ARCVAL(A2,S2END5)

TOP.XI380.MC01 NONE 21 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,E2END4)
B ARCVAL(A2,N2END4)
C ARCVAL(A2,N2MID4)
D ARCVAL(A2,S2END4)
E ARCVAL(A2,S2MID4)
F ARCVAL(A2,W2END4)
G ARCVAL(A2,W2MID4)
H ARCVAL(A2,W6MID4)

TOP.XI380.MC00 NONE 21 20 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,E1END2)
B ARCVAL(A2,E2MID4)
C ARCVAL(A2,N1END0)
D ARCVAL(A2,N1END2)
E ARCVAL(A2,S1END0)
F ARCVAL(A2,S1END2)
G ARCVAL(A2,S6MID4)
H ARCVAL(A2,W1END2)

TOP.XI379.MC00 NONE 21 21 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,E1END2)
B ARCVAL(B0,E2MID4)
C ARCVAL(B0,N1END0)
D ARCVAL(B0,N1END2)
E ARCVAL(B0,N6MID4)
F ARCVAL(B0,S1END0)
G ARCVAL(B0,S1END2)
H ARCVAL(B0,W1END2)

TOP.XI379.MC01 NONE 21 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,E2END4)
B ARCVAL(B0,E6MID4)
C ARCVAL(B0,N2END4)
D ARCVAL(B0,N2MID4)
E ARCVAL(B0,S2END4)
F ARCVAL(B0,S2MID4)
G ARCVAL(B0,W2END4)
H ARCVAL(B0,W2MID4)

TOP.XI379.MC03 NONE 21 23 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,F2)
B ARCVAL(B0,F4)
C ARCVAL(B0,FX5)
D ARCVAL(B0,GND)
E ARCVAL(B0,LOCAL6)
F ARCVAL(B0,LOCAL7)
G ARCVAL(B0,Q4)
H ARCVAL(B0,S2END5)

TOP.XI389.MC03 NONE 21 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E5,E1END2)
B ARCVAL(E5,GND)
C ARCVAL(E5,N1END2)
D ARCVAL(E5,S1END2)
E ARCVAL(E5,W1END2)

TOP.XI389.MC01 NONE 21 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E5,E2END4)
B ARCVAL(E5,E2MID4)
C ARCVAL(E5,N2END4)
D ARCVAL(E5,N2MID4)
E ARCVAL(E5,S2END3)
F ARCVAL(E5,W2END4)
G ARCVAL(E5,W2MID4)

TOP.XI389.MC00 NONE 21 26 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E5,E2END3)
B ARCVAL(E5,E2MID3)
C ARCVAL(E5,N2END3)
D ARCVAL(E5,N2MID3)
E ARCVAL(E5,S2MID3)
F ARCVAL(E5,W2END3)
G ARCVAL(E5,W2MID3)

TOP.XI390.MC00 NONE 21 27 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E4,E2END3)
B ARCVAL(E4,E2MID3)
C ARCVAL(E4,N2END3)
D ARCVAL(E4,N2MID3)
E ARCVAL(E4,S2MID3)
F ARCVAL(E4,W2END3)
G ARCVAL(E4,W2MID3)

TOP.XI390.MC01 NONE 21 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E4,E2END4)
B ARCVAL(E4,E2MID4)
C ARCVAL(E4,N2END4)
D ARCVAL(E4,N2MID4)
E ARCVAL(E4,S2END3)
F ARCVAL(E4,W2END4)
G ARCVAL(E4,W2MID4)

TOP.XI390.MC03 NONE 21 29 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E4,CE0)
B ARCVAL(E4,E1END1)
C ARCVAL(E4,GND)
D ARCVAL(E4,N1END1)
E ARCVAL(E4,S1END1)
F ARCVAL(E4,W1END1)

TOP.XI377.MC03 NONE 21 30 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,F3)
B ARCVAL(A5,FX2)
C ARCVAL(A5,FX4)
D ARCVAL(A5,GND)
E ARCVAL(A5,LOCAL2)
F ARCVAL(A5,LOCAL3)
G ARCVAL(A5,Q3)
H ARCVAL(A5,S2END3)

TOP.XI377.MC01 NONE 21 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,E2END2)
B ARCVAL(A5,N2END2)
C ARCVAL(A5,N2MID2)
D ARCVAL(A5,S2END2)
E ARCVAL(A5,S2MID2)
F ARCVAL(A5,W2END2)
G ARCVAL(A5,W2MID2)
H ARCVAL(A5,W6MID3)

TOP.XI377.MC00 NONE 21 32 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,E1END1)
B ARCVAL(A5,E2MID2)
C ARCVAL(A5,N1END1)
D ARCVAL(A5,N1END3)
E ARCVAL(A5,S1END1)
F ARCVAL(A5,S1END3)
G ARCVAL(A5,S6MID3)
H ARCVAL(A5,W1END1)

TOP.XI378.MC00 NONE 21 33 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,E1END1)
B ARCVAL(B6,E2MID2)
C ARCVAL(B6,N1END1)
D ARCVAL(B6,N1END3)
E ARCVAL(B6,N6MID3)
F ARCVAL(B6,S1END1)
G ARCVAL(B6,S1END3)
H ARCVAL(B6,W1END1)

TOP.XI378.MC01 NONE 21 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,E2END2)
B ARCVAL(B6,E6MID3)
C ARCVAL(B6,N2END2)
D ARCVAL(B6,N2MID2)
E ARCVAL(B6,S2END2)
F ARCVAL(B6,S2MID2)
G ARCVAL(B6,W2END2)
H ARCVAL(B6,W2MID2)

TOP.XI378.MC03 NONE 21 35 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,F3)
B ARCVAL(B6,F5)
C ARCVAL(B6,FX5)
D ARCVAL(B6,GND)
E ARCVAL(B6,LOCAL2)
F ARCVAL(B6,LOCAL3)
G ARCVAL(B6,Q3)
H ARCVAL(B6,S2END3)

TOP.XI375.MC03 NONE 21 36 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,F3)
B ARCVAL(D2,F5)
C ARCVAL(D2,FX7)
D ARCVAL(D2,GND)
E ARCVAL(D2,LOCAL2)
F ARCVAL(D2,LOCAL3)
G ARCVAL(D2,Q5)
H ARCVAL(D2,S2END3)

TOP.XI375.MC01 NONE 21 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,E2END2)
B ARCVAL(D2,N2END2)
C ARCVAL(D2,N2MID2)
D ARCVAL(D2,S2END2)
E ARCVAL(D2,S2MID2)
F ARCVAL(D2,W2END2)
G ARCVAL(D2,W2MID2)
H ARCVAL(D2,W6MID2)

TOP.XI375.MC00 NONE 21 38 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,E1END1)
B ARCVAL(D2,E2MID2)
C ARCVAL(D2,N1END1)
D ARCVAL(D2,N1END3)
E ARCVAL(D2,S1END1)
F ARCVAL(D2,S1END3)
G ARCVAL(D2,S6MID2)
H ARCVAL(D2,W1END1)

TOP.XI376.MC00 NONE 21 39 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,E1END1)
B ARCVAL(C0,E2MID2)
C ARCVAL(C0,N1END1)
D ARCVAL(C0,N1END3)
E ARCVAL(C0,N6MID2)
F ARCVAL(C0,S1END1)
G ARCVAL(C0,S1END3)
H ARCVAL(C0,W1END1)

TOP.XI376.MC01 NONE 21 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,E2END2)
B ARCVAL(C0,E6MID2)
C ARCVAL(C0,N2END2)
D ARCVAL(C0,N2MID2)
E ARCVAL(C0,S2END2)
F ARCVAL(C0,S2MID2)
G ARCVAL(C0,W2END2)
H ARCVAL(C0,W2MID2)

TOP.XI376.MC03 NONE 21 41 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,F3)
B ARCVAL(C0,F5)
C ARCVAL(C0,FX6)
D ARCVAL(C0,GND)
E ARCVAL(C0,LOCAL2)
F ARCVAL(C0,LOCAL3)
G ARCVAL(C0,Q5)
H ARCVAL(C0,S2END3)

TOP.XI372.MC03 NONE 21 42 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,F1)
B ARCVAL(A6,FX1)
C ARCVAL(A6,FX4)
D ARCVAL(A6,GND)
E ARCVAL(A6,LOCAL4)
F ARCVAL(A6,LOCAL5)
G ARCVAL(A6,Q1)
H ARCVAL(A6,S2END1)

TOP.XI372.MC01 NONE 21 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,E2END0)
B ARCVAL(A6,N2END0)
C ARCVAL(A6,N2MID0)
D ARCVAL(A6,S2END0)
E ARCVAL(A6,S2MID0)
F ARCVAL(A6,W2END0)
G ARCVAL(A6,W2MID0)
H ARCVAL(A6,W6MID1)

TOP.XI372.MC00 NONE 21 44 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,E1END0)
B ARCVAL(A6,E1END2)
C ARCVAL(A6,E2MID0)
D ARCVAL(A6,N1END0)
E ARCVAL(A6,S1END0)
F ARCVAL(A6,S6MID1)
G ARCVAL(A6,W1END0)
H ARCVAL(A6,W1END2)

TOP.XI371.MC00 NONE 21 45 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,E1END0)
B ARCVAL(B4,E1END2)
C ARCVAL(B4,E2MID0)
D ARCVAL(B4,N1END0)
E ARCVAL(B4,N6MID1)
F ARCVAL(B4,S1END0)
G ARCVAL(B4,W1END0)
H ARCVAL(B4,W1END2)

TOP.XI371.MC01 NONE 21 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,E2END0)
B ARCVAL(B4,E6MID1)
C ARCVAL(B4,N2END0)
D ARCVAL(B4,N2MID0)
E ARCVAL(B4,S2END0)
F ARCVAL(B4,S2MID0)
G ARCVAL(B4,W2END0)
H ARCVAL(B4,W2MID0)

TOP.XI371.MC03 NONE 21 47 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,F1)
B ARCVAL(B4,F6)
C ARCVAL(B4,FX5)
D ARCVAL(B4,GND)
E ARCVAL(B4,LOCAL4)
F ARCVAL(B4,LOCAL5)
G ARCVAL(B4,Q1)
H ARCVAL(B4,S2END1)

TOP.XI373.MC03 NONE 21 48 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,F1)
B ARCVAL(D0,F6)
C ARCVAL(D0,FX7)
D ARCVAL(D0,GND)
E ARCVAL(D0,LOCAL4)
F ARCVAL(D0,LOCAL5)
G ARCVAL(D0,Q6)
H ARCVAL(D0,S2END1)

TOP.XI373.MC01 NONE 21 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,E2END0)
B ARCVAL(D0,N2END0)
C ARCVAL(D0,N2MID0)
D ARCVAL(D0,S2END0)
E ARCVAL(D0,S2MID0)
F ARCVAL(D0,W2END0)
G ARCVAL(D0,W2MID0)
H ARCVAL(D0,W6MID0)

TOP.XI373.MC00 NONE 21 50 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,E1END0)
B ARCVAL(D0,E1END2)
C ARCVAL(D0,E2MID0)
D ARCVAL(D0,N1END0)
E ARCVAL(D0,S1END0)
F ARCVAL(D0,S6MID0)
G ARCVAL(D0,W1END0)
H ARCVAL(D0,W1END2)

TOP.XI374.MC00 NONE 21 51 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,E1END0)
B ARCVAL(C2,E1END2)
C ARCVAL(C2,E2MID0)
D ARCVAL(C2,N1END0)
E ARCVAL(C2,N6MID0)
F ARCVAL(C2,S1END0)
G ARCVAL(C2,W1END0)
H ARCVAL(C2,W1END2)

TOP.XI374.MC01 NONE 21 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,E2END0)
B ARCVAL(C2,E6MID0)
C ARCVAL(C2,N2END0)
D ARCVAL(C2,N2MID0)
E ARCVAL(C2,S2END0)
F ARCVAL(C2,S2MID0)
G ARCVAL(C2,W2END0)
H ARCVAL(C2,W2MID0)

TOP.XI374.MC03 NONE 21 53 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,F1)
B ARCVAL(C2,F6)
C ARCVAL(C2,FX6)
D ARCVAL(C2,GND)
E ARCVAL(C2,LOCAL4)
F ARCVAL(C2,LOCAL5)
G ARCVAL(C2,Q6)
H ARCVAL(C2,S2END1)

TOP.XI385.MC13 NONE 22 0 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,F0)
B ARCVAL(D7,FX3)
C ARCVAL(D7,FX7)
D ARCVAL(D7,GND)
E ARCVAL(D7,LOCAL0)
F ARCVAL(D7,LOCAL1)
G ARCVAL(D7,Q0)
H ARCVAL(D7,S2END7)

TOP.XI385.MC11 NONE 22 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,E2END6)
B ARCVAL(D7,N2END6)
C ARCVAL(D7,N2MID6)
D ARCVAL(D7,S2END6)
E ARCVAL(D7,S2MID6)
F ARCVAL(D7,W2END6)
G ARCVAL(D7,W2MID6)
H ARCVAL(D7,W6MID7)

TOP.XI385.MC08 NONE 22 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,N2END6)
B ARCVAL(D6,N2MID7)
C ARCVAL(D6,Q0)
D ARCVAL(D6,W1END1)

TOP.XI386.MC08 NONE 22 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,N2END6)
B ARCVAL(C4,N2MID7)
C ARCVAL(C4,Q0)
D ARCVAL(C4,W1END1)

TOP.XI386.MC11 NONE 22 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,E2END6)
B ARCVAL(C5,E6MID7)
C ARCVAL(C5,N2END6)
D ARCVAL(C5,N2MID6)
E ARCVAL(C5,S2END6)
F ARCVAL(C5,S2MID6)
G ARCVAL(C5,W2END6)
H ARCVAL(C5,W2MID6)

TOP.XI386.MC13 NONE 22 5 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,F0)
B ARCVAL(C5,F7)
C ARCVAL(C5,FX6)
D ARCVAL(C5,GND)
E ARCVAL(C5,LOCAL0)
F ARCVAL(C5,LOCAL1)
G ARCVAL(C5,Q0)
H ARCVAL(C5,S2END7)

TOP.XI383.MC13 NONE 22 6 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,F0)
B ARCVAL(A1,F7)
C ARCVAL(A1,FX4)
D ARCVAL(A1,GND)
E ARCVAL(A1,LOCAL0)
F ARCVAL(A1,LOCAL1)
G ARCVAL(A1,Q7)
H ARCVAL(A1,S2END7)

TOP.XI383.MC11 NONE 22 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,E2END6)
B ARCVAL(A1,N2END6)
C ARCVAL(A1,N2MID6)
D ARCVAL(A1,S2END6)
E ARCVAL(A1,S2MID6)
F ARCVAL(A1,W2END6)
G ARCVAL(A1,W2MID6)
H ARCVAL(A1,W6MID6)

TOP.XI383.MC08 NONE 22 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,N2END6)
B ARCVAL(A0,N2MID7)
C ARCVAL(A0,Q7)
D ARCVAL(A0,W1END1)

TOP.XI384.MC08 NONE 22 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,N2END6)
B ARCVAL(B2,N2MID7)
C ARCVAL(B2,Q7)
D ARCVAL(B2,W1END1)

TOP.XI384.MC11 NONE 22 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,E2END6)
B ARCVAL(B3,E6MID6)
C ARCVAL(B3,N2END6)
D ARCVAL(B3,N2MID6)
E ARCVAL(B3,S2END6)
F ARCVAL(B3,S2MID6)
G ARCVAL(B3,W2END6)
H ARCVAL(B3,W2MID6)

TOP.XI384.MC13 NONE 22 11 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,F0)
B ARCVAL(B3,F7)
C ARCVAL(B3,FX5)
D ARCVAL(B3,GND)
E ARCVAL(B3,LOCAL0)
F ARCVAL(B3,LOCAL1)
G ARCVAL(B3,Q7)
H ARCVAL(B3,S2END7)

TOP.XI381.MC13 NONE 22 12 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,F2)
B ARCVAL(D4,FX0)
C ARCVAL(D4,FX7)
D ARCVAL(D4,GND)
E ARCVAL(D4,LOCAL6)
F ARCVAL(D4,LOCAL7)
G ARCVAL(D4,Q2)
H ARCVAL(D4,S2END5)

TOP.XI381.MC11 NONE 22 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,E2END4)
B ARCVAL(D4,N2END4)
C ARCVAL(D4,N2MID4)
D ARCVAL(D4,S2END4)
E ARCVAL(D4,S2MID4)
F ARCVAL(D4,W2END4)
G ARCVAL(D4,W2MID4)
H ARCVAL(D4,W6MID5)

TOP.XI381.MC08 NONE 22 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,N1END0)
B ARCVAL(D5,N2END4)
C ARCVAL(D5,N2MID5)
D ARCVAL(D5,Q2)

TOP.XI382.MC08 NONE 22 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,N1END0)
B ARCVAL(C6,N2END4)
C ARCVAL(C6,N2MID5)
D ARCVAL(C6,Q2)

TOP.XI382.MC11 NONE 22 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,E2END4)
B ARCVAL(C7,E6MID5)
C ARCVAL(C7,N2END4)
D ARCVAL(C7,N2MID4)
E ARCVAL(C7,S2END4)
F ARCVAL(C7,S2MID4)
G ARCVAL(C7,W2END4)
H ARCVAL(C7,W2MID4)

TOP.XI382.MC13 NONE 22 17 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,F2)
B ARCVAL(C7,F4)
C ARCVAL(C7,FX6)
D ARCVAL(C7,GND)
E ARCVAL(C7,LOCAL6)
F ARCVAL(C7,LOCAL7)
G ARCVAL(C7,Q2)
H ARCVAL(C7,S2END5)

TOP.XI380.MC13 NONE 22 18 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,F2)
B ARCVAL(A3,F4)
C ARCVAL(A3,FX4)
D ARCVAL(A3,GND)
E ARCVAL(A3,LOCAL6)
F ARCVAL(A3,LOCAL7)
G ARCVAL(A3,Q4)
H ARCVAL(A3,S2END5)

TOP.XI380.MC11 NONE 22 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,E2END4)
B ARCVAL(A3,N2END4)
C ARCVAL(A3,N2MID4)
D ARCVAL(A3,S2END4)
E ARCVAL(A3,S2MID4)
F ARCVAL(A3,W2END4)
G ARCVAL(A3,W2MID4)
H ARCVAL(A3,W6MID4)

TOP.XI380.MC08 NONE 22 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,N1END0)
B ARCVAL(A2,N2END4)
C ARCVAL(A2,N2MID5)
D ARCVAL(A2,Q4)

TOP.XI379.MC08 NONE 22 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,N1END0)
B ARCVAL(B0,N2END4)
C ARCVAL(B0,N2MID5)
D ARCVAL(B0,Q4)

TOP.XI379.MC11 NONE 22 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,E2END4)
B ARCVAL(B1,E6MID4)
C ARCVAL(B1,N2END4)
D ARCVAL(B1,N2MID4)
E ARCVAL(B1,S2END4)
F ARCVAL(B1,S2MID4)
G ARCVAL(B1,W2END4)
H ARCVAL(B1,W2MID4)

TOP.XI379.MC13 NONE 22 23 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,F2)
B ARCVAL(B1,F4)
C ARCVAL(B1,FX5)
D ARCVAL(B1,GND)
E ARCVAL(B1,LOCAL6)
F ARCVAL(B1,LOCAL7)
G ARCVAL(B1,Q4)
H ARCVAL(B1,S2END5)

TOP.XI389.MC13 NONE 22 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E7,E1END2)
B ARCVAL(E7,GND)
C ARCVAL(E7,N1END2)
D ARCVAL(E7,S1END2)
E ARCVAL(E7,W1END2)

TOP.XI389.MC12 NONE 22 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E7,FX3)
B ARCVAL(E7,LOCAL1)
C ARCVAL(E7,LOCAL3)
D ARCVAL(E7,S2END4)
E ARCVAL(E7,S2MID4)

TOP.XI389.MC09 NONE 22 26 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,N1END2)
B ARCVAL(E5,N2END3)
C ARCVAL(E5,N2MID4)

TOP.XI390.MC09 NONE 22 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,N1END1)
B ARCVAL(E4,N2END3)
C ARCVAL(E4,N2MID4)
D ARCVAL(E4,SR0)

TOP.XI390.MC12 NONE 22 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E6,CE2)
B ARCVAL(E6,FX3)
C ARCVAL(E6,LOCAL4)
D ARCVAL(E6,LOCAL6)
E ARCVAL(E6,S2END4)
F ARCVAL(E6,S2MID4)
G ARCVAL(E6,SR0)

TOP.XI390.MC13 NONE 22 29 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E6,CE0)
B ARCVAL(E6,E1END1)
C ARCVAL(E6,GND)
D ARCVAL(E6,N1END1)
E ARCVAL(E6,S1END1)
F ARCVAL(E6,W1END1)

TOP.XI377.MC13 NONE 22 30 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,F3)
B ARCVAL(A4,F5)
C ARCVAL(A4,FX4)
D ARCVAL(A4,GND)
E ARCVAL(A4,LOCAL2)
F ARCVAL(A4,LOCAL3)
G ARCVAL(A4,Q3)
H ARCVAL(A4,S2END3)

TOP.XI377.MC11 NONE 22 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,E2END2)
B ARCVAL(A4,N2END2)
C ARCVAL(A4,N2MID2)
D ARCVAL(A4,S2END2)
E ARCVAL(A4,S2MID2)
F ARCVAL(A4,W2END2)
G ARCVAL(A4,W2MID2)
H ARCVAL(A4,W6MID3)

TOP.XI377.MC08 NONE 22 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,N2END2)
B ARCVAL(A5,N2MID3)
C ARCVAL(A5,Q3)
D ARCVAL(A5,S1END3)

TOP.XI378.MC08 NONE 22 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,N2END2)
B ARCVAL(B6,N2MID3)
C ARCVAL(B6,Q3)
D ARCVAL(B6,S1END3)

TOP.XI378.MC11 NONE 22 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,E2END2)
B ARCVAL(B7,E6MID3)
C ARCVAL(B7,N2END2)
D ARCVAL(B7,N2MID2)
E ARCVAL(B7,S2END2)
F ARCVAL(B7,S2MID2)
G ARCVAL(B7,W2END2)
H ARCVAL(B7,W2MID2)

TOP.XI378.MC13 NONE 22 35 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,F3)
B ARCVAL(B7,F5)
C ARCVAL(B7,FX5)
D ARCVAL(B7,GND)
E ARCVAL(B7,LOCAL2)
F ARCVAL(B7,LOCAL3)
G ARCVAL(B7,Q3)
H ARCVAL(B7,S2END3)

TOP.XI375.MC13 NONE 22 36 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,F5)
B ARCVAL(D3,FX0)
C ARCVAL(D3,FX7)
D ARCVAL(D3,GND)
E ARCVAL(D3,LOCAL2)
F ARCVAL(D3,LOCAL3)
G ARCVAL(D3,Q5)
H ARCVAL(D3,S2END3)

TOP.XI375.MC11 NONE 22 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,E2END2)
B ARCVAL(D3,N2END2)
C ARCVAL(D3,N2MID2)
D ARCVAL(D3,S2END2)
E ARCVAL(D3,S2MID2)
F ARCVAL(D3,W2END2)
G ARCVAL(D3,W2MID2)
H ARCVAL(D3,W6MID2)

TOP.XI375.MC08 NONE 22 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,N2END2)
B ARCVAL(D2,N2MID3)
C ARCVAL(D2,Q5)
D ARCVAL(D2,S1END3)

TOP.XI376.MC08 NONE 22 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,N2END2)
B ARCVAL(C0,N2MID3)
C ARCVAL(C0,Q5)
D ARCVAL(C0,S1END3)

TOP.XI376.MC11 NONE 22 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,E2END2)
B ARCVAL(C1,E6MID2)
C ARCVAL(C1,N2END2)
D ARCVAL(C1,N2MID2)
E ARCVAL(C1,S2END2)
F ARCVAL(C1,S2MID2)
G ARCVAL(C1,W2END2)
H ARCVAL(C1,W2MID2)

TOP.XI376.MC13 NONE 22 41 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,F3)
B ARCVAL(C1,F5)
C ARCVAL(C1,FX6)
D ARCVAL(C1,GND)
E ARCVAL(C1,LOCAL2)
F ARCVAL(C1,LOCAL3)
G ARCVAL(C1,Q5)
H ARCVAL(C1,S2END3)

TOP.XI372.MC13 NONE 22 42 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,F1)
B ARCVAL(A7,F6)
C ARCVAL(A7,FX4)
D ARCVAL(A7,GND)
E ARCVAL(A7,LOCAL4)
F ARCVAL(A7,LOCAL5)
G ARCVAL(A7,Q1)
H ARCVAL(A7,S2END1)

TOP.XI372.MC11 NONE 22 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,E2END0)
B ARCVAL(A7,N2END0)
C ARCVAL(A7,N2MID0)
D ARCVAL(A7,S2END0)
E ARCVAL(A7,S2MID0)
F ARCVAL(A7,W2END0)
G ARCVAL(A7,W2MID0)
H ARCVAL(A7,W6MID1)

TOP.XI372.MC08 NONE 22 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E1END2)
B ARCVAL(A6,N2END0)
C ARCVAL(A6,N2MID1)
D ARCVAL(A6,Q1)

TOP.XI371.MC08 NONE 22 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E1END2)
B ARCVAL(B4,N2END0)
C ARCVAL(B4,N2MID1)
D ARCVAL(B4,Q1)

TOP.XI371.MC11 NONE 22 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,E2END0)
B ARCVAL(B5,E6MID1)
C ARCVAL(B5,N2END0)
D ARCVAL(B5,N2MID0)
E ARCVAL(B5,S2END0)
F ARCVAL(B5,S2MID0)
G ARCVAL(B5,W2END0)
H ARCVAL(B5,W2MID0)

TOP.XI371.MC13 NONE 22 47 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,F1)
B ARCVAL(B5,F6)
C ARCVAL(B5,FX5)
D ARCVAL(B5,GND)
E ARCVAL(B5,LOCAL4)
F ARCVAL(B5,LOCAL5)
G ARCVAL(B5,Q1)
H ARCVAL(B5,S2END1)

TOP.XI373.MC13 NONE 22 48 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,F6)
B ARCVAL(D1,FX3)
C ARCVAL(D1,FX7)
D ARCVAL(D1,GND)
E ARCVAL(D1,LOCAL4)
F ARCVAL(D1,LOCAL5)
G ARCVAL(D1,Q6)
H ARCVAL(D1,S2END1)

TOP.XI373.MC11 NONE 22 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,E2END0)
B ARCVAL(D1,N2END0)
C ARCVAL(D1,N2MID0)
D ARCVAL(D1,S2END0)
E ARCVAL(D1,S2MID0)
F ARCVAL(D1,W2END0)
G ARCVAL(D1,W2MID0)
H ARCVAL(D1,W6MID0)

TOP.XI373.MC08 NONE 22 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E1END2)
B ARCVAL(D0,N2END0)
C ARCVAL(D0,N2MID1)
D ARCVAL(D0,Q6)

TOP.XI374.MC08 NONE 22 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E1END2)
B ARCVAL(C2,N2END0)
C ARCVAL(C2,N2MID1)
D ARCVAL(C2,Q6)

TOP.XI374.MC11 NONE 22 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,E2END0)
B ARCVAL(C3,E6MID0)
C ARCVAL(C3,N2END0)
D ARCVAL(C3,N2MID0)
E ARCVAL(C3,S2END0)
F ARCVAL(C3,S2MID0)
G ARCVAL(C3,W2END0)
H ARCVAL(C3,W2MID0)

TOP.XI374.MC13 NONE 22 53 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,F1)
B ARCVAL(C3,F6)
C ARCVAL(C3,FX6)
D ARCVAL(C3,GND)
E ARCVAL(C3,LOCAL4)
F ARCVAL(C3,LOCAL5)
G ARCVAL(C3,Q6)
H ARCVAL(C3,S2END1)

TOP.XI385.MC18 NONE 23 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,N2END6)
B ARCVAL(D7,N2MID7)
C ARCVAL(D7,Q0)
D ARCVAL(D7,W1END1)

TOP.XI385.MC1B NONE 23 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,FX3)
B ARCVAL(D7,Q6)
C ARCVAL(D7,S6MID7)
D ARCVAL(D7,W6MID7)

TOP.XI385.MC0A NONE 23 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E2MID6)
B ARCVAL(D6,FX7)
C ARCVAL(D6,S2END6)
D ARCVAL(D6,S2MID7)

TOP.XI386.MC0A NONE 23 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E2MID6)
B ARCVAL(C4,FX6)
C ARCVAL(C4,S2END6)
D ARCVAL(C4,S2MID7)

TOP.XI386.MC1B NONE 23 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E6MID7)
B ARCVAL(C5,F7)
C ARCVAL(C5,N6MID7)
D ARCVAL(C5,Q7)

TOP.XI386.MC18 NONE 23 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,N2END6)
B ARCVAL(C5,N2MID7)
C ARCVAL(C5,Q0)
D ARCVAL(C5,W1END1)

TOP.XI383.MC18 NONE 23 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,N2END6)
B ARCVAL(A1,N2MID7)
C ARCVAL(A1,Q7)
D ARCVAL(A1,W1END1)

TOP.XI383.MC1B NONE 23 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,F0)
B ARCVAL(A1,Q1)
C ARCVAL(A1,S6MID6)
D ARCVAL(A1,W6MID6)

TOP.XI383.MC0A NONE 23 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E2MID6)
B ARCVAL(A0,FX4)
C ARCVAL(A0,S2END6)
D ARCVAL(A0,S2MID7)

TOP.XI384.MC0A NONE 23 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E2MID6)
B ARCVAL(B2,FX5)
C ARCVAL(B2,S2END6)
D ARCVAL(B2,S2MID7)

TOP.XI384.MC1B NONE 23 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E6MID6)
B ARCVAL(B3,F0)
C ARCVAL(B3,N6MID6)
D ARCVAL(B3,Q0)

TOP.XI384.MC18 NONE 23 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,N2END6)
B ARCVAL(B3,N2MID7)
C ARCVAL(B3,Q7)
D ARCVAL(B3,W1END1)

TOP.XI381.MC18 NONE 23 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,N1END0)
B ARCVAL(D4,N2END4)
C ARCVAL(D4,N2MID5)
D ARCVAL(D4,Q2)

TOP.XI381.MC1B NONE 23 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,FX0)
B ARCVAL(D4,Q5)
C ARCVAL(D4,S6MID5)
D ARCVAL(D4,W6MID5)

TOP.XI381.MC0A NONE 23 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,E2MID4)
B ARCVAL(D5,FX7)
C ARCVAL(D5,S2END4)
D ARCVAL(D5,S2MID5)

TOP.XI382.MC0A NONE 23 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E2MID4)
B ARCVAL(C6,FX6)
C ARCVAL(C6,S2END4)
D ARCVAL(C6,S2MID5)

TOP.XI382.MC1B NONE 23 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E6MID5)
B ARCVAL(C7,F4)
C ARCVAL(C7,N6MID5)
D ARCVAL(C7,Q4)

TOP.XI382.MC18 NONE 23 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,N1END0)
B ARCVAL(C7,N2END4)
C ARCVAL(C7,N2MID5)
D ARCVAL(C7,Q2)

TOP.XI380.MC18 NONE 23 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,N1END0)
B ARCVAL(A3,N2END4)
C ARCVAL(A3,N2MID5)
D ARCVAL(A3,Q4)

TOP.XI380.MC1B NONE 23 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,F2)
B ARCVAL(A3,Q3)
C ARCVAL(A3,S6MID4)
D ARCVAL(A3,W6MID4)

TOP.XI380.MC0A NONE 23 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,E2MID4)
B ARCVAL(A2,FX4)
C ARCVAL(A2,S2END4)
D ARCVAL(A2,S2MID5)

TOP.XI379.MC0A NONE 23 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E2MID4)
B ARCVAL(B0,FX5)
C ARCVAL(B0,S2END4)
D ARCVAL(B0,S2MID5)

TOP.XI379.MC1B NONE 23 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E6MID4)
B ARCVAL(B1,F2)
C ARCVAL(B1,N6MID4)
D ARCVAL(B1,Q2)

TOP.XI379.MC18 NONE 23 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,N1END0)
B ARCVAL(B1,N2END4)
C ARCVAL(B1,N2MID5)
D ARCVAL(B1,Q4)

TOP.XI389.MC18 NONE 23 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E7,FX3)
B ARCVAL(E7,N2MID3)
C ARCVAL(E7,W1END2)
D ARCVAL(E7,W2END4)

TOP.XI389.MC11 NONE 23 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E7,E2END4)
B ARCVAL(E7,E2MID4)
C ARCVAL(E7,N2END4)
D ARCVAL(E7,N2MID4)
E ARCVAL(E7,S2END3)
F ARCVAL(E7,W2END4)
G ARCVAL(E7,W2MID4)

TOP.XI389.MC08 NONE 23 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E5,FX3)
B ARCVAL(E5,N2MID3)
C ARCVAL(E5,W1END2)
D ARCVAL(E5,W2END4)

TOP.XI390.MC08 NONE 23 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,FX3)
B ARCVAL(E4,N2MID3)
C ARCVAL(E4,W1END1)
D ARCVAL(E4,W2END4)

TOP.XI390.MC11 NONE 23 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E6,E2END4)
B ARCVAL(E6,E2MID4)
C ARCVAL(E6,N2END4)
D ARCVAL(E6,N2MID4)
E ARCVAL(E6,S2END3)
F ARCVAL(E6,W2END4)
G ARCVAL(E6,W2MID4)

TOP.XI390.MC18 NONE 23 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,FX3)
B ARCVAL(E6,N2MID3)
C ARCVAL(E6,W1END1)
D ARCVAL(E6,W2END4)

TOP.XI377.MC18 NONE 23 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,N2END2)
B ARCVAL(A4,N2MID3)
C ARCVAL(A4,Q3)
D ARCVAL(A4,S1END3)

TOP.XI377.MC1B NONE 23 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,F5)
B ARCVAL(A4,Q4)
C ARCVAL(A4,S6MID3)
D ARCVAL(A4,W6MID3)

TOP.XI377.MC0A NONE 23 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,E2MID2)
B ARCVAL(A5,FX4)
C ARCVAL(A5,S2END2)
D ARCVAL(A5,S2MID3)

TOP.XI378.MC0A NONE 23 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E2MID2)
B ARCVAL(B6,FX5)
C ARCVAL(B6,S2END2)
D ARCVAL(B6,S2MID3)

TOP.XI378.MC1B NONE 23 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E6MID3)
B ARCVAL(B7,F5)
C ARCVAL(B7,N6MID3)
D ARCVAL(B7,Q5)

TOP.XI378.MC18 NONE 23 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,N2END2)
B ARCVAL(B7,N2MID3)
C ARCVAL(B7,Q3)
D ARCVAL(B7,S1END3)

TOP.XI375.MC18 NONE 23 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,N2END2)
B ARCVAL(D3,N2MID3)
C ARCVAL(D3,Q5)
D ARCVAL(D3,S1END3)

TOP.XI375.MC1B NONE 23 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,FX0)
B ARCVAL(D3,Q2)
C ARCVAL(D3,S6MID2)
D ARCVAL(D3,W6MID2)

TOP.XI375.MC0A NONE 23 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,E2MID2)
B ARCVAL(D2,FX7)
C ARCVAL(D2,S2END2)
D ARCVAL(D2,S2MID3)

TOP.XI376.MC0A NONE 23 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E2MID2)
B ARCVAL(C0,FX6)
C ARCVAL(C0,S2END2)
D ARCVAL(C0,S2MID3)

TOP.XI376.MC1B NONE 23 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E6MID2)
B ARCVAL(C1,F3)
C ARCVAL(C1,N6MID2)
D ARCVAL(C1,Q3)

TOP.XI376.MC18 NONE 23 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,N2END2)
B ARCVAL(C1,N2MID3)
C ARCVAL(C1,Q5)
D ARCVAL(C1,S1END3)

TOP.XI372.MC18 NONE 23 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E1END2)
B ARCVAL(A7,N2END0)
C ARCVAL(A7,N2MID1)
D ARCVAL(A7,Q1)

TOP.XI372.MC1B NONE 23 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,F6)
B ARCVAL(A7,Q7)
C ARCVAL(A7,S6MID1)
D ARCVAL(A7,W6MID1)

TOP.XI372.MC0A NONE 23 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E2MID0)
B ARCVAL(A6,FX4)
C ARCVAL(A6,S2END0)
D ARCVAL(A6,S2MID1)

TOP.XI371.MC0A NONE 23 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E2MID0)
B ARCVAL(B4,FX5)
C ARCVAL(B4,S2END0)
D ARCVAL(B4,S2MID1)

TOP.XI371.MC1B NONE 23 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E6MID1)
B ARCVAL(B5,F6)
C ARCVAL(B5,N6MID1)
D ARCVAL(B5,Q6)

TOP.XI371.MC18 NONE 23 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E1END2)
B ARCVAL(B5,N2END0)
C ARCVAL(B5,N2MID1)
D ARCVAL(B5,Q1)

TOP.XI373.MC18 NONE 23 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E1END2)
B ARCVAL(D1,N2END0)
C ARCVAL(D1,N2MID1)
D ARCVAL(D1,Q6)

TOP.XI373.MC1B NONE 23 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,FX3)
B ARCVAL(D1,Q0)
C ARCVAL(D1,S6MID0)
D ARCVAL(D1,W6MID0)

TOP.XI373.MC0A NONE 23 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E2MID0)
B ARCVAL(D0,FX7)
C ARCVAL(D0,S2END0)
D ARCVAL(D0,S2MID1)

TOP.XI374.MC0A NONE 23 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E2MID0)
B ARCVAL(C2,FX6)
C ARCVAL(C2,S2END0)
D ARCVAL(C2,S2MID1)

TOP.XI374.MC1B NONE 23 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E6MID0)
B ARCVAL(C3,F1)
C ARCVAL(C3,N6MID0)
D ARCVAL(C3,Q1)

TOP.XI374.MC18 NONE 23 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E1END2)
B ARCVAL(C3,N2END0)
C ARCVAL(C3,N2MID1)
D ARCVAL(C3,Q6)

TOP.XI385.MC1A NONE 24 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E2MID6)
B ARCVAL(D7,FX7)
C ARCVAL(D7,S2END6)
D ARCVAL(D7,S2MID7)

TOP.XI385.MC0B NONE 24 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,F7)
B ARCVAL(D6,Q7)
C ARCVAL(D6,S6MID7)
D ARCVAL(D6,W6MID7)

TOP.XI385.MC09 NONE 24 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E1END1)
B ARCVAL(D6,GND)
C ARCVAL(D6,N2END7)
D ARCVAL(D6,S2MID6)

TOP.XI386.MC09 NONE 24 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E1END1)
B ARCVAL(C4,GND)
C ARCVAL(C4,N2END7)
D ARCVAL(C4,S2MID6)

TOP.XI386.MC0B NONE 24 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E6MID7)
B ARCVAL(C4,F7)
C ARCVAL(C4,N6MID7)
D ARCVAL(C4,Q7)

TOP.XI386.MC1A NONE 24 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E2MID6)
B ARCVAL(C5,FX6)
C ARCVAL(C5,S2END6)
D ARCVAL(C5,S2MID7)

TOP.XI383.MC1A NONE 24 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E2MID6)
B ARCVAL(A1,FX4)
C ARCVAL(A1,S2END6)
D ARCVAL(A1,S2MID7)

TOP.XI383.MC0B NONE 24 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,FX2)
B ARCVAL(A0,Q0)
C ARCVAL(A0,S6MID6)
D ARCVAL(A0,W6MID6)

TOP.XI383.MC09 NONE 24 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E1END1)
B ARCVAL(A0,GND)
C ARCVAL(A0,N2END7)
D ARCVAL(A0,S2MID6)

TOP.XI384.MC09 NONE 24 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E1END1)
B ARCVAL(B2,GND)
C ARCVAL(B2,N2END7)
D ARCVAL(B2,S2MID6)

TOP.XI384.MC0B NONE 24 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E6MID6)
B ARCVAL(B2,F0)
C ARCVAL(B2,N6MID6)
D ARCVAL(B2,Q0)

TOP.XI384.MC1A NONE 24 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E2MID6)
B ARCVAL(B3,FX5)
C ARCVAL(B3,S2END6)
D ARCVAL(B3,S2MID7)

TOP.XI381.MC1A NONE 24 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,E2MID4)
B ARCVAL(D4,FX7)
C ARCVAL(D4,S2END4)
D ARCVAL(D4,S2MID5)

TOP.XI381.MC0B NONE 24 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,F4)
B ARCVAL(D5,Q4)
C ARCVAL(D5,S6MID5)
D ARCVAL(D5,W6MID5)

TOP.XI381.MC09 NONE 24 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,GND)
B ARCVAL(D5,N2END5)
C ARCVAL(D5,S1END0)
D ARCVAL(D5,S2MID4)

TOP.XI382.MC09 NONE 24 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,GND)
B ARCVAL(C6,N2END5)
C ARCVAL(C6,S1END0)
D ARCVAL(C6,S2MID4)

TOP.XI382.MC0B NONE 24 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E6MID5)
B ARCVAL(C6,F4)
C ARCVAL(C6,N6MID5)
D ARCVAL(C6,Q4)

TOP.XI382.MC1A NONE 24 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E2MID4)
B ARCVAL(C7,FX6)
C ARCVAL(C7,S2END4)
D ARCVAL(C7,S2MID5)

TOP.XI380.MC1A NONE 24 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,E2MID4)
B ARCVAL(A3,FX4)
C ARCVAL(A3,S2END4)
D ARCVAL(A3,S2MID5)

TOP.XI380.MC0B NONE 24 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,FX1)
B ARCVAL(A2,Q2)
C ARCVAL(A2,S6MID4)
D ARCVAL(A2,W6MID4)

TOP.XI380.MC09 NONE 24 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,GND)
B ARCVAL(A2,N2END5)
C ARCVAL(A2,S1END0)
D ARCVAL(A2,S2MID4)

TOP.XI379.MC09 NONE 24 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,GND)
B ARCVAL(B0,N2END5)
C ARCVAL(B0,S1END0)
D ARCVAL(B0,S2MID4)

TOP.XI379.MC0B NONE 24 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E6MID4)
B ARCVAL(B0,F2)
C ARCVAL(B0,N6MID4)
D ARCVAL(B0,Q2)

TOP.XI379.MC1A NONE 24 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E2MID4)
B ARCVAL(B1,FX5)
C ARCVAL(B1,S2END4)
D ARCVAL(B1,S2MID5)

TOP.XI389.MC19 NONE 24 24 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,N1END2)
B ARCVAL(E7,N2END3)
C ARCVAL(E7,N2MID4)

TOP.XI389.MC0A NONE 24 25 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,N2END4)
B ARCVAL(E5,S1END2)
C ARCVAL(E5,S2MID3)

TOP.XI389.MC10 NONE 24 26 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E7,E2END3)
B ARCVAL(E7,E2MID3)
C ARCVAL(E7,N2END3)
D ARCVAL(E7,N2MID3)
E ARCVAL(E7,S2MID3)
F ARCVAL(E7,W2END3)
G ARCVAL(E7,W2MID3)

TOP.XI390.MC10 NONE 24 27 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E6,E2END3)
B ARCVAL(E6,E2MID3)
C ARCVAL(E6,N2END3)
D ARCVAL(E6,N2MID3)
E ARCVAL(E6,S2MID3)
F ARCVAL(E6,W2END3)
G ARCVAL(E6,W2MID3)

TOP.XI390.MC0A NONE 24 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,CE2)
B ARCVAL(E4,N2END4)
C ARCVAL(E4,S1END1)
D ARCVAL(E4,S2MID3)

TOP.XI390.MC19 NONE 24 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,N1END1)
B ARCVAL(E6,N2END3)
C ARCVAL(E6,N2MID4)
D ARCVAL(E6,SR0)

TOP.XI377.MC1A NONE 24 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,E2MID2)
B ARCVAL(A4,FX4)
C ARCVAL(A4,S2END2)
D ARCVAL(A4,S2MID3)

TOP.XI377.MC0B NONE 24 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,FX2)
B ARCVAL(A5,Q5)
C ARCVAL(A5,S6MID3)
D ARCVAL(A5,W6MID3)

TOP.XI377.MC09 NONE 24 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,GND)
B ARCVAL(A5,N1END3)
C ARCVAL(A5,N2END3)
D ARCVAL(A5,S2MID2)

TOP.XI378.MC09 NONE 24 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,GND)
B ARCVAL(B6,N1END3)
C ARCVAL(B6,N2END3)
D ARCVAL(B6,S2MID2)

TOP.XI378.MC0B NONE 24 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E6MID3)
B ARCVAL(B6,F5)
C ARCVAL(B6,N6MID3)
D ARCVAL(B6,Q5)

TOP.XI378.MC1A NONE 24 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E2MID2)
B ARCVAL(B7,FX5)
C ARCVAL(B7,S2END2)
D ARCVAL(B7,S2MID3)

TOP.XI375.MC1A NONE 24 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,E2MID2)
B ARCVAL(D3,FX7)
C ARCVAL(D3,S2END2)
D ARCVAL(D3,S2MID3)

TOP.XI375.MC0B NONE 24 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,F3)
B ARCVAL(D2,Q3)
C ARCVAL(D2,S6MID2)
D ARCVAL(D2,W6MID2)

TOP.XI375.MC09 NONE 24 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,GND)
B ARCVAL(D2,N1END3)
C ARCVAL(D2,N2END3)
D ARCVAL(D2,S2MID2)

TOP.XI376.MC09 NONE 24 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,GND)
B ARCVAL(C0,N1END3)
C ARCVAL(C0,N2END3)
D ARCVAL(C0,S2MID2)

TOP.XI376.MC0B NONE 24 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E6MID2)
B ARCVAL(C0,F3)
C ARCVAL(C0,N6MID2)
D ARCVAL(C0,Q3)

TOP.XI376.MC1A NONE 24 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E2MID2)
B ARCVAL(C1,FX6)
C ARCVAL(C1,S2END2)
D ARCVAL(C1,S2MID3)

TOP.XI372.MC1A NONE 24 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E2MID0)
B ARCVAL(A7,FX4)
C ARCVAL(A7,S2END0)
D ARCVAL(A7,S2MID1)

TOP.XI372.MC0B NONE 24 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,FX1)
B ARCVAL(A6,Q6)
C ARCVAL(A6,S6MID1)
D ARCVAL(A6,W6MID1)

TOP.XI372.MC09 NONE 24 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,GND)
B ARCVAL(A6,N2END1)
C ARCVAL(A6,S2MID0)
D ARCVAL(A6,W1END2)

TOP.XI371.MC09 NONE 24 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,GND)
B ARCVAL(B4,N2END1)
C ARCVAL(B4,S2MID0)
D ARCVAL(B4,W1END2)

TOP.XI371.MC0B NONE 24 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E6MID1)
B ARCVAL(B4,F6)
C ARCVAL(B4,N6MID1)
D ARCVAL(B4,Q6)

TOP.XI371.MC1A NONE 24 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E2MID0)
B ARCVAL(B5,FX5)
C ARCVAL(B5,S2END0)
D ARCVAL(B5,S2MID1)

TOP.XI373.MC1A NONE 24 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E2MID0)
B ARCVAL(D1,FX7)
C ARCVAL(D1,S2END0)
D ARCVAL(D1,S2MID1)

TOP.XI373.MC0B NONE 24 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,F1)
B ARCVAL(D0,Q1)
C ARCVAL(D0,S6MID0)
D ARCVAL(D0,W6MID0)

TOP.XI373.MC09 NONE 24 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,GND)
B ARCVAL(D0,N2END1)
C ARCVAL(D0,S2MID0)
D ARCVAL(D0,W1END2)

TOP.XI374.MC09 NONE 24 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,GND)
B ARCVAL(C2,N2END1)
C ARCVAL(C2,S2MID0)
D ARCVAL(C2,W1END2)

TOP.XI374.MC0B NONE 24 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E6MID0)
B ARCVAL(C2,F1)
C ARCVAL(C2,N6MID0)
D ARCVAL(C2,Q1)

TOP.XI374.MC1A NONE 24 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E2MID0)
B ARCVAL(C3,FX6)
C ARCVAL(C3,S2END0)
D ARCVAL(C3,S2MID1)

TOP.XI385.MC19 NONE 25 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E1END1)
B ARCVAL(D7,GND)
C ARCVAL(D7,N2END7)
D ARCVAL(D7,S2MID6)

TOP.XI385.MC12 NONE 25 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,E2END7)
B ARCVAL(D7,E2MID7)
C ARCVAL(D7,N2END7)
D ARCVAL(D7,N2MID7)
E ARCVAL(D7,Q6)
F ARCVAL(D7,S2MID7)
G ARCVAL(D7,W2END7)
H ARCVAL(D7,W2MID7)

TOP.XI385.MC10 NONE 25 2 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,E1END1)
B ARCVAL(D7,E1END3)
C ARCVAL(D7,E2MID6)
D ARCVAL(D7,N1END3)
E ARCVAL(D7,S1END3)
F ARCVAL(D7,S6MID7)
G ARCVAL(D7,W1END1)
H ARCVAL(D7,W1END3)

TOP.XI386.MC10 NONE 25 3 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,E1END1)
B ARCVAL(C5,E1END3)
C ARCVAL(C5,E2MID6)
D ARCVAL(C5,N1END3)
E ARCVAL(C5,N6MID7)
F ARCVAL(C5,S1END3)
G ARCVAL(C5,W1END1)
H ARCVAL(C5,W1END3)

TOP.XI386.MC12 NONE 25 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,E2END7)
B ARCVAL(C5,E2MID7)
C ARCVAL(C5,N2END7)
D ARCVAL(C5,N2MID7)
E ARCVAL(C5,Q7)
F ARCVAL(C5,S2MID7)
G ARCVAL(C5,W2END7)
H ARCVAL(C5,W2MID7)

TOP.XI386.MC19 NONE 25 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E1END1)
B ARCVAL(C5,GND)
C ARCVAL(C5,N2END7)
D ARCVAL(C5,S2MID6)

TOP.XI383.MC19 NONE 25 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E1END1)
B ARCVAL(A1,GND)
C ARCVAL(A1,N2END7)
D ARCVAL(A1,S2MID6)

TOP.XI383.MC12 NONE 25 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,E2END7)
B ARCVAL(A1,E2MID7)
C ARCVAL(A1,N2END7)
D ARCVAL(A1,N2MID7)
E ARCVAL(A1,Q1)
F ARCVAL(A1,S2MID7)
G ARCVAL(A1,W2END7)
H ARCVAL(A1,W2MID7)

TOP.XI383.MC10 NONE 25 8 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,E1END1)
B ARCVAL(A1,E1END3)
C ARCVAL(A1,E2MID6)
D ARCVAL(A1,N1END3)
E ARCVAL(A1,S1END3)
F ARCVAL(A1,S6MID6)
G ARCVAL(A1,W1END1)
H ARCVAL(A1,W1END3)

TOP.XI384.MC10 NONE 25 9 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,E1END1)
B ARCVAL(B3,E1END3)
C ARCVAL(B3,E2MID6)
D ARCVAL(B3,N1END3)
E ARCVAL(B3,N6MID6)
F ARCVAL(B3,S1END3)
G ARCVAL(B3,W1END1)
H ARCVAL(B3,W1END3)

TOP.XI384.MC12 NONE 25 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,E2END7)
B ARCVAL(B3,E2MID7)
C ARCVAL(B3,N2END7)
D ARCVAL(B3,N2MID7)
E ARCVAL(B3,Q0)
F ARCVAL(B3,S2MID7)
G ARCVAL(B3,W2END7)
H ARCVAL(B3,W2MID7)

TOP.XI384.MC19 NONE 25 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E1END1)
B ARCVAL(B3,GND)
C ARCVAL(B3,N2END7)
D ARCVAL(B3,S2MID6)

TOP.XI381.MC19 NONE 25 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,GND)
B ARCVAL(D4,N2END5)
C ARCVAL(D4,S1END0)
D ARCVAL(D4,S2MID4)

TOP.XI381.MC12 NONE 25 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,E2END5)
B ARCVAL(D4,E2MID5)
C ARCVAL(D4,N2END5)
D ARCVAL(D4,N2MID5)
E ARCVAL(D4,Q5)
F ARCVAL(D4,S2MID5)
G ARCVAL(D4,W2END5)
H ARCVAL(D4,W2MID5)

TOP.XI381.MC10 NONE 25 14 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,E1END2)
B ARCVAL(D4,E2MID4)
C ARCVAL(D4,N1END0)
D ARCVAL(D4,N1END2)
E ARCVAL(D4,S1END0)
F ARCVAL(D4,S1END2)
G ARCVAL(D4,S6MID5)
H ARCVAL(D4,W1END2)

TOP.XI382.MC10 NONE 25 15 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,E1END2)
B ARCVAL(C7,E2MID4)
C ARCVAL(C7,N1END0)
D ARCVAL(C7,N1END2)
E ARCVAL(C7,N6MID5)
F ARCVAL(C7,S1END0)
G ARCVAL(C7,S1END2)
H ARCVAL(C7,W1END2)

TOP.XI382.MC12 NONE 25 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,E2END5)
B ARCVAL(C7,E2MID5)
C ARCVAL(C7,N2END5)
D ARCVAL(C7,N2MID5)
E ARCVAL(C7,Q4)
F ARCVAL(C7,S2MID5)
G ARCVAL(C7,W2END5)
H ARCVAL(C7,W2MID5)

TOP.XI382.MC19 NONE 25 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,GND)
B ARCVAL(C7,N2END5)
C ARCVAL(C7,S1END0)
D ARCVAL(C7,S2MID4)

TOP.XI380.MC19 NONE 25 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,GND)
B ARCVAL(A3,N2END5)
C ARCVAL(A3,S1END0)
D ARCVAL(A3,S2MID4)

TOP.XI380.MC12 NONE 25 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,E2END5)
B ARCVAL(A3,E2MID5)
C ARCVAL(A3,N2END5)
D ARCVAL(A3,N2MID5)
E ARCVAL(A3,Q3)
F ARCVAL(A3,S2MID5)
G ARCVAL(A3,W2END5)
H ARCVAL(A3,W2MID5)

TOP.XI380.MC10 NONE 25 20 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,E1END2)
B ARCVAL(A3,E2MID4)
C ARCVAL(A3,N1END0)
D ARCVAL(A3,N1END2)
E ARCVAL(A3,S1END0)
F ARCVAL(A3,S1END2)
G ARCVAL(A3,S6MID4)
H ARCVAL(A3,W1END2)

TOP.XI379.MC10 NONE 25 21 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,E1END2)
B ARCVAL(B1,E2MID4)
C ARCVAL(B1,N1END0)
D ARCVAL(B1,N1END2)
E ARCVAL(B1,N6MID4)
F ARCVAL(B1,S1END0)
G ARCVAL(B1,S1END2)
H ARCVAL(B1,W1END2)

TOP.XI379.MC12 NONE 25 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,E2END5)
B ARCVAL(B1,E2MID5)
C ARCVAL(B1,N2END5)
D ARCVAL(B1,N2MID5)
E ARCVAL(B1,Q2)
F ARCVAL(B1,S2MID5)
G ARCVAL(B1,W2END5)
H ARCVAL(B1,W2MID5)

TOP.XI379.MC19 NONE 25 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,GND)
B ARCVAL(B1,N2END5)
C ARCVAL(B1,S1END0)
D ARCVAL(B1,S2MID4)

TOP.XI389.NET97 NONE 25 24 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG1_SD,FX)

TOP.XI389.MC1A NONE 25 25 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,N2END4)
B ARCVAL(E7,S1END2)
C ARCVAL(E7,S2MID3)

TOP.XI389.NET104 NONE 25 26 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG0_SD,FX)

TOP.XI390.NET104 NONE 25 27 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG0_SD,F)

TOP.XI390.MC1A NONE 25 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,CE2)
B ARCVAL(E6,N2END4)
C ARCVAL(E6,S1END1)
D ARCVAL(E6,S2MID3)

TOP.XI390.NET97 NONE 25 29 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG1_SD,F)

TOP.XI377.MC19 NONE 25 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,GND)
B ARCVAL(A4,N1END3)
C ARCVAL(A4,N2END3)
D ARCVAL(A4,S2MID2)

TOP.XI377.MC12 NONE 25 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,E2END3)
B ARCVAL(A4,E2MID3)
C ARCVAL(A4,N2END3)
D ARCVAL(A4,N2MID3)
E ARCVAL(A4,Q4)
F ARCVAL(A4,S2MID3)
G ARCVAL(A4,W2END3)
H ARCVAL(A4,W2MID3)

TOP.XI377.MC10 NONE 25 32 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,E1END1)
B ARCVAL(A4,E2MID2)
C ARCVAL(A4,N1END1)
D ARCVAL(A4,N1END3)
E ARCVAL(A4,S1END1)
F ARCVAL(A4,S1END3)
G ARCVAL(A4,S6MID3)
H ARCVAL(A4,W1END1)

TOP.XI378.MC10 NONE 25 33 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,E1END1)
B ARCVAL(B7,E2MID2)
C ARCVAL(B7,N1END1)
D ARCVAL(B7,N1END3)
E ARCVAL(B7,N6MID3)
F ARCVAL(B7,S1END1)
G ARCVAL(B7,S1END3)
H ARCVAL(B7,W1END1)

TOP.XI378.MC12 NONE 25 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,E2END3)
B ARCVAL(B7,E2MID3)
C ARCVAL(B7,N2END3)
D ARCVAL(B7,N2MID3)
E ARCVAL(B7,Q5)
F ARCVAL(B7,S2MID3)
G ARCVAL(B7,W2END3)
H ARCVAL(B7,W2MID3)

TOP.XI378.MC19 NONE 25 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,GND)
B ARCVAL(B7,N1END3)
C ARCVAL(B7,N2END3)
D ARCVAL(B7,S2MID2)

TOP.XI375.MC19 NONE 25 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,GND)
B ARCVAL(D3,N1END3)
C ARCVAL(D3,N2END3)
D ARCVAL(D3,S2MID2)

TOP.XI375.MC12 NONE 25 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,E2END3)
B ARCVAL(D3,E2MID3)
C ARCVAL(D3,N2END3)
D ARCVAL(D3,N2MID3)
E ARCVAL(D3,Q2)
F ARCVAL(D3,S2MID3)
G ARCVAL(D3,W2END3)
H ARCVAL(D3,W2MID3)

TOP.XI375.MC10 NONE 25 38 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,E1END1)
B ARCVAL(D3,E2MID2)
C ARCVAL(D3,N1END1)
D ARCVAL(D3,N1END3)
E ARCVAL(D3,S1END1)
F ARCVAL(D3,S1END3)
G ARCVAL(D3,S6MID2)
H ARCVAL(D3,W1END1)

TOP.XI376.MC10 NONE 25 39 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,E1END1)
B ARCVAL(C1,E2MID2)
C ARCVAL(C1,N1END1)
D ARCVAL(C1,N1END3)
E ARCVAL(C1,N6MID2)
F ARCVAL(C1,S1END1)
G ARCVAL(C1,S1END3)
H ARCVAL(C1,W1END1)

TOP.XI376.MC12 NONE 25 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,E2END3)
B ARCVAL(C1,E2MID3)
C ARCVAL(C1,N2END3)
D ARCVAL(C1,N2MID3)
E ARCVAL(C1,Q3)
F ARCVAL(C1,S2MID3)
G ARCVAL(C1,W2END3)
H ARCVAL(C1,W2MID3)

TOP.XI376.MC19 NONE 25 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,GND)
B ARCVAL(C1,N1END3)
C ARCVAL(C1,N2END3)
D ARCVAL(C1,S2MID2)

TOP.XI372.MC19 NONE 25 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,GND)
B ARCVAL(A7,N2END1)
C ARCVAL(A7,S2MID0)
D ARCVAL(A7,W1END2)

TOP.XI372.MC12 NONE 25 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,E2END1)
B ARCVAL(A7,E2MID1)
C ARCVAL(A7,N2END1)
D ARCVAL(A7,N2MID1)
E ARCVAL(A7,Q7)
F ARCVAL(A7,S2MID1)
G ARCVAL(A7,W2END1)
H ARCVAL(A7,W2MID1)

TOP.XI372.MC10 NONE 25 44 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,E1END0)
B ARCVAL(A7,E1END2)
C ARCVAL(A7,E2MID0)
D ARCVAL(A7,N1END0)
E ARCVAL(A7,S1END0)
F ARCVAL(A7,S6MID1)
G ARCVAL(A7,W1END0)
H ARCVAL(A7,W1END2)

TOP.XI371.MC10 NONE 25 45 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,E1END0)
B ARCVAL(B5,E1END2)
C ARCVAL(B5,E2MID0)
D ARCVAL(B5,N1END0)
E ARCVAL(B5,N6MID1)
F ARCVAL(B5,S1END0)
G ARCVAL(B5,W1END0)
H ARCVAL(B5,W1END2)

TOP.XI371.MC12 NONE 25 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,E2END1)
B ARCVAL(B5,E2MID1)
C ARCVAL(B5,N2END1)
D ARCVAL(B5,N2MID1)
E ARCVAL(B5,Q6)
F ARCVAL(B5,S2MID1)
G ARCVAL(B5,W2END1)
H ARCVAL(B5,W2MID1)

TOP.XI371.MC19 NONE 25 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,GND)
B ARCVAL(B5,N2END1)
C ARCVAL(B5,S2MID0)
D ARCVAL(B5,W1END2)

TOP.XI373.MC19 NONE 25 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,GND)
B ARCVAL(D1,N2END1)
C ARCVAL(D1,S2MID0)
D ARCVAL(D1,W1END2)

TOP.XI373.MC12 NONE 25 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,E2END1)
B ARCVAL(D1,E2MID1)
C ARCVAL(D1,N2END1)
D ARCVAL(D1,N2MID1)
E ARCVAL(D1,Q0)
F ARCVAL(D1,S2MID1)
G ARCVAL(D1,W2END1)
H ARCVAL(D1,W2MID1)

TOP.XI373.MC10 NONE 25 50 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,E1END0)
B ARCVAL(D1,E1END2)
C ARCVAL(D1,E2MID0)
D ARCVAL(D1,N1END0)
E ARCVAL(D1,S1END0)
F ARCVAL(D1,S6MID0)
G ARCVAL(D1,W1END0)
H ARCVAL(D1,W1END2)

TOP.XI374.MC10 NONE 25 51 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,E1END0)
B ARCVAL(C3,E1END2)
C ARCVAL(C3,E2MID0)
D ARCVAL(C3,N1END0)
E ARCVAL(C3,N6MID0)
F ARCVAL(C3,S1END0)
G ARCVAL(C3,W1END0)
H ARCVAL(C3,W1END2)

TOP.XI374.MC12 NONE 25 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,E2END1)
B ARCVAL(C3,E2MID1)
C ARCVAL(C3,N2END1)
D ARCVAL(C3,N2MID1)
E ARCVAL(C3,Q1)
F ARCVAL(C3,S2MID1)
G ARCVAL(C3,W2END1)
H ARCVAL(C3,W2MID1)

TOP.XI374.MC19 NONE 25 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,GND)
B ARCVAL(C3,N2END1)
C ARCVAL(C3,S2MID0)
D ARCVAL(C3,W1END2)

MC1_PIBTESTEN NONE 26 0 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.MODE,PIBTEST)

MC1_UNUSED_0 NONE 26 1 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_1 NONE 26 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_2 NONE 26 3 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_3 NONE 26 4 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_4 NONE 26 5 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_5 NONE 26 6 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_6 NONE 26 7 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_7 NONE 26 8 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_8 NONE 26 9 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_9 NONE 26 10 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_10 NONE 26 11 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_11 NONE 26 12 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_12 NONE 26 13 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_13 NONE 26 14 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_14 NONE 26 15 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_15 NONE 26 16 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_16 NONE 26 17 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_17 NONE 26 18 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_18 NONE 26 19 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TESTMISEL_1 NONE 26 20 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.TESTMIMUX,MI4)
B PROPERTY(PIBTEST.TESTMIMUX,MI5)

MC1_TESTMISEL_0 NONE 26 21 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.TESTMIMUX,MI1)
B PROPERTY(PIBTEST.TESTMIMUX,MI5)

MC1_UNUSED_19 NONE 26 22 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_20 NONE 26 23 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_CLK_0 NONE 26 24 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.CLKS0MUX,INV)

MC1_TESTCLKSEL NONE 26 25 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TESTCLKMUX,CLKS1)

MC1_CLK_1 NONE 26 26 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.CLKS1MUX,INV)

MC1_UNUSED_21 NONE 26 27 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_22 NONE 26 28 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_23 NONE 26 29 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_24 NONE 26 30 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TESTSRSEL_1 NONE 26 31 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.TESTSRMUX,SR1)
B PROPERTY(PIBTEST.TESTSRMUX,SR2)

MC1_TESTSRSEL_0 NONE 26 32 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PIBTEST.TESTSRMUX,SR0)
B PROPERTY(PIBTEST.TESTSRMUX,SR2)

MC1_UNUSED_25 NONE 26 33 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_26 NONE 26 34 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DUMMY_0 NONE 26 35 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_27 NONE 26 36 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TQSEL_0 NONE 26 37 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX0,TESTQ)

MC1_UNUSED_28 NONE 26 38 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_29 NONE 26 39 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TQSEL_1 NONE 26 40 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX1,TESTQ)

MC1_TQSEL_2 NONE 26 41 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX2,TESTQ)

MC1_UNUSED_30 NONE 26 42 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_31 NONE 26 43 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TQSEL_3 NONE 26 44 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX3,TESTQ)

MC1_UNUSED_32 NONE 26 45 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TQSEL_4 NONE 26 46 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX4,TESTQ)

MC1_UNUSED_33 NONE 26 47 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_34 NONE 26 48 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TQSEL_5 NONE 26 49 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX5,TESTQ)

MC1_TQSEL_6 NONE 26 50 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX6,TESTQ)

MC1_UNUSED_35 NONE 26 51 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_UNUSED_36 NONE 26 52 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

MC1_TQSEL_7 NONE 26 53 0 0 0 0 0 1 1 1
A

A

A PROPERTY(PIBTEST.TQMUX7,TESTQ)


plb 31 54 1674
TOP.XI59.MC16 NONE 0 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E6MID7)
B ARCVAL(N6BEG7,FX3)
C ARCVAL(N6BEG7,Q3)
D ARCVAL(N6BEG7,W6END7)

TOP.XI59.MC07 NONE 0 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,S1END3)
B ARCVAL(S6BEG7,S2END7)
C ARCVAL(S6BEG7,S6END5)
D ARCVAL(S6BEG7,S6END7)

TOP.XI59.MC06 NONE 0 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E6MID7)
B ARCVAL(S6BEG7,FX3)
C ARCVAL(S6BEG7,Q3)
D ARCVAL(S6BEG7,W6END7)

TOP.XI58.MC06 NONE 0 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,FX3)
B ARCVAL(W6BEG7,N6MID7)
C ARCVAL(W6BEG7,Q3)
D ARCVAL(W6BEG7,S6END7)

TOP.XI58.MC07 NONE 0 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,W1END3)
B ARCVAL(W6BEG7,W2END7)
C ARCVAL(W6BEG7,W6END5)
D ARCVAL(W6BEG7,W6END7)

TOP.XI58.MC16 NONE 0 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,FX3)
B ARCVAL(E6BEG7,N6MID7)
C ARCVAL(E6BEG7,Q3)
D ARCVAL(E6BEG7,S6END7)

TOP.XI52.MC16 NONE 0 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E6MID6)
B ARCVAL(N6BEG6,FX2)
C ARCVAL(N6BEG6,Q2)
D ARCVAL(N6BEG6,W6END6)

TOP.XI52.MC07 NONE 0 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,S2END6)
B ARCVAL(S6BEG6,S6END4)
C ARCVAL(S6BEG6,S6END6)
D ARCVAL(S6BEG6,W1END1)

TOP.XI52.MC06 NONE 0 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E6MID6)
B ARCVAL(S6BEG6,FX2)
C ARCVAL(S6BEG6,Q2)
D ARCVAL(S6BEG6,W6END6)

TOP.XI53.MC06 NONE 0 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,FX2)
B ARCVAL(W6BEG6,N6MID6)
C ARCVAL(W6BEG6,Q2)
D ARCVAL(W6BEG6,S6END6)

TOP.XI53.MC07 NONE 0 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,S1END1)
B ARCVAL(W6BEG6,W2END6)
C ARCVAL(W6BEG6,W6END4)
D ARCVAL(W6BEG6,W6END6)

TOP.XI53.MC16 NONE 0 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,FX2)
B ARCVAL(E6BEG6,N6MID6)
C ARCVAL(E6BEG6,Q2)
D ARCVAL(E6BEG6,S6END6)

TOP.XI47.MC16 NONE 0 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E6MID5)
B ARCVAL(N6BEG5,FX1)
C ARCVAL(N6BEG5,Q1)
D ARCVAL(N6BEG5,W6END5)

TOP.XI47.MC07 NONE 0 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,S1END3)
B ARCVAL(S6BEG5,S2END5)
C ARCVAL(S6BEG5,S6END5)
D ARCVAL(S6BEG5,S6END7)

TOP.XI47.MC06 NONE 0 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E6MID5)
B ARCVAL(S6BEG5,FX1)
C ARCVAL(S6BEG5,Q1)
D ARCVAL(S6BEG5,W6END5)

TOP.XI46.MC06 NONE 0 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,FX1)
B ARCVAL(W6BEG5,N6MID5)
C ARCVAL(W6BEG5,Q1)
D ARCVAL(W6BEG5,S6END5)

TOP.XI46.MC07 NONE 0 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,W1END3)
B ARCVAL(W6BEG5,W2END5)
C ARCVAL(W6BEG5,W6END5)
D ARCVAL(W6BEG5,W6END7)

TOP.XI46.MC16 NONE 0 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,FX1)
B ARCVAL(E6BEG5,N6MID5)
C ARCVAL(E6BEG5,Q1)
D ARCVAL(E6BEG5,S6END5)

TOP.XI40.MC16 NONE 0 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6MID4)
B ARCVAL(N6BEG4,FX0)
C ARCVAL(N6BEG4,Q0)
D ARCVAL(N6BEG4,W6END4)

TOP.XI40.MC07 NONE 0 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E1END1)
B ARCVAL(S6BEG4,S2END4)
C ARCVAL(S6BEG4,S6END4)
D ARCVAL(S6BEG4,S6END6)

TOP.XI40.MC06 NONE 0 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6MID4)
B ARCVAL(S6BEG4,FX0)
C ARCVAL(S6BEG4,Q0)
D ARCVAL(S6BEG4,W6END4)

TOP.XI41.MC06 NONE 0 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,FX0)
B ARCVAL(W6BEG4,N6MID4)
C ARCVAL(W6BEG4,Q0)
D ARCVAL(W6BEG4,S6END4)

TOP.XI41.MC07 NONE 0 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,N1END1)
B ARCVAL(W6BEG4,W2END4)
C ARCVAL(W6BEG4,W6END4)
D ARCVAL(W6BEG4,W6END6)

TOP.XI41.MC16 NONE 0 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,FX0)
B ARCVAL(E6BEG4,N6MID4)
C ARCVAL(E6BEG4,Q0)
D ARCVAL(E6BEG4,S6END4)

EMPTY NONE 0 24 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI280.MC07 NONE 0 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK14)
B ARCVAL(CLK0,GCLK4)
C ARCVAL(CLK0,GCLK9)
D ARCVAL(CLK0,LOCAL5)

TOP.XI280.MC06 NONE 0 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK13)
B ARCVAL(CLK0,GCLK3)
C ARCVAL(CLK0,GCLK8)
D ARCVAL(CLK0,LOCAL4)

TOP.XI280.MC16 NONE 0 27 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK13)
B ARCVAL(CLK1,GCLK3)
C ARCVAL(CLK1,GCLK8)
D ARCVAL(CLK1,LOCAL4)
E ARCVAL(CLKN_S0,GCLK13)
F ARCVAL(CLKN_S0,GCLK3)
G ARCVAL(CLKN_S0,GCLK8)
H ARCVAL(CLKN_S0,LOCAL4)
I ARCVAL(CLKN_S1,GCLK13)
J ARCVAL(CLKN_S1,GCLK3)
K ARCVAL(CLKN_S1,GCLK8)
L ARCVAL(CLKN_S1,LOCAL4)
M ARCVAL(CLKN_S2,GCLK13)
N ARCVAL(CLKN_S2,GCLK3)
O ARCVAL(CLKN_S2,GCLK8)
P ARCVAL(CLKN_S2,LOCAL4)
Q ARCVAL(CLKN_S3,GCLK13)
R ARCVAL(CLKN_S3,GCLK3)
S ARCVAL(CLKN_S3,GCLK8)
T ARCVAL(CLKN_S3,LOCAL4)

TOP.XI280.MC17 NONE 0 28 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK14)
B ARCVAL(CLK1,GCLK4)
C ARCVAL(CLK1,GCLK9)
D ARCVAL(CLK1,LOCAL5)
E ARCVAL(CLKN_S0,GCLK14)
F ARCVAL(CLKN_S0,GCLK4)
G ARCVAL(CLKN_S0,GCLK9)
H ARCVAL(CLKN_S0,LOCAL5)
I ARCVAL(CLKN_S1,GCLK14)
J ARCVAL(CLKN_S1,GCLK4)
K ARCVAL(CLKN_S1,GCLK9)
L ARCVAL(CLKN_S1,LOCAL5)
M ARCVAL(CLKN_S2,GCLK14)
N ARCVAL(CLKN_S2,GCLK4)
O ARCVAL(CLKN_S2,GCLK9)
P ARCVAL(CLKN_S2,LOCAL5)
Q ARCVAL(CLKN_S3,GCLK14)
R ARCVAL(CLKN_S3,GCLK4)
S ARCVAL(CLKN_S3,GCLK9)
T ARCVAL(CLKN_S3,LOCAL5)

EMPTY NONE 0 29 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI33.MC16 NONE 0 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E6MID3)
B ARCVAL(N6BEG3,FX7)
C ARCVAL(N6BEG3,Q3)
D ARCVAL(N6BEG3,W6END3)

TOP.XI33.MC07 NONE 0 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,S1END2)
B ARCVAL(S6BEG3,S2END3)
C ARCVAL(S6BEG3,S6END1)
D ARCVAL(S6BEG3,S6END3)

TOP.XI33.MC06 NONE 0 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E6MID3)
B ARCVAL(S6BEG3,FX7)
C ARCVAL(S6BEG3,Q3)
D ARCVAL(S6BEG3,W6END3)

TOP.XI32.MC06 NONE 0 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,FX7)
B ARCVAL(W6BEG3,N6MID3)
C ARCVAL(W6BEG3,Q3)
D ARCVAL(W6BEG3,S6END3)

TOP.XI32.MC07 NONE 0 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,W1END2)
B ARCVAL(W6BEG3,W2END3)
C ARCVAL(W6BEG3,W6END1)
D ARCVAL(W6BEG3,W6END3)

TOP.XI32.MC16 NONE 0 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,FX7)
B ARCVAL(E6BEG3,N6MID3)
C ARCVAL(E6BEG3,Q3)
D ARCVAL(E6BEG3,S6END3)

TOP.XI5.MC16 NONE 0 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E6MID2)
B ARCVAL(N6BEG2,FX6)
C ARCVAL(N6BEG2,Q2)
D ARCVAL(N6BEG2,W6END2)

TOP.XI5.MC07 NONE 0 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,S2END2)
B ARCVAL(S6BEG2,S6END0)
C ARCVAL(S6BEG2,S6END2)
D ARCVAL(S6BEG2,W1END0)

TOP.XI5.MC06 NONE 0 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E6MID2)
B ARCVAL(S6BEG2,FX6)
C ARCVAL(S6BEG2,Q2)
D ARCVAL(S6BEG2,W6END2)

TOP.XI4.MC06 NONE 0 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,FX6)
B ARCVAL(W6BEG2,N6MID2)
C ARCVAL(W6BEG2,Q2)
D ARCVAL(W6BEG2,S6END2)

TOP.XI4.MC07 NONE 0 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,S1END0)
B ARCVAL(W6BEG2,W2END2)
C ARCVAL(W6BEG2,W6END0)
D ARCVAL(W6BEG2,W6END2)

TOP.XI4.MC16 NONE 0 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,FX6)
B ARCVAL(E6BEG2,N6MID2)
C ARCVAL(E6BEG2,Q2)
D ARCVAL(E6BEG2,S6END2)

TOP.XI1.MC16 NONE 0 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E6MID1)
B ARCVAL(N6BEG1,FX5)
C ARCVAL(N6BEG1,Q1)
D ARCVAL(N6BEG1,W6END1)

TOP.XI1.MC07 NONE 0 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,S1END2)
B ARCVAL(S6BEG1,S2END1)
C ARCVAL(S6BEG1,S6END1)
D ARCVAL(S6BEG1,S6END3)

TOP.XI1.MC06 NONE 0 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E6MID1)
B ARCVAL(S6BEG1,FX5)
C ARCVAL(S6BEG1,Q1)
D ARCVAL(S6BEG1,W6END1)

TOP.XI2.MC06 NONE 0 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,FX5)
B ARCVAL(W6BEG1,N6MID1)
C ARCVAL(W6BEG1,Q1)
D ARCVAL(W6BEG1,S6END1)

TOP.XI2.MC07 NONE 0 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,W1END2)
B ARCVAL(W6BEG1,W2END1)
C ARCVAL(W6BEG1,W6END1)
D ARCVAL(W6BEG1,W6END3)

TOP.XI2.MC16 NONE 0 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,FX5)
B ARCVAL(E6BEG1,N6MID1)
C ARCVAL(E6BEG1,Q1)
D ARCVAL(E6BEG1,S6END1)

TOP.XI0.MC16 NONE 0 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6MID0)
B ARCVAL(N6BEG0,FX4)
C ARCVAL(N6BEG0,Q0)
D ARCVAL(N6BEG0,W6END0)

TOP.XI0.MC07 NONE 0 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E1END0)
B ARCVAL(S6BEG0,S2END0)
C ARCVAL(S6BEG0,S6END0)
D ARCVAL(S6BEG0,S6END2)

TOP.XI0.MC06 NONE 0 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6MID0)
B ARCVAL(S6BEG0,FX4)
C ARCVAL(S6BEG0,Q0)
D ARCVAL(S6BEG0,W6END0)

TOP.XI3.MC06 NONE 0 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,FX4)
B ARCVAL(W6BEG0,N6MID0)
C ARCVAL(W6BEG0,Q0)
D ARCVAL(W6BEG0,S6END0)

TOP.XI3.MC07 NONE 0 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,N1END0)
B ARCVAL(W6BEG0,W2END0)
C ARCVAL(W6BEG0,W6END0)
D ARCVAL(W6BEG0,W6END2)

TOP.XI3.MC16 NONE 0 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,FX4)
B ARCVAL(E6BEG0,N6MID0)
C ARCVAL(E6BEG0,Q0)
D ARCVAL(E6BEG0,S6END0)

TOP.XI59.MC05 NONE 1 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,F7)
B ARCVAL(S6BEG7,FX7)
C ARCVAL(S6BEG7,W1END3)
D ARCVAL(S6BEG7,W6MID7)

TOP.XI59.MC02 NONE 1 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E1END3)
B ARCVAL(S6BEG7,E6MID7)
C ARCVAL(S6BEG7,S2END7)
D ARCVAL(S6BEG7,W1END3)

TOP.XI59.MC04 NONE 1 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E1END3)
B ARCVAL(S6BEG7,E6END7)
C ARCVAL(S6BEG7,F3)
D ARCVAL(S6BEG7,Q7)

TOP.XI58.MC04 NONE 1 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,F3)
B ARCVAL(W6BEG7,N1END3)
C ARCVAL(W6BEG7,N6END7)
D ARCVAL(W6BEG7,Q7)

TOP.XI58.MC02 NONE 1 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,N1END3)
B ARCVAL(W6BEG7,N6MID7)
C ARCVAL(W6BEG7,S1END3)
D ARCVAL(W6BEG7,W2END7)

TOP.XI58.MC05 NONE 1 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,F7)
B ARCVAL(W6BEG7,FX7)
C ARCVAL(W6BEG7,S1END3)
D ARCVAL(W6BEG7,S6MID7)

TOP.XI52.MC05 NONE 1 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,F6)
B ARCVAL(S6BEG6,FX6)
C ARCVAL(S6BEG6,N1END1)
D ARCVAL(S6BEG6,W6MID6)

TOP.XI52.MC02 NONE 1 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E1END1)
B ARCVAL(S6BEG6,E6MID6)
C ARCVAL(S6BEG6,N1END1)
D ARCVAL(S6BEG6,S2END6)

TOP.XI52.MC04 NONE 1 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E1END1)
B ARCVAL(S6BEG6,E6END6)
C ARCVAL(S6BEG6,F2)
D ARCVAL(S6BEG6,Q6)

TOP.XI53.MC04 NONE 1 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,E1END1)
B ARCVAL(W6BEG6,F2)
C ARCVAL(W6BEG6,N6END6)
D ARCVAL(W6BEG6,Q6)

TOP.XI53.MC02 NONE 1 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,E1END1)
B ARCVAL(W6BEG6,N1END1)
C ARCVAL(W6BEG6,N6MID6)
D ARCVAL(W6BEG6,W2END6)

TOP.XI53.MC05 NONE 1 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,F6)
B ARCVAL(W6BEG6,FX6)
C ARCVAL(W6BEG6,N1END1)
D ARCVAL(W6BEG6,S6MID6)

TOP.XI47.MC05 NONE 1 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,F5)
B ARCVAL(S6BEG5,FX5)
C ARCVAL(S6BEG5,W1END3)
D ARCVAL(S6BEG5,W6MID5)

TOP.XI47.MC02 NONE 1 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E1END3)
B ARCVAL(S6BEG5,E6MID5)
C ARCVAL(S6BEG5,S2END5)
D ARCVAL(S6BEG5,W1END3)

TOP.XI47.MC04 NONE 1 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E1END3)
B ARCVAL(S6BEG5,E6END5)
C ARCVAL(S6BEG5,F1)
D ARCVAL(S6BEG5,Q5)

TOP.XI46.MC04 NONE 1 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,F1)
B ARCVAL(W6BEG5,N1END3)
C ARCVAL(W6BEG5,N6END5)
D ARCVAL(W6BEG5,Q5)

TOP.XI46.MC02 NONE 1 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,N1END3)
B ARCVAL(W6BEG5,N6MID5)
C ARCVAL(W6BEG5,S1END3)
D ARCVAL(W6BEG5,W2END5)

TOP.XI46.MC05 NONE 1 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,F5)
B ARCVAL(W6BEG5,FX5)
C ARCVAL(W6BEG5,S1END3)
D ARCVAL(W6BEG5,S6MID5)

TOP.XI40.MC05 NONE 1 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,F4)
B ARCVAL(S6BEG4,FX4)
C ARCVAL(S6BEG4,S1END1)
D ARCVAL(S6BEG4,W6MID4)

TOP.XI40.MC02 NONE 1 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6MID4)
B ARCVAL(S6BEG4,S1END1)
C ARCVAL(S6BEG4,S2END4)
D ARCVAL(S6BEG4,W1END1)

TOP.XI40.MC04 NONE 1 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6END4)
B ARCVAL(S6BEG4,F0)
C ARCVAL(S6BEG4,Q4)
D ARCVAL(S6BEG4,W1END1)

TOP.XI41.MC04 NONE 1 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,F0)
B ARCVAL(W6BEG4,N6END4)
C ARCVAL(W6BEG4,Q4)
D ARCVAL(W6BEG4,W1END1)

TOP.XI41.MC02 NONE 1 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,N6MID4)
B ARCVAL(W6BEG4,S1END1)
C ARCVAL(W6BEG4,W1END1)
D ARCVAL(W6BEG4,W2END4)

TOP.XI41.MC05 NONE 1 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,F4)
B ARCVAL(W6BEG4,FX4)
C ARCVAL(W6BEG4,S1END1)
D ARCVAL(W6BEG4,S6MID4)

TOP.XI280.MC2S0_1 NONE 1 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S2,CLK1)

TOP.XI280.MC04 NONE 1 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK1)
B ARCVAL(CLK0,GCLK11)
C ARCVAL(CLK0,GCLK6)
D ARCVAL(CLK0,LOCAL2)

TOP.XI280.MC05 NONE 1 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK12)
B ARCVAL(CLK0,GCLK2)
C ARCVAL(CLK0,GCLK7)
D ARCVAL(CLK0,LOCAL3)

TOP.XI280.MC15 NONE 1 27 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK12)
B ARCVAL(CLK1,GCLK2)
C ARCVAL(CLK1,GCLK7)
D ARCVAL(CLK1,LOCAL3)
E ARCVAL(CLKN_S0,GCLK12)
F ARCVAL(CLKN_S0,GCLK2)
G ARCVAL(CLKN_S0,GCLK7)
H ARCVAL(CLKN_S0,LOCAL3)
I ARCVAL(CLKN_S1,GCLK12)
J ARCVAL(CLKN_S1,GCLK2)
K ARCVAL(CLKN_S1,GCLK7)
L ARCVAL(CLKN_S1,LOCAL3)
M ARCVAL(CLKN_S2,GCLK12)
N ARCVAL(CLKN_S2,GCLK2)
O ARCVAL(CLKN_S2,GCLK7)
P ARCVAL(CLKN_S2,LOCAL3)
Q ARCVAL(CLKN_S3,GCLK12)
R ARCVAL(CLKN_S3,GCLK2)
S ARCVAL(CLKN_S3,GCLK7)
T ARCVAL(CLKN_S3,LOCAL3)

TOP.XI280.MC14 NONE 1 28 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK1)
B ARCVAL(CLK1,GCLK11)
C ARCVAL(CLK1,GCLK6)
D ARCVAL(CLK1,LOCAL2)
E ARCVAL(CLKN_S0,GCLK1)
F ARCVAL(CLKN_S0,GCLK11)
G ARCVAL(CLKN_S0,GCLK6)
H ARCVAL(CLKN_S0,LOCAL2)
I ARCVAL(CLKN_S1,GCLK1)
J ARCVAL(CLKN_S1,GCLK11)
K ARCVAL(CLKN_S1,GCLK6)
L ARCVAL(CLKN_S1,LOCAL2)
M ARCVAL(CLKN_S2,GCLK1)
N ARCVAL(CLKN_S2,GCLK11)
O ARCVAL(CLKN_S2,GCLK6)
P ARCVAL(CLKN_S2,LOCAL2)
Q ARCVAL(CLKN_S3,GCLK1)
R ARCVAL(CLKN_S3,GCLK11)
S ARCVAL(CLKN_S3,GCLK6)
T ARCVAL(CLKN_S3,LOCAL2)

TOP.XI280.MC0S0_1 NONE 1 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S0,CLK1)

TOP.XI33.MC05 NONE 1 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,F7)
B ARCVAL(S6BEG3,FX3)
C ARCVAL(S6BEG3,W1END2)
D ARCVAL(S6BEG3,W6MID3)

TOP.XI33.MC02 NONE 1 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E1END2)
B ARCVAL(S6BEG3,E6MID3)
C ARCVAL(S6BEG3,S2END3)
D ARCVAL(S6BEG3,W1END2)

TOP.XI33.MC04 NONE 1 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E1END2)
B ARCVAL(S6BEG3,E6END3)
C ARCVAL(S6BEG3,F3)
D ARCVAL(S6BEG3,Q7)

TOP.XI32.MC04 NONE 1 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,F3)
B ARCVAL(W6BEG3,N1END2)
C ARCVAL(W6BEG3,N6END3)
D ARCVAL(W6BEG3,Q7)

TOP.XI32.MC02 NONE 1 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,N1END2)
B ARCVAL(W6BEG3,N6MID3)
C ARCVAL(W6BEG3,S1END2)
D ARCVAL(W6BEG3,W2END3)

TOP.XI32.MC05 NONE 1 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,F7)
B ARCVAL(W6BEG3,FX3)
C ARCVAL(W6BEG3,S1END2)
D ARCVAL(W6BEG3,S6MID3)

TOP.XI5.MC05 NONE 1 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,F6)
B ARCVAL(S6BEG2,FX2)
C ARCVAL(S6BEG2,N1END0)
D ARCVAL(S6BEG2,W6MID2)

TOP.XI5.MC02 NONE 1 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E1END0)
B ARCVAL(S6BEG2,E6MID2)
C ARCVAL(S6BEG2,N1END0)
D ARCVAL(S6BEG2,S2END2)

TOP.XI5.MC04 NONE 1 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E1END0)
B ARCVAL(S6BEG2,E6END2)
C ARCVAL(S6BEG2,F2)
D ARCVAL(S6BEG2,Q6)

TOP.XI4.MC04 NONE 1 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,E1END0)
B ARCVAL(W6BEG2,F2)
C ARCVAL(W6BEG2,N6END2)
D ARCVAL(W6BEG2,Q6)

TOP.XI4.MC02 NONE 1 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,E1END0)
B ARCVAL(W6BEG2,N1END0)
C ARCVAL(W6BEG2,N6MID2)
D ARCVAL(W6BEG2,W2END2)

TOP.XI4.MC05 NONE 1 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,F6)
B ARCVAL(W6BEG2,FX2)
C ARCVAL(W6BEG2,N1END0)
D ARCVAL(W6BEG2,S6MID2)

TOP.XI1.MC05 NONE 1 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,F5)
B ARCVAL(S6BEG1,FX1)
C ARCVAL(S6BEG1,W1END2)
D ARCVAL(S6BEG1,W6MID1)

TOP.XI1.MC02 NONE 1 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E1END2)
B ARCVAL(S6BEG1,E6MID1)
C ARCVAL(S6BEG1,S2END1)
D ARCVAL(S6BEG1,W1END2)

TOP.XI1.MC04 NONE 1 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E1END2)
B ARCVAL(S6BEG1,E6END1)
C ARCVAL(S6BEG1,F1)
D ARCVAL(S6BEG1,Q5)

TOP.XI2.MC04 NONE 1 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,F1)
B ARCVAL(W6BEG1,N1END2)
C ARCVAL(W6BEG1,N6END1)
D ARCVAL(W6BEG1,Q5)

TOP.XI2.MC02 NONE 1 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,N1END2)
B ARCVAL(W6BEG1,N6MID1)
C ARCVAL(W6BEG1,S1END2)
D ARCVAL(W6BEG1,W2END1)

TOP.XI2.MC05 NONE 1 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,F5)
B ARCVAL(W6BEG1,FX1)
C ARCVAL(W6BEG1,S1END2)
D ARCVAL(W6BEG1,S6MID1)

TOP.XI0.MC05 NONE 1 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,F4)
B ARCVAL(S6BEG0,FX0)
C ARCVAL(S6BEG0,S1END0)
D ARCVAL(S6BEG0,W6MID0)

TOP.XI0.MC02 NONE 1 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6MID0)
B ARCVAL(S6BEG0,S1END0)
C ARCVAL(S6BEG0,S2END0)
D ARCVAL(S6BEG0,W1END0)

TOP.XI0.MC04 NONE 1 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6END0)
B ARCVAL(S6BEG0,F0)
C ARCVAL(S6BEG0,Q4)
D ARCVAL(S6BEG0,W1END0)

TOP.XI3.MC04 NONE 1 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,F0)
B ARCVAL(W6BEG0,N6END0)
C ARCVAL(W6BEG0,Q4)
D ARCVAL(W6BEG0,W1END0)

TOP.XI3.MC02 NONE 1 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,N6MID0)
B ARCVAL(W6BEG0,S1END0)
C ARCVAL(W6BEG0,W1END0)
D ARCVAL(W6BEG0,W2END0)

TOP.XI3.MC05 NONE 1 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,F4)
B ARCVAL(W6BEG0,FX0)
C ARCVAL(W6BEG0,S1END0)
D ARCVAL(W6BEG0,S6MID0)

TOP.XI59.MC03 NONE 2 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,E6END7)
B ARCVAL(S6BEG7,S6END5)
C ARCVAL(S6BEG7,W6END7)
D ARCVAL(S6BEG7,W6MID7)

TOP.XI59.MC01 NONE 2 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,FX3)
B ARCVAL(S6BEG7,FX7)
C ARCVAL(S6BEG7,Q7)
D ARCVAL(S6BEG7,S6END7)

TOP.XI59.MC00 NONE 2 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG7,F3)
B ARCVAL(S6BEG7,F7)
C ARCVAL(S6BEG7,Q3)
D ARCVAL(S6BEG7,S1END3)

TOP.XI58.MC00 NONE 2 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,F3)
B ARCVAL(W6BEG7,F7)
C ARCVAL(W6BEG7,Q3)
D ARCVAL(W6BEG7,W1END3)

TOP.XI58.MC01 NONE 2 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,FX3)
B ARCVAL(W6BEG7,FX7)
C ARCVAL(W6BEG7,Q7)
D ARCVAL(W6BEG7,W6END7)

TOP.XI58.MC03 NONE 2 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG7,N6END7)
B ARCVAL(W6BEG7,S6END7)
C ARCVAL(W6BEG7,S6MID7)
D ARCVAL(W6BEG7,W6END5)

TOP.XI52.MC03 NONE 2 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,E6END6)
B ARCVAL(S6BEG6,S6END4)
C ARCVAL(S6BEG6,W6END6)
D ARCVAL(S6BEG6,W6MID6)

TOP.XI52.MC01 NONE 2 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,FX2)
B ARCVAL(S6BEG6,FX6)
C ARCVAL(S6BEG6,Q6)
D ARCVAL(S6BEG6,S6END6)

TOP.XI52.MC00 NONE 2 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG6,F2)
B ARCVAL(S6BEG6,F6)
C ARCVAL(S6BEG6,Q2)
D ARCVAL(S6BEG6,W1END1)

TOP.XI53.MC00 NONE 2 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,F2)
B ARCVAL(W6BEG6,F6)
C ARCVAL(W6BEG6,Q2)
D ARCVAL(W6BEG6,S1END1)

TOP.XI53.MC01 NONE 2 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,FX2)
B ARCVAL(W6BEG6,FX6)
C ARCVAL(W6BEG6,Q6)
D ARCVAL(W6BEG6,W6END6)

TOP.XI53.MC03 NONE 2 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG6,N6END6)
B ARCVAL(W6BEG6,S6END6)
C ARCVAL(W6BEG6,S6MID6)
D ARCVAL(W6BEG6,W6END4)

TOP.XI47.MC03 NONE 2 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,E6END5)
B ARCVAL(S6BEG5,S6END7)
C ARCVAL(S6BEG5,W6END5)
D ARCVAL(S6BEG5,W6MID5)

TOP.XI47.MC01 NONE 2 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,FX1)
B ARCVAL(S6BEG5,FX5)
C ARCVAL(S6BEG5,Q5)
D ARCVAL(S6BEG5,S6END5)

TOP.XI47.MC00 NONE 2 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG5,F1)
B ARCVAL(S6BEG5,F5)
C ARCVAL(S6BEG5,Q1)
D ARCVAL(S6BEG5,S1END3)

TOP.XI46.MC00 NONE 2 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,F1)
B ARCVAL(W6BEG5,F5)
C ARCVAL(W6BEG5,Q1)
D ARCVAL(W6BEG5,W1END3)

TOP.XI46.MC01 NONE 2 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,FX1)
B ARCVAL(W6BEG5,FX5)
C ARCVAL(W6BEG5,Q5)
D ARCVAL(W6BEG5,W6END5)

TOP.XI46.MC03 NONE 2 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG5,N6END5)
B ARCVAL(W6BEG5,S6END5)
C ARCVAL(W6BEG5,S6MID5)
D ARCVAL(W6BEG5,W6END7)

TOP.XI40.MC03 NONE 2 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E6END4)
B ARCVAL(S6BEG4,S6END6)
C ARCVAL(S6BEG4,W6END4)
D ARCVAL(S6BEG4,W6MID4)

TOP.XI40.MC01 NONE 2 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,FX0)
B ARCVAL(S6BEG4,FX4)
C ARCVAL(S6BEG4,Q4)
D ARCVAL(S6BEG4,S6END4)

TOP.XI40.MC00 NONE 2 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG4,E1END1)
B ARCVAL(S6BEG4,F0)
C ARCVAL(S6BEG4,F4)
D ARCVAL(S6BEG4,Q0)

TOP.XI41.MC00 NONE 2 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,F0)
B ARCVAL(W6BEG4,F4)
C ARCVAL(W6BEG4,N1END1)
D ARCVAL(W6BEG4,Q0)

TOP.XI41.MC01 NONE 2 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,FX0)
B ARCVAL(W6BEG4,FX4)
C ARCVAL(W6BEG4,Q4)
D ARCVAL(W6BEG4,W6END4)

TOP.XI41.MC03 NONE 2 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG4,N6END4)
B ARCVAL(W6BEG4,S6END4)
C ARCVAL(W6BEG4,S6MID4)
D ARCVAL(W6BEG4,W6END6)

TOP.XI280.MC2S0_0 NONE 2 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S2,CLK0)

TOP.XI280.MC00 NONE 2 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK0)
B ARCVAL(CLK0,LOCAL2)
C ARCVAL(CLK0,LOCAL3)
D ARCVAL(CLK0,LOCAL4)
E ARCVAL(CLK0,LOCAL5)

TOP.XI280.MC01 NONE 2 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK1)
B ARCVAL(CLK0,GCLK2)
C ARCVAL(CLK0,GCLK3)
D ARCVAL(CLK0,GCLK4)
E ARCVAL(CLK0,GCLK5)

TOP.XI280.MC02 NONE 2 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK10)
B ARCVAL(CLK0,GCLK6)
C ARCVAL(CLK0,GCLK7)
D ARCVAL(CLK0,GCLK8)
E ARCVAL(CLK0,GCLK9)

TOP.XI280.MC03 NONE 2 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CLK0,GCLK11)
B ARCVAL(CLK0,GCLK12)
C ARCVAL(CLK0,GCLK13)
D ARCVAL(CLK0,GCLK14)
E ARCVAL(CLK0,GCLK15)

TOP.XI280.MC0S0_0 NONE 2 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S0,CLK0)

TOP.XI33.MC03 NONE 2 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,E6END3)
B ARCVAL(S6BEG3,S6END1)
C ARCVAL(S6BEG3,W6END3)
D ARCVAL(S6BEG3,W6MID3)

TOP.XI33.MC01 NONE 2 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,FX3)
B ARCVAL(S6BEG3,FX7)
C ARCVAL(S6BEG3,Q7)
D ARCVAL(S6BEG3,S6END3)

TOP.XI33.MC00 NONE 2 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG3,F3)
B ARCVAL(S6BEG3,F7)
C ARCVAL(S6BEG3,Q3)
D ARCVAL(S6BEG3,S1END2)

TOP.XI32.MC00 NONE 2 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,F3)
B ARCVAL(W6BEG3,F7)
C ARCVAL(W6BEG3,Q3)
D ARCVAL(W6BEG3,W1END2)

TOP.XI32.MC01 NONE 2 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,FX3)
B ARCVAL(W6BEG3,FX7)
C ARCVAL(W6BEG3,Q7)
D ARCVAL(W6BEG3,W6END3)

TOP.XI32.MC03 NONE 2 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG3,N6END3)
B ARCVAL(W6BEG3,S6END3)
C ARCVAL(W6BEG3,S6MID3)
D ARCVAL(W6BEG3,W6END1)

TOP.XI5.MC03 NONE 2 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,E6END2)
B ARCVAL(S6BEG2,S6END0)
C ARCVAL(S6BEG2,W6END2)
D ARCVAL(S6BEG2,W6MID2)

TOP.XI5.MC01 NONE 2 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,FX2)
B ARCVAL(S6BEG2,FX6)
C ARCVAL(S6BEG2,Q6)
D ARCVAL(S6BEG2,S6END2)

TOP.XI5.MC00 NONE 2 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG2,F2)
B ARCVAL(S6BEG2,F6)
C ARCVAL(S6BEG2,Q2)
D ARCVAL(S6BEG2,W1END0)

TOP.XI4.MC00 NONE 2 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,F2)
B ARCVAL(W6BEG2,F6)
C ARCVAL(W6BEG2,Q2)
D ARCVAL(W6BEG2,S1END0)

TOP.XI4.MC01 NONE 2 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,FX2)
B ARCVAL(W6BEG2,FX6)
C ARCVAL(W6BEG2,Q6)
D ARCVAL(W6BEG2,W6END2)

TOP.XI4.MC03 NONE 2 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG2,N6END2)
B ARCVAL(W6BEG2,S6END2)
C ARCVAL(W6BEG2,S6MID2)
D ARCVAL(W6BEG2,W6END0)

TOP.XI1.MC03 NONE 2 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,E6END1)
B ARCVAL(S6BEG1,S6END3)
C ARCVAL(S6BEG1,W6END1)
D ARCVAL(S6BEG1,W6MID1)

TOP.XI1.MC01 NONE 2 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,FX1)
B ARCVAL(S6BEG1,FX5)
C ARCVAL(S6BEG1,Q5)
D ARCVAL(S6BEG1,S6END1)

TOP.XI1.MC00 NONE 2 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG1,F1)
B ARCVAL(S6BEG1,F5)
C ARCVAL(S6BEG1,Q1)
D ARCVAL(S6BEG1,S1END2)

TOP.XI2.MC00 NONE 2 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,F1)
B ARCVAL(W6BEG1,F5)
C ARCVAL(W6BEG1,Q1)
D ARCVAL(W6BEG1,W1END2)

TOP.XI2.MC01 NONE 2 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,FX1)
B ARCVAL(W6BEG1,FX5)
C ARCVAL(W6BEG1,Q5)
D ARCVAL(W6BEG1,W6END1)

TOP.XI2.MC03 NONE 2 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG1,N6END1)
B ARCVAL(W6BEG1,S6END1)
C ARCVAL(W6BEG1,S6MID1)
D ARCVAL(W6BEG1,W6END3)

TOP.XI0.MC03 NONE 2 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E6END0)
B ARCVAL(S6BEG0,S6END2)
C ARCVAL(S6BEG0,W6END0)
D ARCVAL(S6BEG0,W6MID0)

TOP.XI0.MC01 NONE 2 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,FX0)
B ARCVAL(S6BEG0,FX4)
C ARCVAL(S6BEG0,Q4)
D ARCVAL(S6BEG0,S6END0)

TOP.XI0.MC00 NONE 2 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S6BEG0,E1END0)
B ARCVAL(S6BEG0,F0)
C ARCVAL(S6BEG0,F4)
D ARCVAL(S6BEG0,Q0)

TOP.XI3.MC00 NONE 2 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,F0)
B ARCVAL(W6BEG0,F4)
C ARCVAL(W6BEG0,N1END0)
D ARCVAL(W6BEG0,Q0)

TOP.XI3.MC01 NONE 2 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,FX0)
B ARCVAL(W6BEG0,FX4)
C ARCVAL(W6BEG0,Q4)
D ARCVAL(W6BEG0,W6END0)

TOP.XI3.MC03 NONE 2 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W6BEG0,N6END0)
B ARCVAL(W6BEG0,S6END0)
C ARCVAL(W6BEG0,S6MID0)
D ARCVAL(W6BEG0,W6END2)

TOP.XI59.MC13 NONE 3 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E6END7)
B ARCVAL(N6BEG7,N6END5)
C ARCVAL(N6BEG7,W6END7)
D ARCVAL(N6BEG7,W6MID7)

TOP.XI59.MC11 NONE 3 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,FX3)
B ARCVAL(N6BEG7,FX7)
C ARCVAL(N6BEG7,N6END7)
D ARCVAL(N6BEG7,Q7)

TOP.XI59.MC10 NONE 3 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,F3)
B ARCVAL(N6BEG7,F7)
C ARCVAL(N6BEG7,N1END3)
D ARCVAL(N6BEG7,Q3)

TOP.XI58.MC10 NONE 3 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E1END3)
B ARCVAL(E6BEG7,F3)
C ARCVAL(E6BEG7,F7)
D ARCVAL(E6BEG7,Q3)

TOP.XI58.MC11 NONE 3 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E6END7)
B ARCVAL(E6BEG7,FX3)
C ARCVAL(E6BEG7,FX7)
D ARCVAL(E6BEG7,Q7)

TOP.XI58.MC13 NONE 3 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E6END5)
B ARCVAL(E6BEG7,N6END7)
C ARCVAL(E6BEG7,S6END7)
D ARCVAL(E6BEG7,S6MID7)

TOP.XI52.MC13 NONE 3 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E6END6)
B ARCVAL(N6BEG6,N6END4)
C ARCVAL(N6BEG6,W6END6)
D ARCVAL(N6BEG6,W6MID6)

TOP.XI52.MC11 NONE 3 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,FX2)
B ARCVAL(N6BEG6,FX6)
C ARCVAL(N6BEG6,N6END6)
D ARCVAL(N6BEG6,Q6)

TOP.XI52.MC10 NONE 3 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,F2)
B ARCVAL(N6BEG6,F6)
C ARCVAL(N6BEG6,Q2)
D ARCVAL(N6BEG6,W1END1)

TOP.XI53.MC10 NONE 3 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,F2)
B ARCVAL(E6BEG6,F6)
C ARCVAL(E6BEG6,Q2)
D ARCVAL(E6BEG6,S1END1)

TOP.XI53.MC11 NONE 3 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E6END6)
B ARCVAL(E6BEG6,FX2)
C ARCVAL(E6BEG6,FX6)
D ARCVAL(E6BEG6,Q6)

TOP.XI53.MC13 NONE 3 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E6END4)
B ARCVAL(E6BEG6,N6END6)
C ARCVAL(E6BEG6,S6END6)
D ARCVAL(E6BEG6,S6MID6)

TOP.XI47.MC13 NONE 3 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E6END5)
B ARCVAL(N6BEG5,N6END7)
C ARCVAL(N6BEG5,W6END5)
D ARCVAL(N6BEG5,W6MID5)

TOP.XI47.MC11 NONE 3 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,FX1)
B ARCVAL(N6BEG5,FX5)
C ARCVAL(N6BEG5,N6END5)
D ARCVAL(N6BEG5,Q5)

TOP.XI47.MC10 NONE 3 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,F1)
B ARCVAL(N6BEG5,F5)
C ARCVAL(N6BEG5,N1END3)
D ARCVAL(N6BEG5,Q1)

TOP.XI46.MC10 NONE 3 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E1END3)
B ARCVAL(E6BEG5,F1)
C ARCVAL(E6BEG5,F5)
D ARCVAL(E6BEG5,Q1)

TOP.XI46.MC11 NONE 3 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E6END5)
B ARCVAL(E6BEG5,FX1)
C ARCVAL(E6BEG5,FX5)
D ARCVAL(E6BEG5,Q5)

TOP.XI46.MC13 NONE 3 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E6END7)
B ARCVAL(E6BEG5,N6END5)
C ARCVAL(E6BEG5,S6END5)
D ARCVAL(E6BEG5,S6MID5)

TOP.XI40.MC13 NONE 3 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6END4)
B ARCVAL(N6BEG4,N6END6)
C ARCVAL(N6BEG4,W6END4)
D ARCVAL(N6BEG4,W6MID4)

TOP.XI40.MC11 NONE 3 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,FX0)
B ARCVAL(N6BEG4,FX4)
C ARCVAL(N6BEG4,N6END4)
D ARCVAL(N6BEG4,Q4)

TOP.XI40.MC10 NONE 3 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E1END1)
B ARCVAL(N6BEG4,F0)
C ARCVAL(N6BEG4,F4)
D ARCVAL(N6BEG4,Q0)

TOP.XI41.MC10 NONE 3 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,F0)
B ARCVAL(E6BEG4,F4)
C ARCVAL(E6BEG4,N1END1)
D ARCVAL(E6BEG4,Q0)

TOP.XI41.MC11 NONE 3 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E6END4)
B ARCVAL(E6BEG4,FX0)
C ARCVAL(E6BEG4,FX4)
D ARCVAL(E6BEG4,Q4)

TOP.XI41.MC13 NONE 3 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E6END6)
B ARCVAL(E6BEG4,N6END4)
C ARCVAL(E6BEG4,S6END4)
D ARCVAL(E6BEG4,S6MID4)

TOP.XI280.MC3S0_0 NONE 3 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S3,CLK0)

TOP.XI280.MC10 NONE 3 25 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK0)
B ARCVAL(CLK1,LOCAL2)
C ARCVAL(CLK1,LOCAL3)
D ARCVAL(CLK1,LOCAL4)
E ARCVAL(CLK1,LOCAL5)
F ARCVAL(CLKN_S0,GCLK0)
G ARCVAL(CLKN_S0,LOCAL2)
H ARCVAL(CLKN_S0,LOCAL3)
I ARCVAL(CLKN_S0,LOCAL4)
J ARCVAL(CLKN_S0,LOCAL5)
K ARCVAL(CLKN_S1,GCLK0)
L ARCVAL(CLKN_S1,LOCAL2)
M ARCVAL(CLKN_S1,LOCAL3)
N ARCVAL(CLKN_S1,LOCAL4)
O ARCVAL(CLKN_S1,LOCAL5)
P ARCVAL(CLKN_S2,GCLK0)
Q ARCVAL(CLKN_S2,LOCAL2)
R ARCVAL(CLKN_S2,LOCAL3)
S ARCVAL(CLKN_S2,LOCAL4)
T ARCVAL(CLKN_S2,LOCAL5)
U ARCVAL(CLKN_S3,GCLK0)
V ARCVAL(CLKN_S3,LOCAL2)
W ARCVAL(CLKN_S3,LOCAL3)
X ARCVAL(CLKN_S3,LOCAL4)
Y ARCVAL(CLKN_S3,LOCAL5)

TOP.XI280.MC11 NONE 3 26 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK1)
B ARCVAL(CLK1,GCLK2)
C ARCVAL(CLK1,GCLK3)
D ARCVAL(CLK1,GCLK4)
E ARCVAL(CLK1,GCLK5)
F ARCVAL(CLKN_S0,GCLK1)
G ARCVAL(CLKN_S0,GCLK2)
H ARCVAL(CLKN_S0,GCLK3)
I ARCVAL(CLKN_S0,GCLK4)
J ARCVAL(CLKN_S0,GCLK5)
K ARCVAL(CLKN_S1,GCLK1)
L ARCVAL(CLKN_S1,GCLK2)
M ARCVAL(CLKN_S1,GCLK3)
N ARCVAL(CLKN_S1,GCLK4)
O ARCVAL(CLKN_S1,GCLK5)
P ARCVAL(CLKN_S2,GCLK1)
Q ARCVAL(CLKN_S2,GCLK2)
R ARCVAL(CLKN_S2,GCLK3)
S ARCVAL(CLKN_S2,GCLK4)
T ARCVAL(CLKN_S2,GCLK5)
U ARCVAL(CLKN_S3,GCLK1)
V ARCVAL(CLKN_S3,GCLK2)
W ARCVAL(CLKN_S3,GCLK3)
X ARCVAL(CLKN_S3,GCLK4)
Y ARCVAL(CLKN_S3,GCLK5)

TOP.XI280.MC12 NONE 3 27 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK10)
B ARCVAL(CLK1,GCLK6)
C ARCVAL(CLK1,GCLK7)
D ARCVAL(CLK1,GCLK8)
E ARCVAL(CLK1,GCLK9)
F ARCVAL(CLKN_S0,GCLK10)
G ARCVAL(CLKN_S0,GCLK6)
H ARCVAL(CLKN_S0,GCLK7)
I ARCVAL(CLKN_S0,GCLK8)
J ARCVAL(CLKN_S0,GCLK9)
K ARCVAL(CLKN_S1,GCLK10)
L ARCVAL(CLKN_S1,GCLK6)
M ARCVAL(CLKN_S1,GCLK7)
N ARCVAL(CLKN_S1,GCLK8)
O ARCVAL(CLKN_S1,GCLK9)
P ARCVAL(CLKN_S2,GCLK10)
Q ARCVAL(CLKN_S2,GCLK6)
R ARCVAL(CLKN_S2,GCLK7)
S ARCVAL(CLKN_S2,GCLK8)
T ARCVAL(CLKN_S2,GCLK9)
U ARCVAL(CLKN_S3,GCLK10)
V ARCVAL(CLKN_S3,GCLK6)
W ARCVAL(CLKN_S3,GCLK7)
X ARCVAL(CLKN_S3,GCLK8)
Y ARCVAL(CLKN_S3,GCLK9)

TOP.XI280.MC13 NONE 3 28 0 0 1 0 0 49 49 25
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+
U
+
V
+
W
+
X
+
Y
+

A ARCVAL(CLK1,GCLK11)
B ARCVAL(CLK1,GCLK12)
C ARCVAL(CLK1,GCLK13)
D ARCVAL(CLK1,GCLK14)
E ARCVAL(CLK1,GCLK15)
F ARCVAL(CLKN_S0,GCLK11)
G ARCVAL(CLKN_S0,GCLK12)
H ARCVAL(CLKN_S0,GCLK13)
I ARCVAL(CLKN_S0,GCLK14)
J ARCVAL(CLKN_S0,GCLK15)
K ARCVAL(CLKN_S1,GCLK11)
L ARCVAL(CLKN_S1,GCLK12)
M ARCVAL(CLKN_S1,GCLK13)
N ARCVAL(CLKN_S1,GCLK14)
O ARCVAL(CLKN_S1,GCLK15)
P ARCVAL(CLKN_S2,GCLK11)
Q ARCVAL(CLKN_S2,GCLK12)
R ARCVAL(CLKN_S2,GCLK13)
S ARCVAL(CLKN_S2,GCLK14)
T ARCVAL(CLKN_S2,GCLK15)
U ARCVAL(CLKN_S3,GCLK11)
V ARCVAL(CLKN_S3,GCLK12)
W ARCVAL(CLKN_S3,GCLK13)
X ARCVAL(CLKN_S3,GCLK14)
Y ARCVAL(CLKN_S3,GCLK15)

TOP.XI280.MC1S0_0 NONE 3 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S1,CLK0)

TOP.XI33.MC13 NONE 3 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E6END3)
B ARCVAL(N6BEG3,N6END1)
C ARCVAL(N6BEG3,W6END3)
D ARCVAL(N6BEG3,W6MID3)

TOP.XI33.MC11 NONE 3 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,FX3)
B ARCVAL(N6BEG3,FX7)
C ARCVAL(N6BEG3,N6END3)
D ARCVAL(N6BEG3,Q7)

TOP.XI33.MC10 NONE 3 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,F3)
B ARCVAL(N6BEG3,F7)
C ARCVAL(N6BEG3,N1END2)
D ARCVAL(N6BEG3,Q3)

TOP.XI32.MC10 NONE 3 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E1END2)
B ARCVAL(E6BEG3,F3)
C ARCVAL(E6BEG3,F7)
D ARCVAL(E6BEG3,Q3)

TOP.XI32.MC11 NONE 3 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E6END3)
B ARCVAL(E6BEG3,FX3)
C ARCVAL(E6BEG3,FX7)
D ARCVAL(E6BEG3,Q7)

TOP.XI32.MC13 NONE 3 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E6END1)
B ARCVAL(E6BEG3,N6END3)
C ARCVAL(E6BEG3,S6END3)
D ARCVAL(E6BEG3,S6MID3)

TOP.XI5.MC13 NONE 3 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E6END2)
B ARCVAL(N6BEG2,N6END0)
C ARCVAL(N6BEG2,W6END2)
D ARCVAL(N6BEG2,W6MID2)

TOP.XI5.MC11 NONE 3 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,FX2)
B ARCVAL(N6BEG2,FX6)
C ARCVAL(N6BEG2,N6END2)
D ARCVAL(N6BEG2,Q6)

TOP.XI5.MC10 NONE 3 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,F2)
B ARCVAL(N6BEG2,F6)
C ARCVAL(N6BEG2,Q2)
D ARCVAL(N6BEG2,W1END0)

TOP.XI4.MC10 NONE 3 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,F2)
B ARCVAL(E6BEG2,F6)
C ARCVAL(E6BEG2,Q2)
D ARCVAL(E6BEG2,S1END0)

TOP.XI4.MC11 NONE 3 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E6END2)
B ARCVAL(E6BEG2,FX2)
C ARCVAL(E6BEG2,FX6)
D ARCVAL(E6BEG2,Q6)

TOP.XI4.MC13 NONE 3 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E6END0)
B ARCVAL(E6BEG2,N6END2)
C ARCVAL(E6BEG2,S6END2)
D ARCVAL(E6BEG2,S6MID2)

TOP.XI1.MC13 NONE 3 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E6END1)
B ARCVAL(N6BEG1,N6END3)
C ARCVAL(N6BEG1,W6END1)
D ARCVAL(N6BEG1,W6MID1)

TOP.XI1.MC11 NONE 3 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,FX1)
B ARCVAL(N6BEG1,FX5)
C ARCVAL(N6BEG1,N6END1)
D ARCVAL(N6BEG1,Q5)

TOP.XI1.MC10 NONE 3 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,F1)
B ARCVAL(N6BEG1,F5)
C ARCVAL(N6BEG1,N1END2)
D ARCVAL(N6BEG1,Q1)

TOP.XI2.MC10 NONE 3 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E1END2)
B ARCVAL(E6BEG1,F1)
C ARCVAL(E6BEG1,F5)
D ARCVAL(E6BEG1,Q1)

TOP.XI2.MC11 NONE 3 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E6END1)
B ARCVAL(E6BEG1,FX1)
C ARCVAL(E6BEG1,FX5)
D ARCVAL(E6BEG1,Q5)

TOP.XI2.MC13 NONE 3 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E6END3)
B ARCVAL(E6BEG1,N6END1)
C ARCVAL(E6BEG1,S6END1)
D ARCVAL(E6BEG1,S6MID1)

TOP.XI0.MC13 NONE 3 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6END0)
B ARCVAL(N6BEG0,N6END2)
C ARCVAL(N6BEG0,W6END0)
D ARCVAL(N6BEG0,W6MID0)

TOP.XI0.MC11 NONE 3 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,FX0)
B ARCVAL(N6BEG0,FX4)
C ARCVAL(N6BEG0,N6END0)
D ARCVAL(N6BEG0,Q4)

TOP.XI0.MC10 NONE 3 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E1END0)
B ARCVAL(N6BEG0,F0)
C ARCVAL(N6BEG0,F4)
D ARCVAL(N6BEG0,Q0)

TOP.XI3.MC10 NONE 3 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,F0)
B ARCVAL(E6BEG0,F4)
C ARCVAL(E6BEG0,N1END0)
D ARCVAL(E6BEG0,Q0)

TOP.XI3.MC11 NONE 3 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E6END0)
B ARCVAL(E6BEG0,FX0)
C ARCVAL(E6BEG0,FX4)
D ARCVAL(E6BEG0,Q4)

TOP.XI3.MC13 NONE 3 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E6END2)
B ARCVAL(E6BEG0,N6END0)
C ARCVAL(E6BEG0,S6END0)
D ARCVAL(E6BEG0,S6MID0)

TOP.XI59.MC15 NONE 4 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,F7)
B ARCVAL(N6BEG7,FX7)
C ARCVAL(N6BEG7,W1END3)
D ARCVAL(N6BEG7,W6MID7)

TOP.XI59.MC12 NONE 4 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E1END3)
B ARCVAL(N6BEG7,E6MID7)
C ARCVAL(N6BEG7,N2END7)
D ARCVAL(N6BEG7,W1END3)

TOP.XI59.MC14 NONE 4 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,E1END3)
B ARCVAL(N6BEG7,E6END7)
C ARCVAL(N6BEG7,F3)
D ARCVAL(N6BEG7,Q7)

TOP.XI58.MC14 NONE 4 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,F3)
B ARCVAL(E6BEG7,N1END3)
C ARCVAL(E6BEG7,N6END7)
D ARCVAL(E6BEG7,Q7)

TOP.XI58.MC12 NONE 4 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E2END7)
B ARCVAL(E6BEG7,N1END3)
C ARCVAL(E6BEG7,N6MID7)
D ARCVAL(E6BEG7,S1END3)

TOP.XI58.MC15 NONE 4 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,F7)
B ARCVAL(E6BEG7,FX7)
C ARCVAL(E6BEG7,S1END3)
D ARCVAL(E6BEG7,S6MID7)

TOP.XI52.MC15 NONE 4 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,F6)
B ARCVAL(N6BEG6,FX6)
C ARCVAL(N6BEG6,N1END1)
D ARCVAL(N6BEG6,W6MID6)

TOP.XI52.MC12 NONE 4 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E1END1)
B ARCVAL(N6BEG6,E6MID6)
C ARCVAL(N6BEG6,N1END1)
D ARCVAL(N6BEG6,N2END6)

TOP.XI52.MC14 NONE 4 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,E1END1)
B ARCVAL(N6BEG6,E6END6)
C ARCVAL(N6BEG6,F2)
D ARCVAL(N6BEG6,Q6)

TOP.XI53.MC14 NONE 4 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E1END1)
B ARCVAL(E6BEG6,F2)
C ARCVAL(E6BEG6,N6END6)
D ARCVAL(E6BEG6,Q6)

TOP.XI53.MC12 NONE 4 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E1END1)
B ARCVAL(E6BEG6,E2END6)
C ARCVAL(E6BEG6,N1END1)
D ARCVAL(E6BEG6,N6MID6)

TOP.XI53.MC15 NONE 4 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,F6)
B ARCVAL(E6BEG6,FX6)
C ARCVAL(E6BEG6,N1END1)
D ARCVAL(E6BEG6,S6MID6)

TOP.XI47.MC15 NONE 4 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,F5)
B ARCVAL(N6BEG5,FX5)
C ARCVAL(N6BEG5,W1END3)
D ARCVAL(N6BEG5,W6MID5)

TOP.XI47.MC12 NONE 4 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E1END3)
B ARCVAL(N6BEG5,E6MID5)
C ARCVAL(N6BEG5,N2END5)
D ARCVAL(N6BEG5,W1END3)

TOP.XI47.MC14 NONE 4 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,E1END3)
B ARCVAL(N6BEG5,E6END5)
C ARCVAL(N6BEG5,F1)
D ARCVAL(N6BEG5,Q5)

TOP.XI46.MC14 NONE 4 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,F1)
B ARCVAL(E6BEG5,N1END3)
C ARCVAL(E6BEG5,N6END5)
D ARCVAL(E6BEG5,Q5)

TOP.XI46.MC12 NONE 4 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E2END5)
B ARCVAL(E6BEG5,N1END3)
C ARCVAL(E6BEG5,N6MID5)
D ARCVAL(E6BEG5,S1END3)

TOP.XI46.MC15 NONE 4 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,F5)
B ARCVAL(E6BEG5,FX5)
C ARCVAL(E6BEG5,S1END3)
D ARCVAL(E6BEG5,S6MID5)

TOP.XI40.MC15 NONE 4 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,F4)
B ARCVAL(N6BEG4,FX4)
C ARCVAL(N6BEG4,S1END1)
D ARCVAL(N6BEG4,W6MID4)

TOP.XI40.MC12 NONE 4 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6MID4)
B ARCVAL(N6BEG4,N2END4)
C ARCVAL(N6BEG4,S1END1)
D ARCVAL(N6BEG4,W1END1)

TOP.XI40.MC14 NONE 4 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E6END4)
B ARCVAL(N6BEG4,F0)
C ARCVAL(N6BEG4,Q4)
D ARCVAL(N6BEG4,W1END1)

TOP.XI41.MC14 NONE 4 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,F0)
B ARCVAL(E6BEG4,N6END4)
C ARCVAL(E6BEG4,Q4)
D ARCVAL(E6BEG4,W1END1)

TOP.XI41.MC12 NONE 4 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E2END4)
B ARCVAL(E6BEG4,N6MID4)
C ARCVAL(E6BEG4,S1END1)
D ARCVAL(E6BEG4,W1END1)

TOP.XI41.MC15 NONE 4 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,F4)
B ARCVAL(E6BEG4,FX4)
C ARCVAL(E6BEG4,S1END1)
D ARCVAL(E6BEG4,S6MID4)

TOP.XI280.MC3S0_1 NONE 4 24 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S3,CLK1)

EMPTY NONE 4 25 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI280.MC08 NONE 4 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CLK0,GCLK0)
B ARCVAL(CLK0,GCLK10)
C ARCVAL(CLK0,GCLK15)
D ARCVAL(CLK0,GCLK5)

TOP.XI280.MC18 NONE 4 27 0 0 1 0 0 39 39 20
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+
L
+
M
+
N
+
O
+
P
+
Q
+
R
+
S
+
T
+

A ARCVAL(CLK1,GCLK0)
B ARCVAL(CLK1,GCLK10)
C ARCVAL(CLK1,GCLK15)
D ARCVAL(CLK1,GCLK5)
E ARCVAL(CLKN_S0,GCLK0)
F ARCVAL(CLKN_S0,GCLK10)
G ARCVAL(CLKN_S0,GCLK15)
H ARCVAL(CLKN_S0,GCLK5)
I ARCVAL(CLKN_S1,GCLK0)
J ARCVAL(CLKN_S1,GCLK10)
K ARCVAL(CLKN_S1,GCLK15)
L ARCVAL(CLKN_S1,GCLK5)
M ARCVAL(CLKN_S2,GCLK0)
N ARCVAL(CLKN_S2,GCLK10)
O ARCVAL(CLKN_S2,GCLK15)
P ARCVAL(CLKN_S2,GCLK5)
Q ARCVAL(CLKN_S3,GCLK0)
R ARCVAL(CLKN_S3,GCLK10)
S ARCVAL(CLKN_S3,GCLK15)
T ARCVAL(CLKN_S3,GCLK5)

EMPTY NONE 4 28 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI280.MC1S0_1 NONE 4 29 0 0 1 0 0 1 1 1
A

A

A ARCVAL(CLK_S1,CLK1)

TOP.XI33.MC15 NONE 4 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,F7)
B ARCVAL(N6BEG3,FX3)
C ARCVAL(N6BEG3,W1END2)
D ARCVAL(N6BEG3,W6MID3)

TOP.XI33.MC12 NONE 4 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E1END2)
B ARCVAL(N6BEG3,E6MID3)
C ARCVAL(N6BEG3,N2END3)
D ARCVAL(N6BEG3,W1END2)

TOP.XI33.MC14 NONE 4 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,E1END2)
B ARCVAL(N6BEG3,E6END3)
C ARCVAL(N6BEG3,F3)
D ARCVAL(N6BEG3,Q7)

TOP.XI32.MC14 NONE 4 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,F3)
B ARCVAL(E6BEG3,N1END2)
C ARCVAL(E6BEG3,N6END3)
D ARCVAL(E6BEG3,Q7)

TOP.XI32.MC12 NONE 4 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E2END3)
B ARCVAL(E6BEG3,N1END2)
C ARCVAL(E6BEG3,N6MID3)
D ARCVAL(E6BEG3,S1END2)

TOP.XI32.MC15 NONE 4 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,F7)
B ARCVAL(E6BEG3,FX3)
C ARCVAL(E6BEG3,S1END2)
D ARCVAL(E6BEG3,S6MID3)

TOP.XI5.MC15 NONE 4 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,F6)
B ARCVAL(N6BEG2,FX2)
C ARCVAL(N6BEG2,N1END0)
D ARCVAL(N6BEG2,W6MID2)

TOP.XI5.MC12 NONE 4 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E1END0)
B ARCVAL(N6BEG2,E6MID2)
C ARCVAL(N6BEG2,N1END0)
D ARCVAL(N6BEG2,N2END2)

TOP.XI5.MC14 NONE 4 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,E1END0)
B ARCVAL(N6BEG2,E6END2)
C ARCVAL(N6BEG2,F2)
D ARCVAL(N6BEG2,Q6)

TOP.XI4.MC14 NONE 4 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E1END0)
B ARCVAL(E6BEG2,F2)
C ARCVAL(E6BEG2,N6END2)
D ARCVAL(E6BEG2,Q6)

TOP.XI4.MC12 NONE 4 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E1END0)
B ARCVAL(E6BEG2,E2END2)
C ARCVAL(E6BEG2,N1END0)
D ARCVAL(E6BEG2,N6MID2)

TOP.XI4.MC15 NONE 4 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,F6)
B ARCVAL(E6BEG2,FX2)
C ARCVAL(E6BEG2,N1END0)
D ARCVAL(E6BEG2,S6MID2)

TOP.XI1.MC15 NONE 4 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,F5)
B ARCVAL(N6BEG1,FX1)
C ARCVAL(N6BEG1,W1END2)
D ARCVAL(N6BEG1,W6MID1)

TOP.XI1.MC12 NONE 4 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E1END2)
B ARCVAL(N6BEG1,E6MID1)
C ARCVAL(N6BEG1,N2END1)
D ARCVAL(N6BEG1,W1END2)

TOP.XI1.MC14 NONE 4 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,E1END2)
B ARCVAL(N6BEG1,E6END1)
C ARCVAL(N6BEG1,F1)
D ARCVAL(N6BEG1,Q5)

TOP.XI2.MC14 NONE 4 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,F1)
B ARCVAL(E6BEG1,N1END2)
C ARCVAL(E6BEG1,N6END1)
D ARCVAL(E6BEG1,Q5)

TOP.XI2.MC12 NONE 4 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E2END1)
B ARCVAL(E6BEG1,N1END2)
C ARCVAL(E6BEG1,N6MID1)
D ARCVAL(E6BEG1,S1END2)

TOP.XI2.MC15 NONE 4 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,F5)
B ARCVAL(E6BEG1,FX1)
C ARCVAL(E6BEG1,S1END2)
D ARCVAL(E6BEG1,S6MID1)

TOP.XI0.MC15 NONE 4 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,F4)
B ARCVAL(N6BEG0,FX0)
C ARCVAL(N6BEG0,S1END0)
D ARCVAL(N6BEG0,W6MID0)

TOP.XI0.MC12 NONE 4 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6MID0)
B ARCVAL(N6BEG0,N2END0)
C ARCVAL(N6BEG0,S1END0)
D ARCVAL(N6BEG0,W1END0)

TOP.XI0.MC14 NONE 4 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E6END0)
B ARCVAL(N6BEG0,F0)
C ARCVAL(N6BEG0,Q4)
D ARCVAL(N6BEG0,W1END0)

TOP.XI3.MC14 NONE 4 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,F0)
B ARCVAL(E6BEG0,N6END0)
C ARCVAL(E6BEG0,Q4)
D ARCVAL(E6BEG0,W1END0)

TOP.XI3.MC12 NONE 4 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E2END0)
B ARCVAL(E6BEG0,N6MID0)
C ARCVAL(E6BEG0,S1END0)
D ARCVAL(E6BEG0,W1END0)

TOP.XI3.MC15 NONE 4 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,F4)
B ARCVAL(E6BEG0,FX0)
C ARCVAL(E6BEG0,S1END0)
D ARCVAL(E6BEG0,S6MID0)

EMPTY NONE 5 0 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI59.MC17 NONE 5 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG7,N1END3)
B ARCVAL(N6BEG7,N2END7)
C ARCVAL(N6BEG7,N6END5)
D ARCVAL(N6BEG7,N6END7)

EMPTY NONE 5 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI332.MC06 NONE 5 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E2MID7)
B ARCVAL(MI5,N1END3)
C ARCVAL(MI5,S2MID7)
D ARCVAL(MI5,W2MID6)

TOP.XI58.MC17 NONE 5 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG7,E1END3)
B ARCVAL(E6BEG7,E2END7)
C ARCVAL(E6BEG7,E6END5)
D ARCVAL(E6BEG7,E6END7)

TOP.XI332.MC14 NONE 5 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E1END3)
B ARCVAL(MI7,E2MID6)
C ARCVAL(MI7,N2MID7)
D ARCVAL(MI7,S2MID6)

TOP.XI313.MC16 NONE 5 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F2)
B ARCVAL(N1BEG3,FX4)
C ARCVAL(N1BEG3,Q0)
D ARCVAL(N1BEG3,Q6)

TOP.XI52.MC17 NONE 5 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG6,N2END6)
B ARCVAL(N6BEG6,N6END4)
C ARCVAL(N6BEG6,N6END6)
D ARCVAL(N6BEG6,W1END1)

TOP.XI313.MC06 NONE 5 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F2)
B ARCVAL(S1BEG3,FX4)
C ARCVAL(S1BEG3,Q0)
D ARCVAL(S1BEG3,Q6)

TOP.XI314.MC06 NONE 5 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F2)
B ARCVAL(W1BEG3,FX4)
C ARCVAL(W1BEG3,Q0)
D ARCVAL(W1BEG3,Q6)

TOP.XI53.MC17 NONE 5 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG6,E2END6)
B ARCVAL(E6BEG6,E6END4)
C ARCVAL(E6BEG6,E6END6)
D ARCVAL(E6BEG6,S1END1)

TOP.XI314.MC16 NONE 5 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F2)
B ARCVAL(E1BEG3,FX4)
C ARCVAL(E1BEG3,Q0)
D ARCVAL(E1BEG3,Q6)

TOP.XI318.MC16 NONE 5 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F2)
B ARCVAL(N1BEG1,FX4)
C ARCVAL(N1BEG1,Q0)
D ARCVAL(N1BEG1,Q6)

TOP.XI47.MC17 NONE 5 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG5,N1END3)
B ARCVAL(N6BEG5,N2END5)
C ARCVAL(N6BEG5,N6END5)
D ARCVAL(N6BEG5,N6END7)

TOP.XI318.MC06 NONE 5 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F2)
B ARCVAL(S1BEG1,FX4)
C ARCVAL(S1BEG1,Q0)
D ARCVAL(S1BEG1,Q6)

TOP.XI317.MC06 NONE 5 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F2)
B ARCVAL(W1BEG1,FX4)
C ARCVAL(W1BEG1,Q0)
D ARCVAL(W1BEG1,Q6)

TOP.XI46.MC17 NONE 5 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG5,E1END3)
B ARCVAL(E6BEG5,E2END5)
C ARCVAL(E6BEG5,E6END5)
D ARCVAL(E6BEG5,E6END7)

TOP.XI317.MC16 NONE 5 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F2)
B ARCVAL(E1BEG1,FX4)
C ARCVAL(E1BEG1,Q0)
D ARCVAL(E1BEG1,Q6)

EMPTY NONE 5 18 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI40.MC17 NONE 5 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG4,E1END1)
B ARCVAL(N6BEG4,N2END4)
C ARCVAL(N6BEG4,N6END4)
D ARCVAL(N6BEG4,N6END6)

EMPTY NONE 5 20 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI331.MC06 NONE 5 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E2MID5)
B ARCVAL(MI4,N1END2)
C ARCVAL(MI4,S2MID5)
D ARCVAL(MI4,W2MID4)

TOP.XI41.MC17 NONE 5 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG4,E2END4)
B ARCVAL(E6BEG4,E6END4)
C ARCVAL(E6BEG4,E6END6)
D ARCVAL(E6BEG4,N1END1)

TOP.XI331.MC14 NONE 5 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E1END2)
B ARCVAL(MI6,E2MID4)
C ARCVAL(MI6,N2MID5)
D ARCVAL(MI6,S2MID4)

TOP.XI322.MC16 NONE 5 24 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE3,E2MID4)
B ARCVAL(CE3,GCLK6)
C ARCVAL(CE3,GND)
D ARCVAL(CE3,N2END4)
E PROPERTY(SLICE3.CEMUX,0)
F PROPERTY(SLICE3.CEMUX,1)

TOP.XI322.MC02 NONE 5 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE2,E2END4)
B ARCVAL(CE2,E2MID4)
C ARCVAL(CE2,LOCAL3)
D ARCVAL(CE2,LOCAL5)
E ARCVAL(CE2,W2MID4)

TOP.XI322.MCS1 NONE 5 26 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE3.CEMUX,INV)
B PROPERTY(SLICE3.CEMUX,1)

TOP.XI321.MCS1 NONE 5 27 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE1.CEMUX,INV)
B PROPERTY(SLICE1.CEMUX,1)

TOP.XI321.MC02 NONE 5 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE0,E2END3)
B ARCVAL(CE0,E2MID3)
C ARCVAL(CE0,LOCAL3)
D ARCVAL(CE0,LOCAL5)
E ARCVAL(CE0,W2MID3)

TOP.XI321.MC16 NONE 5 29 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE1,E2MID3)
B ARCVAL(CE1,GCLK6)
C ARCVAL(CE1,GND)
D ARCVAL(CE1,N2END3)
E PROPERTY(SLICE1.CEMUX,0)
F PROPERTY(SLICE1.CEMUX,1)

EMPTY NONE 5 30 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI33.MC17 NONE 5 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG3,N1END2)
B ARCVAL(N6BEG3,N2END3)
C ARCVAL(N6BEG3,N6END1)
D ARCVAL(N6BEG3,N6END3)

EMPTY NONE 5 32 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI319.MC06 NONE 5 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E2MID3)
B ARCVAL(MI1,N1END1)
C ARCVAL(MI1,S2MID3)
D ARCVAL(MI1,W2MID2)

TOP.XI32.MC17 NONE 5 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG3,E1END2)
B ARCVAL(E6BEG3,E2END3)
C ARCVAL(E6BEG3,E6END1)
D ARCVAL(E6BEG3,E6END3)

TOP.XI319.MC14 NONE 5 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E1END1)
B ARCVAL(MI3,E2MID2)
C ARCVAL(MI3,N2MID3)
D ARCVAL(MI3,S2MID2)

TOP.XI315.MC16 NONE 5 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F2)
B ARCVAL(N1BEG2,FX4)
C ARCVAL(N1BEG2,Q0)
D ARCVAL(N1BEG2,Q6)

TOP.XI5.MC17 NONE 5 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG2,N2END2)
B ARCVAL(N6BEG2,N6END0)
C ARCVAL(N6BEG2,N6END2)
D ARCVAL(N6BEG2,W1END0)

TOP.XI315.MC06 NONE 5 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F2)
B ARCVAL(S1BEG2,FX4)
C ARCVAL(S1BEG2,Q0)
D ARCVAL(S1BEG2,Q6)

TOP.XI316.MC06 NONE 5 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F2)
B ARCVAL(W1BEG2,FX4)
C ARCVAL(W1BEG2,Q0)
D ARCVAL(W1BEG2,Q6)

TOP.XI4.MC17 NONE 5 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG2,E2END2)
B ARCVAL(E6BEG2,E6END0)
C ARCVAL(E6BEG2,E6END2)
D ARCVAL(E6BEG2,S1END0)

TOP.XI316.MC16 NONE 5 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F2)
B ARCVAL(E1BEG2,FX4)
C ARCVAL(E1BEG2,Q0)
D ARCVAL(E1BEG2,Q6)

TOP.XI312.MC16 NONE 5 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F2)
B ARCVAL(N1BEG0,FX4)
C ARCVAL(N1BEG0,Q0)
D ARCVAL(N1BEG0,Q6)

TOP.XI1.MC17 NONE 5 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG1,N1END2)
B ARCVAL(N6BEG1,N2END1)
C ARCVAL(N6BEG1,N6END1)
D ARCVAL(N6BEG1,N6END3)

TOP.XI312.MC06 NONE 5 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F2)
B ARCVAL(S1BEG0,FX4)
C ARCVAL(S1BEG0,Q0)
D ARCVAL(S1BEG0,Q6)

TOP.XI311.MC06 NONE 5 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F2)
B ARCVAL(W1BEG0,FX4)
C ARCVAL(W1BEG0,Q0)
D ARCVAL(W1BEG0,Q6)

TOP.XI2.MC17 NONE 5 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG1,E1END2)
B ARCVAL(E6BEG1,E2END1)
C ARCVAL(E6BEG1,E6END1)
D ARCVAL(E6BEG1,E6END3)

TOP.XI311.MC16 NONE 5 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F2)
B ARCVAL(E1BEG0,FX4)
C ARCVAL(E1BEG0,Q0)
D ARCVAL(E1BEG0,Q6)

EMPTY NONE 5 48 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI0.MC17 NONE 5 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N6BEG0,E1END0)
B ARCVAL(N6BEG0,N2END0)
C ARCVAL(N6BEG0,N6END0)
D ARCVAL(N6BEG0,N6END2)

EMPTY NONE 5 50 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI309.MC06 NONE 5 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E2MID1)
B ARCVAL(MI0,N1END0)
C ARCVAL(MI0,S2MID1)
D ARCVAL(MI0,W2MID0)

TOP.XI3.MC17 NONE 5 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6BEG0,E2END0)
B ARCVAL(E6BEG0,E6END0)
C ARCVAL(E6BEG0,E6END2)
D ARCVAL(E6BEG0,N1END0)

TOP.XI309.MC14 NONE 5 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E1END0)
B ARCVAL(MI2,E2MID0)
C ARCVAL(MI2,N2MID1)
D ARCVAL(MI2,S2MID0)

TOP.XI333.MC15 NONE 6 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2END6)
B ARCVAL(LOCAL7,E2END7)
C ARCVAL(LOCAL7,N2END6)
D ARCVAL(LOCAL7,N2END7)

TOP.XI333.MC07 NONE 6 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,S2END6)
B ARCVAL(LOCAL5,S2END7)
C ARCVAL(LOCAL5,W2END6)
D ARCVAL(LOCAL5,W2END7)

TOP.XI333.MC14 NONE 6 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2MID6)
B ARCVAL(LOCAL7,E2MID7)
C ARCVAL(LOCAL7,N2MID6)
D ARCVAL(LOCAL7,N2MID7)

TOP.XI332.MC05 NONE 6 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E2END6)
B ARCVAL(MI5,N2END7)
C ARCVAL(MI5,S2END6)
D ARCVAL(MI5,W1END3)

TOP.XI332.MC07 NONE 6 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E2END7)
B ARCVAL(MI5,S1END3)
C ARCVAL(MI5,S2END7)
D ARCVAL(MI5,W2END6)

TOP.XI332.MC15 NONE 6 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E2END6)
B ARCVAL(MI7,N2END7)
C ARCVAL(MI7,S2END6)
D ARCVAL(MI7,W1END3)

TOP.XI313.MC15 NONE 6 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,CLK1)
B ARCVAL(N1BEG3,F1)
C ARCVAL(N1BEG3,F7)
D ARCVAL(N1BEG3,Q5)

TOP.XI313.MC07 NONE 6 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F3)
B ARCVAL(S1BEG3,FX5)
C ARCVAL(S1BEG3,Q1)
D ARCVAL(S1BEG3,Q7)

TOP.XI313.MC05 NONE 6 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,CLK1)
B ARCVAL(S1BEG3,F1)
C ARCVAL(S1BEG3,F7)
D ARCVAL(S1BEG3,Q5)

TOP.XI314.MC05 NONE 6 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,CLK1)
B ARCVAL(W1BEG3,F1)
C ARCVAL(W1BEG3,F7)
D ARCVAL(W1BEG3,Q5)

TOP.XI314.MC07 NONE 6 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F3)
B ARCVAL(W1BEG3,FX5)
C ARCVAL(W1BEG3,Q1)
D ARCVAL(W1BEG3,Q7)

TOP.XI314.MC15 NONE 6 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,CLK1)
B ARCVAL(E1BEG3,F1)
C ARCVAL(E1BEG3,F7)
D ARCVAL(E1BEG3,Q5)

TOP.XI318.MC15 NONE 6 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F1)
B ARCVAL(N1BEG1,F7)
C ARCVAL(N1BEG1,FX3)
D ARCVAL(N1BEG1,Q5)

TOP.XI318.MC07 NONE 6 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F3)
B ARCVAL(S1BEG1,FX5)
C ARCVAL(S1BEG1,Q1)
D ARCVAL(S1BEG1,Q7)

TOP.XI318.MC05 NONE 6 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F1)
B ARCVAL(S1BEG1,F7)
C ARCVAL(S1BEG1,FX3)
D ARCVAL(S1BEG1,Q5)

TOP.XI317.MC05 NONE 6 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F1)
B ARCVAL(W1BEG1,F7)
C ARCVAL(W1BEG1,FX3)
D ARCVAL(W1BEG1,Q5)

TOP.XI317.MC07 NONE 6 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F3)
B ARCVAL(W1BEG1,FX5)
C ARCVAL(W1BEG1,Q1)
D ARCVAL(W1BEG1,Q7)

TOP.XI317.MC15 NONE 6 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F1)
B ARCVAL(E1BEG1,F7)
C ARCVAL(E1BEG1,FX3)
D ARCVAL(E1BEG1,Q5)

TOP.XI330.MC15 NONE 6 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2END4)
B ARCVAL(LOCAL3,E2END5)
C ARCVAL(LOCAL3,N2END4)
D ARCVAL(LOCAL3,N2END5)

TOP.XI330.MC07 NONE 6 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,S2END4)
B ARCVAL(LOCAL1,S2END5)
C ARCVAL(LOCAL1,W2END4)
D ARCVAL(LOCAL1,W2END5)

TOP.XI330.MC14 NONE 6 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2MID4)
B ARCVAL(LOCAL3,E2MID5)
C ARCVAL(LOCAL3,N2MID4)
D ARCVAL(LOCAL3,N2MID5)

TOP.XI331.MC05 NONE 6 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E2END4)
B ARCVAL(MI4,N2END5)
C ARCVAL(MI4,S2END4)
D ARCVAL(MI4,W1END2)

TOP.XI331.MC07 NONE 6 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E2END5)
B ARCVAL(MI4,S1END2)
C ARCVAL(MI4,S2END5)
D ARCVAL(MI4,W2END4)

TOP.XI331.MC15 NONE 6 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E2END4)
B ARCVAL(MI6,N2END5)
C ARCVAL(MI6,S2END4)
D ARCVAL(MI6,W1END2)

TOP.XI322.MC15 NONE 6 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,GCLK10)
B ARCVAL(CE3,GCLK5)
C ARCVAL(CE3,LOCAL5)
D ARCVAL(CE3,N2MID4)

TOP.XI322.MC07 NONE 6 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,E2END4)
B ARCVAL(CE2,GCLK7)
C ARCVAL(CE2,LOCAL2)
D ARCVAL(CE2,S2MID4)

TOP.XI322.MC05 NONE 6 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,GCLK10)
B ARCVAL(CE2,GCLK5)
C ARCVAL(CE2,LOCAL5)
D ARCVAL(CE2,N2MID4)

TOP.XI321.MC05 NONE 6 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,GCLK10)
B ARCVAL(CE0,GCLK5)
C ARCVAL(CE0,LOCAL5)
D ARCVAL(CE0,N2MID3)

TOP.XI321.MC07 NONE 6 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,E2END3)
B ARCVAL(CE0,GCLK7)
C ARCVAL(CE0,LOCAL2)
D ARCVAL(CE0,S2MID3)

TOP.XI321.MC15 NONE 6 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,GCLK10)
B ARCVAL(CE1,GCLK5)
C ARCVAL(CE1,LOCAL5)
D ARCVAL(CE1,N2MID3)

TOP.XI320.MC15 NONE 6 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2END2)
B ARCVAL(LOCAL6,E2END3)
C ARCVAL(LOCAL6,N2END2)
D ARCVAL(LOCAL6,N2END3)

TOP.XI320.MC07 NONE 6 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,S2END2)
B ARCVAL(LOCAL4,S2END3)
C ARCVAL(LOCAL4,W2END2)
D ARCVAL(LOCAL4,W2END3)

TOP.XI320.MC14 NONE 6 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2MID2)
B ARCVAL(LOCAL6,E2MID3)
C ARCVAL(LOCAL6,N2MID2)
D ARCVAL(LOCAL6,N2MID3)

TOP.XI319.MC05 NONE 6 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E2END2)
B ARCVAL(MI1,N2END3)
C ARCVAL(MI1,S2END2)
D ARCVAL(MI1,W1END1)

TOP.XI319.MC07 NONE 6 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E2END3)
B ARCVAL(MI1,S1END1)
C ARCVAL(MI1,S2END3)
D ARCVAL(MI1,W2END2)

TOP.XI319.MC15 NONE 6 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E2END2)
B ARCVAL(MI3,N2END3)
C ARCVAL(MI3,S2END2)
D ARCVAL(MI3,W1END1)

TOP.XI315.MC15 NONE 6 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,CLK0)
B ARCVAL(N1BEG2,F1)
C ARCVAL(N1BEG2,F7)
D ARCVAL(N1BEG2,Q5)

TOP.XI315.MC07 NONE 6 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F3)
B ARCVAL(S1BEG2,FX5)
C ARCVAL(S1BEG2,Q1)
D ARCVAL(S1BEG2,Q7)

TOP.XI315.MC05 NONE 6 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,CLK0)
B ARCVAL(S1BEG2,F1)
C ARCVAL(S1BEG2,F7)
D ARCVAL(S1BEG2,Q5)

TOP.XI316.MC05 NONE 6 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,CLK0)
B ARCVAL(W1BEG2,F1)
C ARCVAL(W1BEG2,F7)
D ARCVAL(W1BEG2,Q5)

TOP.XI316.MC07 NONE 6 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F3)
B ARCVAL(W1BEG2,FX5)
C ARCVAL(W1BEG2,Q1)
D ARCVAL(W1BEG2,Q7)

TOP.XI316.MC15 NONE 6 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,CLK0)
B ARCVAL(E1BEG2,F1)
C ARCVAL(E1BEG2,F7)
D ARCVAL(E1BEG2,Q5)

TOP.XI312.MC15 NONE 6 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F1)
B ARCVAL(N1BEG0,F7)
C ARCVAL(N1BEG0,FX3)
D ARCVAL(N1BEG0,Q5)

TOP.XI312.MC07 NONE 6 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F3)
B ARCVAL(S1BEG0,FX5)
C ARCVAL(S1BEG0,Q1)
D ARCVAL(S1BEG0,Q7)

TOP.XI312.MC05 NONE 6 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F1)
B ARCVAL(S1BEG0,F7)
C ARCVAL(S1BEG0,FX3)
D ARCVAL(S1BEG0,Q5)

TOP.XI311.MC05 NONE 6 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F1)
B ARCVAL(W1BEG0,F7)
C ARCVAL(W1BEG0,FX3)
D ARCVAL(W1BEG0,Q5)

TOP.XI311.MC07 NONE 6 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F3)
B ARCVAL(W1BEG0,FX5)
C ARCVAL(W1BEG0,Q1)
D ARCVAL(W1BEG0,Q7)

TOP.XI311.MC15 NONE 6 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F1)
B ARCVAL(E1BEG0,F7)
C ARCVAL(E1BEG0,FX3)
D ARCVAL(E1BEG0,Q5)

TOP.XI310.MC15 NONE 6 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2END0)
B ARCVAL(LOCAL2,E2END1)
C ARCVAL(LOCAL2,N2END0)
D ARCVAL(LOCAL2,N2END1)

TOP.XI310.MC07 NONE 6 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,S2END0)
B ARCVAL(LOCAL0,S2END1)
C ARCVAL(LOCAL0,W2END0)
D ARCVAL(LOCAL0,W2END1)

TOP.XI310.MC14 NONE 6 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2MID0)
B ARCVAL(LOCAL2,E2MID1)
C ARCVAL(LOCAL2,N2MID0)
D ARCVAL(LOCAL2,N2MID1)

TOP.XI309.MC05 NONE 6 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E2END0)
B ARCVAL(MI0,N2END1)
C ARCVAL(MI0,S2END0)
D ARCVAL(MI0,W1END0)

TOP.XI309.MC07 NONE 6 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E2END1)
B ARCVAL(MI0,S1END0)
C ARCVAL(MI0,S2END1)
D ARCVAL(MI0,W2END0)

TOP.XI309.MC15 NONE 6 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E2END0)
B ARCVAL(MI2,N2END1)
C ARCVAL(MI2,S2END0)
D ARCVAL(MI2,W1END0)

TOP.XI333.MC05 NONE 7 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2END6)
B ARCVAL(LOCAL5,E2END7)
C ARCVAL(LOCAL5,N2END6)
D ARCVAL(LOCAL5,N2END7)

TOP.XI333.MC02 NONE 7 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2END7)
B ARCVAL(LOCAL5,E2MID7)
C ARCVAL(LOCAL5,W2END7)
D ARCVAL(LOCAL5,W2MID7)

TOP.XI333.MC04 NONE 7 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2MID6)
B ARCVAL(LOCAL5,E2MID7)
C ARCVAL(LOCAL5,N2MID6)
D ARCVAL(LOCAL5,N2MID7)

TOP.XI332.MC04 NONE 7 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,E1END3)
B ARCVAL(MI5,E2MID6)
C ARCVAL(MI5,N2MID7)
D ARCVAL(MI5,S2MID6)

TOP.XI332.MC02 NONE 7 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI5,LOCAL3)
B ARCVAL(MI5,LOCAL6)
C ARCVAL(MI5,N2END7)
D ARCVAL(MI5,N2MID7)
E ARCVAL(MI5,S2END7)
F ARCVAL(MI5,S2MID7)

TOP.XI332.MC16 NONE 7 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E2MID7)
B ARCVAL(MI7,N1END3)
C ARCVAL(MI7,S2MID7)
D ARCVAL(MI7,W2MID6)

TOP.XI313.MC14 NONE 7 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F0)
B ARCVAL(N1BEG3,F6)
C ARCVAL(N1BEG3,FX2)
D ARCVAL(N1BEG3,Q4)

TOP.XI313.MC02 NONE 7 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,FX0)
B ARCVAL(S1BEG3,FX1)
C ARCVAL(S1BEG3,Q4)
D ARCVAL(S1BEG3,Q5)
E ARCVAL(S1BEG3,Q6)
F ARCVAL(S1BEG3,Q7)

TOP.XI313.MC04 NONE 7 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F0)
B ARCVAL(S1BEG3,F6)
C ARCVAL(S1BEG3,FX2)
D ARCVAL(S1BEG3,Q4)

TOP.XI314.MC04 NONE 7 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F0)
B ARCVAL(W1BEG3,F6)
C ARCVAL(W1BEG3,FX2)
D ARCVAL(W1BEG3,Q4)

TOP.XI314.MC02 NONE 7 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,FX0)
B ARCVAL(W1BEG3,FX1)
C ARCVAL(W1BEG3,Q4)
D ARCVAL(W1BEG3,Q5)
E ARCVAL(W1BEG3,Q6)
F ARCVAL(W1BEG3,Q7)

TOP.XI314.MC14 NONE 7 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F0)
B ARCVAL(E1BEG3,F6)
C ARCVAL(E1BEG3,FX2)
D ARCVAL(E1BEG3,Q4)

TOP.XI318.MC14 NONE 7 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F0)
B ARCVAL(N1BEG1,F6)
C ARCVAL(N1BEG1,FX2)
D ARCVAL(N1BEG1,Q4)

TOP.XI318.MC02 NONE 7 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,FX0)
B ARCVAL(S1BEG1,FX1)
C ARCVAL(S1BEG1,Q4)
D ARCVAL(S1BEG1,Q5)
E ARCVAL(S1BEG1,Q6)
F ARCVAL(S1BEG1,Q7)

TOP.XI318.MC04 NONE 7 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F0)
B ARCVAL(S1BEG1,F6)
C ARCVAL(S1BEG1,FX2)
D ARCVAL(S1BEG1,Q4)

TOP.XI317.MC04 NONE 7 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F0)
B ARCVAL(W1BEG1,F6)
C ARCVAL(W1BEG1,FX2)
D ARCVAL(W1BEG1,Q4)

TOP.XI317.MC02 NONE 7 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,FX0)
B ARCVAL(W1BEG1,FX1)
C ARCVAL(W1BEG1,Q4)
D ARCVAL(W1BEG1,Q5)
E ARCVAL(W1BEG1,Q6)
F ARCVAL(W1BEG1,Q7)

TOP.XI317.MC14 NONE 7 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F0)
B ARCVAL(E1BEG1,F6)
C ARCVAL(E1BEG1,FX2)
D ARCVAL(E1BEG1,Q4)

TOP.XI330.MC05 NONE 7 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2END4)
B ARCVAL(LOCAL1,E2END5)
C ARCVAL(LOCAL1,N2END4)
D ARCVAL(LOCAL1,N2END5)

TOP.XI330.MC02 NONE 7 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2END5)
B ARCVAL(LOCAL1,E2MID5)
C ARCVAL(LOCAL1,W2END5)
D ARCVAL(LOCAL1,W2MID5)

TOP.XI330.MC04 NONE 7 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2MID4)
B ARCVAL(LOCAL1,E2MID5)
C ARCVAL(LOCAL1,N2MID4)
D ARCVAL(LOCAL1,N2MID5)

TOP.XI331.MC04 NONE 7 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,E1END2)
B ARCVAL(MI4,E2MID4)
C ARCVAL(MI4,N2MID5)
D ARCVAL(MI4,S2MID4)

TOP.XI331.MC02 NONE 7 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI4,LOCAL5)
B ARCVAL(MI4,LOCAL6)
C ARCVAL(MI4,N2END5)
D ARCVAL(MI4,N2MID5)
E ARCVAL(MI4,S2END5)
F ARCVAL(MI4,S2MID5)

TOP.XI331.MC16 NONE 7 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E2MID5)
B ARCVAL(MI6,N1END2)
C ARCVAL(MI6,S2MID5)
D ARCVAL(MI6,W2MID4)

TOP.XI322.MC14 NONE 7 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,GCLK4)
B ARCVAL(CE3,GCLK9)
C ARCVAL(CE3,LOCAL3)
D ARCVAL(CE3,W2END4)

TOP.XI322.MC06 NONE 7 25 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE2,E2MID4)
B ARCVAL(CE2,GCLK6)
C ARCVAL(CE2,GND)
D ARCVAL(CE2,N2END4)
E PROPERTY(SLICE2.CEMUX,0)
F PROPERTY(SLICE2.CEMUX,1)

TOP.XI322.MC04 NONE 7 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,GCLK4)
B ARCVAL(CE2,GCLK9)
C ARCVAL(CE2,LOCAL3)
D ARCVAL(CE2,W2END4)

TOP.XI321.MC04 NONE 7 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,GCLK4)
B ARCVAL(CE0,GCLK9)
C ARCVAL(CE0,LOCAL3)
D ARCVAL(CE0,W2END3)

TOP.XI321.MC06 NONE 7 28 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(CE0,E2MID3)
B ARCVAL(CE0,GCLK6)
C ARCVAL(CE0,GND)
D ARCVAL(CE0,N2END3)
E PROPERTY(SLICE0.CEMUX,0)
F PROPERTY(SLICE0.CEMUX,1)

TOP.XI321.MC14 NONE 7 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,GCLK4)
B ARCVAL(CE1,GCLK9)
C ARCVAL(CE1,LOCAL3)
D ARCVAL(CE1,W2END3)

TOP.XI320.MC05 NONE 7 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2END2)
B ARCVAL(LOCAL4,E2END3)
C ARCVAL(LOCAL4,N2END2)
D ARCVAL(LOCAL4,N2END3)

TOP.XI320.MC02 NONE 7 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2END3)
B ARCVAL(LOCAL4,E2MID3)
C ARCVAL(LOCAL4,W2END3)
D ARCVAL(LOCAL4,W2MID3)

TOP.XI320.MC04 NONE 7 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2MID2)
B ARCVAL(LOCAL4,E2MID3)
C ARCVAL(LOCAL4,N2MID2)
D ARCVAL(LOCAL4,N2MID3)

TOP.XI319.MC04 NONE 7 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,E1END1)
B ARCVAL(MI1,E2MID2)
C ARCVAL(MI1,N2MID3)
D ARCVAL(MI1,S2MID2)

TOP.XI319.MC02 NONE 7 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI1,LOCAL1)
B ARCVAL(MI1,LOCAL2)
C ARCVAL(MI1,N2END3)
D ARCVAL(MI1,N2MID3)
E ARCVAL(MI1,S2END3)
F ARCVAL(MI1,S2MID3)

TOP.XI319.MC16 NONE 7 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E2MID3)
B ARCVAL(MI3,N1END1)
C ARCVAL(MI3,S2MID3)
D ARCVAL(MI3,W2MID2)

TOP.XI315.MC14 NONE 7 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F0)
B ARCVAL(N1BEG2,F6)
C ARCVAL(N1BEG2,FX2)
D ARCVAL(N1BEG2,Q4)

TOP.XI315.MC02 NONE 7 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,FX0)
B ARCVAL(S1BEG2,FX1)
C ARCVAL(S1BEG2,Q4)
D ARCVAL(S1BEG2,Q5)
E ARCVAL(S1BEG2,Q6)
F ARCVAL(S1BEG2,Q7)

TOP.XI315.MC04 NONE 7 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F0)
B ARCVAL(S1BEG2,F6)
C ARCVAL(S1BEG2,FX2)
D ARCVAL(S1BEG2,Q4)

TOP.XI316.MC04 NONE 7 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F0)
B ARCVAL(W1BEG2,F6)
C ARCVAL(W1BEG2,FX2)
D ARCVAL(W1BEG2,Q4)

TOP.XI316.MC02 NONE 7 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,FX0)
B ARCVAL(W1BEG2,FX1)
C ARCVAL(W1BEG2,Q4)
D ARCVAL(W1BEG2,Q5)
E ARCVAL(W1BEG2,Q6)
F ARCVAL(W1BEG2,Q7)

TOP.XI316.MC14 NONE 7 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F0)
B ARCVAL(E1BEG2,F6)
C ARCVAL(E1BEG2,FX2)
D ARCVAL(E1BEG2,Q4)

TOP.XI312.MC14 NONE 7 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F0)
B ARCVAL(N1BEG0,F6)
C ARCVAL(N1BEG0,FX2)
D ARCVAL(N1BEG0,Q4)

TOP.XI312.MC02 NONE 7 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,FX0)
B ARCVAL(S1BEG0,FX1)
C ARCVAL(S1BEG0,Q4)
D ARCVAL(S1BEG0,Q5)
E ARCVAL(S1BEG0,Q6)
F ARCVAL(S1BEG0,Q7)

TOP.XI312.MC04 NONE 7 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F0)
B ARCVAL(S1BEG0,F6)
C ARCVAL(S1BEG0,FX2)
D ARCVAL(S1BEG0,Q4)

TOP.XI311.MC04 NONE 7 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F0)
B ARCVAL(W1BEG0,F6)
C ARCVAL(W1BEG0,FX2)
D ARCVAL(W1BEG0,Q4)

TOP.XI311.MC02 NONE 7 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,FX0)
B ARCVAL(W1BEG0,FX1)
C ARCVAL(W1BEG0,Q4)
D ARCVAL(W1BEG0,Q5)
E ARCVAL(W1BEG0,Q6)
F ARCVAL(W1BEG0,Q7)

TOP.XI311.MC14 NONE 7 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F0)
B ARCVAL(E1BEG0,F6)
C ARCVAL(E1BEG0,FX2)
D ARCVAL(E1BEG0,Q4)

TOP.XI310.MC05 NONE 7 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2END0)
B ARCVAL(LOCAL0,E2END1)
C ARCVAL(LOCAL0,N2END0)
D ARCVAL(LOCAL0,N2END1)

TOP.XI310.MC02 NONE 7 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2END1)
B ARCVAL(LOCAL0,E2MID1)
C ARCVAL(LOCAL0,W2END1)
D ARCVAL(LOCAL0,W2MID1)

TOP.XI310.MC04 NONE 7 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2MID0)
B ARCVAL(LOCAL0,E2MID1)
C ARCVAL(LOCAL0,N2MID0)
D ARCVAL(LOCAL0,N2MID1)

TOP.XI309.MC04 NONE 7 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,E1END0)
B ARCVAL(MI0,E2MID0)
C ARCVAL(MI0,N2MID1)
D ARCVAL(MI0,S2MID0)

TOP.XI309.MC02 NONE 7 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI0,LOCAL1)
B ARCVAL(MI0,LOCAL4)
C ARCVAL(MI0,N2END1)
D ARCVAL(MI0,N2MID1)
E ARCVAL(MI0,S2END1)
F ARCVAL(MI0,S2MID1)

TOP.XI309.MC16 NONE 7 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E2MID1)
B ARCVAL(MI2,N1END0)
C ARCVAL(MI2,S2MID1)
D ARCVAL(MI2,W2MID0)

TOP.XI333.MC03 NONE 8 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,N2END7)
B ARCVAL(LOCAL5,N2MID7)
C ARCVAL(LOCAL5,S2END7)
D ARCVAL(LOCAL5,S2MID7)

TOP.XI333.MC01 NONE 8 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,N2END6)
B ARCVAL(LOCAL5,N2MID6)
C ARCVAL(LOCAL5,S2END6)
D ARCVAL(LOCAL5,S2MID6)

TOP.XI333.MC00 NONE 8 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,E2END6)
B ARCVAL(LOCAL5,E2MID6)
C ARCVAL(LOCAL5,W2END6)
D ARCVAL(LOCAL5,W2MID6)

TOP.XI332.MC00 NONE 8 3 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI5,E2END6)
B ARCVAL(MI5,E2MID6)
C ARCVAL(MI5,N2END6)
D ARCVAL(MI5,N2MID6)
E ARCVAL(MI5,W2END6)
F ARCVAL(MI5,W2MID6)

TOP.XI332.MC01 NONE 8 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI5,E2END7)
B ARCVAL(MI5,E2MID7)
C ARCVAL(MI5,S2END6)
D ARCVAL(MI5,S2MID6)
E ARCVAL(MI5,W2END7)
F ARCVAL(MI5,W2MID7)

TOP.XI332.MC03 NONE 8 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI5,E1END3)
B ARCVAL(MI5,GND)
C ARCVAL(MI5,N1END3)
D ARCVAL(MI5,S1END3)
E ARCVAL(MI5,W1END3)

TOP.XI313.MC03 NONE 8 6 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,CLK1)
B ARCVAL(S1BEG3,FX2)
C ARCVAL(S1BEG3,FX4)
D ARCVAL(S1BEG3,FX5)
E ARCVAL(S1BEG3,FX6)
F ARCVAL(S1BEG3,FX7)

TOP.XI313.MC01 NONE 8 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,F6)
B ARCVAL(S1BEG3,F7)
C ARCVAL(S1BEG3,Q0)
D ARCVAL(S1BEG3,Q1)
E ARCVAL(S1BEG3,Q2)
F ARCVAL(S1BEG3,Q3)

TOP.XI313.MC00 NONE 8 8 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG3,F0)
B ARCVAL(S1BEG3,F1)
C ARCVAL(S1BEG3,F2)
D ARCVAL(S1BEG3,F3)
E ARCVAL(S1BEG3,F4)
F ARCVAL(S1BEG3,F5)

TOP.XI314.MC00 NONE 8 9 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,F0)
B ARCVAL(W1BEG3,F1)
C ARCVAL(W1BEG3,F2)
D ARCVAL(W1BEG3,F3)
E ARCVAL(W1BEG3,F4)
F ARCVAL(W1BEG3,F5)

TOP.XI314.MC01 NONE 8 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,F6)
B ARCVAL(W1BEG3,F7)
C ARCVAL(W1BEG3,Q0)
D ARCVAL(W1BEG3,Q1)
E ARCVAL(W1BEG3,Q2)
F ARCVAL(W1BEG3,Q3)

TOP.XI314.MC03 NONE 8 11 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG3,CLK1)
B ARCVAL(W1BEG3,FX2)
C ARCVAL(W1BEG3,FX4)
D ARCVAL(W1BEG3,FX5)
E ARCVAL(W1BEG3,FX6)
F ARCVAL(W1BEG3,FX7)

TOP.XI318.MC03 NONE 8 12 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,FX2)
B ARCVAL(S1BEG1,FX3)
C ARCVAL(S1BEG1,FX4)
D ARCVAL(S1BEG1,FX5)
E ARCVAL(S1BEG1,FX6)
F ARCVAL(S1BEG1,FX7)

TOP.XI318.MC01 NONE 8 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,F6)
B ARCVAL(S1BEG1,F7)
C ARCVAL(S1BEG1,Q0)
D ARCVAL(S1BEG1,Q1)
E ARCVAL(S1BEG1,Q2)
F ARCVAL(S1BEG1,Q3)

TOP.XI318.MC00 NONE 8 14 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG1,F0)
B ARCVAL(S1BEG1,F1)
C ARCVAL(S1BEG1,F2)
D ARCVAL(S1BEG1,F3)
E ARCVAL(S1BEG1,F4)
F ARCVAL(S1BEG1,F5)

TOP.XI317.MC00 NONE 8 15 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,F0)
B ARCVAL(W1BEG1,F1)
C ARCVAL(W1BEG1,F2)
D ARCVAL(W1BEG1,F3)
E ARCVAL(W1BEG1,F4)
F ARCVAL(W1BEG1,F5)

TOP.XI317.MC01 NONE 8 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,F6)
B ARCVAL(W1BEG1,F7)
C ARCVAL(W1BEG1,Q0)
D ARCVAL(W1BEG1,Q1)
E ARCVAL(W1BEG1,Q2)
F ARCVAL(W1BEG1,Q3)

TOP.XI317.MC03 NONE 8 17 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG1,FX2)
B ARCVAL(W1BEG1,FX3)
C ARCVAL(W1BEG1,FX4)
D ARCVAL(W1BEG1,FX5)
E ARCVAL(W1BEG1,FX6)
F ARCVAL(W1BEG1,FX7)

TOP.XI330.MC03 NONE 8 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,N2END5)
B ARCVAL(LOCAL1,N2MID5)
C ARCVAL(LOCAL1,S2END5)
D ARCVAL(LOCAL1,S2MID5)

TOP.XI330.MC01 NONE 8 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,N2END4)
B ARCVAL(LOCAL1,N2MID4)
C ARCVAL(LOCAL1,S2END4)
D ARCVAL(LOCAL1,S2MID4)

TOP.XI330.MC00 NONE 8 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,E2END4)
B ARCVAL(LOCAL1,E2MID4)
C ARCVAL(LOCAL1,W2END4)
D ARCVAL(LOCAL1,W2MID4)

TOP.XI331.MC00 NONE 8 21 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI4,E2END4)
B ARCVAL(MI4,E2MID4)
C ARCVAL(MI4,N2END4)
D ARCVAL(MI4,N2MID4)
E ARCVAL(MI4,W2END4)
F ARCVAL(MI4,W2MID4)

TOP.XI331.MC01 NONE 8 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI4,E2END5)
B ARCVAL(MI4,E2MID5)
C ARCVAL(MI4,S2END4)
D ARCVAL(MI4,S2MID4)
E ARCVAL(MI4,W2END5)
F ARCVAL(MI4,W2MID5)

TOP.XI331.MC03 NONE 8 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI4,E1END2)
B ARCVAL(MI4,GND)
C ARCVAL(MI4,N1END2)
D ARCVAL(MI4,S1END2)
E ARCVAL(MI4,W1END2)

TOP.XI322.MC03 NONE 8 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE2,N2END4)
B ARCVAL(CE2,N2MID4)
C ARCVAL(CE2,S2END4)
D ARCVAL(CE2,S2MID4)
E ARCVAL(CE2,W2END4)

TOP.XI322.MC01 NONE 8 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE2,GCLK10)
B ARCVAL(CE2,GCLK9)
C ARCVAL(CE2,GND)
D ARCVAL(CE2,LOCAL2)
E ARCVAL(CE2,LOCAL4)
F PROPERTY(SLICE2.CEMUX,0)
G PROPERTY(SLICE2.CEMUX,1)

TOP.XI322.MC00 NONE 8 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE2,GCLK4)
B ARCVAL(CE2,GCLK5)
C ARCVAL(CE2,GCLK6)
D ARCVAL(CE2,GCLK7)
E ARCVAL(CE2,GCLK8)

TOP.XI321.MC00 NONE 8 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE0,GCLK4)
B ARCVAL(CE0,GCLK5)
C ARCVAL(CE0,GCLK6)
D ARCVAL(CE0,GCLK7)
E ARCVAL(CE0,GCLK8)

TOP.XI321.MC01 NONE 8 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE0,GCLK10)
B ARCVAL(CE0,GCLK9)
C ARCVAL(CE0,GND)
D ARCVAL(CE0,LOCAL2)
E ARCVAL(CE0,LOCAL4)
F PROPERTY(SLICE0.CEMUX,0)
G PROPERTY(SLICE0.CEMUX,1)

TOP.XI321.MC03 NONE 8 29 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE0,N2END3)
B ARCVAL(CE0,N2MID3)
C ARCVAL(CE0,S2END3)
D ARCVAL(CE0,S2MID3)
E ARCVAL(CE0,W2END3)

TOP.XI320.MC03 NONE 8 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,N2END3)
B ARCVAL(LOCAL4,N2MID3)
C ARCVAL(LOCAL4,S2END3)
D ARCVAL(LOCAL4,S2MID3)

TOP.XI320.MC01 NONE 8 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,N2END2)
B ARCVAL(LOCAL4,N2MID2)
C ARCVAL(LOCAL4,S2END2)
D ARCVAL(LOCAL4,S2MID2)

TOP.XI320.MC00 NONE 8 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,E2END2)
B ARCVAL(LOCAL4,E2MID2)
C ARCVAL(LOCAL4,W2END2)
D ARCVAL(LOCAL4,W2MID2)

TOP.XI319.MC00 NONE 8 33 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI1,E2END2)
B ARCVAL(MI1,E2MID2)
C ARCVAL(MI1,N2END2)
D ARCVAL(MI1,N2MID2)
E ARCVAL(MI1,W2END2)
F ARCVAL(MI1,W2MID2)

TOP.XI319.MC01 NONE 8 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI1,E2END3)
B ARCVAL(MI1,E2MID3)
C ARCVAL(MI1,S2END2)
D ARCVAL(MI1,S2MID2)
E ARCVAL(MI1,W2END3)
F ARCVAL(MI1,W2MID3)

TOP.XI319.MC03 NONE 8 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI1,E1END1)
B ARCVAL(MI1,GND)
C ARCVAL(MI1,N1END1)
D ARCVAL(MI1,S1END1)
E ARCVAL(MI1,W1END1)

TOP.XI315.MC03 NONE 8 36 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,CLK0)
B ARCVAL(S1BEG2,FX2)
C ARCVAL(S1BEG2,FX4)
D ARCVAL(S1BEG2,FX5)
E ARCVAL(S1BEG2,FX6)
F ARCVAL(S1BEG2,FX7)

TOP.XI315.MC01 NONE 8 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,F6)
B ARCVAL(S1BEG2,F7)
C ARCVAL(S1BEG2,Q0)
D ARCVAL(S1BEG2,Q1)
E ARCVAL(S1BEG2,Q2)
F ARCVAL(S1BEG2,Q3)

TOP.XI315.MC00 NONE 8 38 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG2,F0)
B ARCVAL(S1BEG2,F1)
C ARCVAL(S1BEG2,F2)
D ARCVAL(S1BEG2,F3)
E ARCVAL(S1BEG2,F4)
F ARCVAL(S1BEG2,F5)

TOP.XI316.MC00 NONE 8 39 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,F0)
B ARCVAL(W1BEG2,F1)
C ARCVAL(W1BEG2,F2)
D ARCVAL(W1BEG2,F3)
E ARCVAL(W1BEG2,F4)
F ARCVAL(W1BEG2,F5)

TOP.XI316.MC01 NONE 8 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,F6)
B ARCVAL(W1BEG2,F7)
C ARCVAL(W1BEG2,Q0)
D ARCVAL(W1BEG2,Q1)
E ARCVAL(W1BEG2,Q2)
F ARCVAL(W1BEG2,Q3)

TOP.XI316.MC03 NONE 8 41 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG2,CLK0)
B ARCVAL(W1BEG2,FX2)
C ARCVAL(W1BEG2,FX4)
D ARCVAL(W1BEG2,FX5)
E ARCVAL(W1BEG2,FX6)
F ARCVAL(W1BEG2,FX7)

TOP.XI312.MC03 NONE 8 42 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,FX2)
B ARCVAL(S1BEG0,FX3)
C ARCVAL(S1BEG0,FX4)
D ARCVAL(S1BEG0,FX5)
E ARCVAL(S1BEG0,FX6)
F ARCVAL(S1BEG0,FX7)

TOP.XI312.MC01 NONE 8 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,F6)
B ARCVAL(S1BEG0,F7)
C ARCVAL(S1BEG0,Q0)
D ARCVAL(S1BEG0,Q1)
E ARCVAL(S1BEG0,Q2)
F ARCVAL(S1BEG0,Q3)

TOP.XI312.MC00 NONE 8 44 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(S1BEG0,F0)
B ARCVAL(S1BEG0,F1)
C ARCVAL(S1BEG0,F2)
D ARCVAL(S1BEG0,F3)
E ARCVAL(S1BEG0,F4)
F ARCVAL(S1BEG0,F5)

TOP.XI311.MC00 NONE 8 45 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,F0)
B ARCVAL(W1BEG0,F1)
C ARCVAL(W1BEG0,F2)
D ARCVAL(W1BEG0,F3)
E ARCVAL(W1BEG0,F4)
F ARCVAL(W1BEG0,F5)

TOP.XI311.MC01 NONE 8 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,F6)
B ARCVAL(W1BEG0,F7)
C ARCVAL(W1BEG0,Q0)
D ARCVAL(W1BEG0,Q1)
E ARCVAL(W1BEG0,Q2)
F ARCVAL(W1BEG0,Q3)

TOP.XI311.MC03 NONE 8 47 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(W1BEG0,FX2)
B ARCVAL(W1BEG0,FX3)
C ARCVAL(W1BEG0,FX4)
D ARCVAL(W1BEG0,FX5)
E ARCVAL(W1BEG0,FX6)
F ARCVAL(W1BEG0,FX7)

TOP.XI310.MC03 NONE 8 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,N2END1)
B ARCVAL(LOCAL0,N2MID1)
C ARCVAL(LOCAL0,S2END1)
D ARCVAL(LOCAL0,S2MID1)

TOP.XI310.MC01 NONE 8 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,N2END0)
B ARCVAL(LOCAL0,N2MID0)
C ARCVAL(LOCAL0,S2END0)
D ARCVAL(LOCAL0,S2MID0)

TOP.XI310.MC00 NONE 8 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,E2END0)
B ARCVAL(LOCAL0,E2MID0)
C ARCVAL(LOCAL0,W2END0)
D ARCVAL(LOCAL0,W2MID0)

TOP.XI309.MC00 NONE 8 51 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI0,E2END0)
B ARCVAL(MI0,E2MID0)
C ARCVAL(MI0,N2END0)
D ARCVAL(MI0,N2MID0)
E ARCVAL(MI0,W2END0)
F ARCVAL(MI0,W2MID0)

TOP.XI309.MC01 NONE 8 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI0,E2END1)
B ARCVAL(MI0,E2MID1)
C ARCVAL(MI0,S2END0)
D ARCVAL(MI0,S2MID0)
E ARCVAL(MI0,W2END1)
F ARCVAL(MI0,W2MID1)

TOP.XI309.MC03 NONE 8 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI0,E1END0)
B ARCVAL(MI0,GND)
C ARCVAL(MI0,N1END0)
D ARCVAL(MI0,S1END0)
E ARCVAL(MI0,W1END0)

TOP.XI333.MC13 NONE 9 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,N2END7)
B ARCVAL(LOCAL7,N2MID7)
C ARCVAL(LOCAL7,S2END7)
D ARCVAL(LOCAL7,S2MID7)

TOP.XI333.MC11 NONE 9 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,N2END6)
B ARCVAL(LOCAL7,N2MID6)
C ARCVAL(LOCAL7,S2END6)
D ARCVAL(LOCAL7,S2MID6)

TOP.XI333.MC10 NONE 9 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2END6)
B ARCVAL(LOCAL7,E2MID6)
C ARCVAL(LOCAL7,W2END6)
D ARCVAL(LOCAL7,W2MID6)

TOP.XI332.MC10 NONE 9 3 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI7,E2END6)
B ARCVAL(MI7,E2MID6)
C ARCVAL(MI7,N2END6)
D ARCVAL(MI7,N2MID6)
E ARCVAL(MI7,W2END6)
F ARCVAL(MI7,W2MID6)

TOP.XI332.MC11 NONE 9 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI7,E2END7)
B ARCVAL(MI7,E2MID7)
C ARCVAL(MI7,S2END6)
D ARCVAL(MI7,S2MID6)
E ARCVAL(MI7,W2END7)
F ARCVAL(MI7,W2MID7)

TOP.XI332.MC13 NONE 9 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI7,E1END3)
B ARCVAL(MI7,GND)
C ARCVAL(MI7,N1END3)
D ARCVAL(MI7,S1END3)
E ARCVAL(MI7,W1END3)

TOP.XI313.MC13 NONE 9 6 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,CLK1)
B ARCVAL(N1BEG3,FX2)
C ARCVAL(N1BEG3,FX4)
D ARCVAL(N1BEG3,FX5)
E ARCVAL(N1BEG3,FX6)
F ARCVAL(N1BEG3,FX7)

TOP.XI313.MC11 NONE 9 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,F6)
B ARCVAL(N1BEG3,F7)
C ARCVAL(N1BEG3,Q0)
D ARCVAL(N1BEG3,Q1)
E ARCVAL(N1BEG3,Q2)
F ARCVAL(N1BEG3,Q3)

TOP.XI313.MC10 NONE 9 8 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,F0)
B ARCVAL(N1BEG3,F1)
C ARCVAL(N1BEG3,F2)
D ARCVAL(N1BEG3,F3)
E ARCVAL(N1BEG3,F4)
F ARCVAL(N1BEG3,F5)

TOP.XI314.MC10 NONE 9 9 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,F0)
B ARCVAL(E1BEG3,F1)
C ARCVAL(E1BEG3,F2)
D ARCVAL(E1BEG3,F3)
E ARCVAL(E1BEG3,F4)
F ARCVAL(E1BEG3,F5)

TOP.XI314.MC11 NONE 9 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,F6)
B ARCVAL(E1BEG3,F7)
C ARCVAL(E1BEG3,Q0)
D ARCVAL(E1BEG3,Q1)
E ARCVAL(E1BEG3,Q2)
F ARCVAL(E1BEG3,Q3)

TOP.XI314.MC13 NONE 9 11 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,CLK1)
B ARCVAL(E1BEG3,FX2)
C ARCVAL(E1BEG3,FX4)
D ARCVAL(E1BEG3,FX5)
E ARCVAL(E1BEG3,FX6)
F ARCVAL(E1BEG3,FX7)

TOP.XI318.MC13 NONE 9 12 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,FX2)
B ARCVAL(N1BEG1,FX3)
C ARCVAL(N1BEG1,FX4)
D ARCVAL(N1BEG1,FX5)
E ARCVAL(N1BEG1,FX6)
F ARCVAL(N1BEG1,FX7)

TOP.XI318.MC11 NONE 9 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,F6)
B ARCVAL(N1BEG1,F7)
C ARCVAL(N1BEG1,Q0)
D ARCVAL(N1BEG1,Q1)
E ARCVAL(N1BEG1,Q2)
F ARCVAL(N1BEG1,Q3)

TOP.XI318.MC10 NONE 9 14 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,F0)
B ARCVAL(N1BEG1,F1)
C ARCVAL(N1BEG1,F2)
D ARCVAL(N1BEG1,F3)
E ARCVAL(N1BEG1,F4)
F ARCVAL(N1BEG1,F5)

TOP.XI317.MC10 NONE 9 15 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,F0)
B ARCVAL(E1BEG1,F1)
C ARCVAL(E1BEG1,F2)
D ARCVAL(E1BEG1,F3)
E ARCVAL(E1BEG1,F4)
F ARCVAL(E1BEG1,F5)

TOP.XI317.MC11 NONE 9 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,F6)
B ARCVAL(E1BEG1,F7)
C ARCVAL(E1BEG1,Q0)
D ARCVAL(E1BEG1,Q1)
E ARCVAL(E1BEG1,Q2)
F ARCVAL(E1BEG1,Q3)

TOP.XI317.MC13 NONE 9 17 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,FX2)
B ARCVAL(E1BEG1,FX3)
C ARCVAL(E1BEG1,FX4)
D ARCVAL(E1BEG1,FX5)
E ARCVAL(E1BEG1,FX6)
F ARCVAL(E1BEG1,FX7)

TOP.XI330.MC13 NONE 9 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,N2END5)
B ARCVAL(LOCAL3,N2MID5)
C ARCVAL(LOCAL3,S2END5)
D ARCVAL(LOCAL3,S2MID5)

TOP.XI330.MC11 NONE 9 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,N2END4)
B ARCVAL(LOCAL3,N2MID4)
C ARCVAL(LOCAL3,S2END4)
D ARCVAL(LOCAL3,S2MID4)

TOP.XI330.MC10 NONE 9 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2END4)
B ARCVAL(LOCAL3,E2MID4)
C ARCVAL(LOCAL3,W2END4)
D ARCVAL(LOCAL3,W2MID4)

TOP.XI331.MC10 NONE 9 21 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI6,E2END4)
B ARCVAL(MI6,E2MID4)
C ARCVAL(MI6,N2END4)
D ARCVAL(MI6,N2MID4)
E ARCVAL(MI6,W2END4)
F ARCVAL(MI6,W2MID4)

TOP.XI331.MC11 NONE 9 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI6,E2END5)
B ARCVAL(MI6,E2MID5)
C ARCVAL(MI6,S2END4)
D ARCVAL(MI6,S2MID4)
E ARCVAL(MI6,W2END5)
F ARCVAL(MI6,W2MID5)

TOP.XI331.MC13 NONE 9 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI6,E1END2)
B ARCVAL(MI6,GND)
C ARCVAL(MI6,N1END2)
D ARCVAL(MI6,S1END2)
E ARCVAL(MI6,W1END2)

TOP.XI322.MCS0 NONE 9 24 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE2.CEMUX,INV)
B PROPERTY(SLICE2.CEMUX,1)

TOP.XI322.MC11 NONE 9 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE3,GCLK10)
B ARCVAL(CE3,GCLK9)
C ARCVAL(CE3,GND)
D ARCVAL(CE3,LOCAL2)
E ARCVAL(CE3,LOCAL4)
F PROPERTY(SLICE3.CEMUX,0)
G PROPERTY(SLICE3.CEMUX,1)

TOP.XI322.MC10 NONE 9 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE3,GCLK4)
B ARCVAL(CE3,GCLK5)
C ARCVAL(CE3,GCLK6)
D ARCVAL(CE3,GCLK7)
E ARCVAL(CE3,GCLK8)

TOP.XI321.MC10 NONE 9 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE1,GCLK4)
B ARCVAL(CE1,GCLK5)
C ARCVAL(CE1,GCLK6)
D ARCVAL(CE1,GCLK7)
E ARCVAL(CE1,GCLK8)

TOP.XI321.MC11 NONE 9 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(CE1,GCLK10)
B ARCVAL(CE1,GCLK9)
C ARCVAL(CE1,GND)
D ARCVAL(CE1,LOCAL2)
E ARCVAL(CE1,LOCAL4)
F PROPERTY(SLICE1.CEMUX,0)
G PROPERTY(SLICE1.CEMUX,1)

TOP.XI321.MCS0 NONE 9 29 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE0.CEMUX,INV)
B PROPERTY(SLICE0.CEMUX,1)

TOP.XI320.MC13 NONE 9 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,N2END3)
B ARCVAL(LOCAL6,N2MID3)
C ARCVAL(LOCAL6,S2END3)
D ARCVAL(LOCAL6,S2MID3)

TOP.XI320.MC11 NONE 9 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,N2END2)
B ARCVAL(LOCAL6,N2MID2)
C ARCVAL(LOCAL6,S2END2)
D ARCVAL(LOCAL6,S2MID2)

TOP.XI320.MC10 NONE 9 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2END2)
B ARCVAL(LOCAL6,E2MID2)
C ARCVAL(LOCAL6,W2END2)
D ARCVAL(LOCAL6,W2MID2)

TOP.XI319.MC10 NONE 9 33 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI3,E2END2)
B ARCVAL(MI3,E2MID2)
C ARCVAL(MI3,N2END2)
D ARCVAL(MI3,N2MID2)
E ARCVAL(MI3,W2END2)
F ARCVAL(MI3,W2MID2)

TOP.XI319.MC11 NONE 9 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI3,E2END3)
B ARCVAL(MI3,E2MID3)
C ARCVAL(MI3,S2END2)
D ARCVAL(MI3,S2MID2)
E ARCVAL(MI3,W2END3)
F ARCVAL(MI3,W2MID3)

TOP.XI319.MC13 NONE 9 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI3,E1END1)
B ARCVAL(MI3,GND)
C ARCVAL(MI3,N1END1)
D ARCVAL(MI3,S1END1)
E ARCVAL(MI3,W1END1)

TOP.XI315.MC13 NONE 9 36 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,CLK0)
B ARCVAL(N1BEG2,FX2)
C ARCVAL(N1BEG2,FX4)
D ARCVAL(N1BEG2,FX5)
E ARCVAL(N1BEG2,FX6)
F ARCVAL(N1BEG2,FX7)

TOP.XI315.MC11 NONE 9 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,F6)
B ARCVAL(N1BEG2,F7)
C ARCVAL(N1BEG2,Q0)
D ARCVAL(N1BEG2,Q1)
E ARCVAL(N1BEG2,Q2)
F ARCVAL(N1BEG2,Q3)

TOP.XI315.MC10 NONE 9 38 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,F0)
B ARCVAL(N1BEG2,F1)
C ARCVAL(N1BEG2,F2)
D ARCVAL(N1BEG2,F3)
E ARCVAL(N1BEG2,F4)
F ARCVAL(N1BEG2,F5)

TOP.XI316.MC10 NONE 9 39 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,F0)
B ARCVAL(E1BEG2,F1)
C ARCVAL(E1BEG2,F2)
D ARCVAL(E1BEG2,F3)
E ARCVAL(E1BEG2,F4)
F ARCVAL(E1BEG2,F5)

TOP.XI316.MC11 NONE 9 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,F6)
B ARCVAL(E1BEG2,F7)
C ARCVAL(E1BEG2,Q0)
D ARCVAL(E1BEG2,Q1)
E ARCVAL(E1BEG2,Q2)
F ARCVAL(E1BEG2,Q3)

TOP.XI316.MC13 NONE 9 41 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,CLK0)
B ARCVAL(E1BEG2,FX2)
C ARCVAL(E1BEG2,FX4)
D ARCVAL(E1BEG2,FX5)
E ARCVAL(E1BEG2,FX6)
F ARCVAL(E1BEG2,FX7)

TOP.XI312.MC13 NONE 9 42 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,FX2)
B ARCVAL(N1BEG0,FX3)
C ARCVAL(N1BEG0,FX4)
D ARCVAL(N1BEG0,FX5)
E ARCVAL(N1BEG0,FX6)
F ARCVAL(N1BEG0,FX7)

TOP.XI312.MC11 NONE 9 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,F6)
B ARCVAL(N1BEG0,F7)
C ARCVAL(N1BEG0,Q0)
D ARCVAL(N1BEG0,Q1)
E ARCVAL(N1BEG0,Q2)
F ARCVAL(N1BEG0,Q3)

TOP.XI312.MC10 NONE 9 44 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,F0)
B ARCVAL(N1BEG0,F1)
C ARCVAL(N1BEG0,F2)
D ARCVAL(N1BEG0,F3)
E ARCVAL(N1BEG0,F4)
F ARCVAL(N1BEG0,F5)

TOP.XI311.MC10 NONE 9 45 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,F0)
B ARCVAL(E1BEG0,F1)
C ARCVAL(E1BEG0,F2)
D ARCVAL(E1BEG0,F3)
E ARCVAL(E1BEG0,F4)
F ARCVAL(E1BEG0,F5)

TOP.XI311.MC11 NONE 9 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,F6)
B ARCVAL(E1BEG0,F7)
C ARCVAL(E1BEG0,Q0)
D ARCVAL(E1BEG0,Q1)
E ARCVAL(E1BEG0,Q2)
F ARCVAL(E1BEG0,Q3)

TOP.XI311.MC13 NONE 9 47 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,FX2)
B ARCVAL(E1BEG0,FX3)
C ARCVAL(E1BEG0,FX4)
D ARCVAL(E1BEG0,FX5)
E ARCVAL(E1BEG0,FX6)
F ARCVAL(E1BEG0,FX7)

TOP.XI310.MC13 NONE 9 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,N2END1)
B ARCVAL(LOCAL2,N2MID1)
C ARCVAL(LOCAL2,S2END1)
D ARCVAL(LOCAL2,S2MID1)

TOP.XI310.MC11 NONE 9 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,N2END0)
B ARCVAL(LOCAL2,N2MID0)
C ARCVAL(LOCAL2,S2END0)
D ARCVAL(LOCAL2,S2MID0)

TOP.XI310.MC10 NONE 9 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2END0)
B ARCVAL(LOCAL2,E2MID0)
C ARCVAL(LOCAL2,W2END0)
D ARCVAL(LOCAL2,W2MID0)

TOP.XI309.MC10 NONE 9 51 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI2,E2END0)
B ARCVAL(MI2,E2MID0)
C ARCVAL(MI2,N2END0)
D ARCVAL(MI2,N2MID0)
E ARCVAL(MI2,W2END0)
F ARCVAL(MI2,W2MID0)

TOP.XI309.MC11 NONE 9 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI2,E2END1)
B ARCVAL(MI2,E2MID1)
C ARCVAL(MI2,S2END0)
D ARCVAL(MI2,S2MID0)
E ARCVAL(MI2,W2END1)
F ARCVAL(MI2,W2MID1)

TOP.XI309.MC13 NONE 9 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(MI2,E1END0)
B ARCVAL(MI2,GND)
C ARCVAL(MI2,N1END0)
D ARCVAL(MI2,S1END0)
E ARCVAL(MI2,W1END0)

TOP.XI333.MC16 NONE 10 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,S2MID6)
B ARCVAL(LOCAL7,S2MID7)
C ARCVAL(LOCAL7,W2MID6)
D ARCVAL(LOCAL7,W2MID7)

TOP.XI333.MC17 NONE 10 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,S2END6)
B ARCVAL(LOCAL7,S2END7)
C ARCVAL(LOCAL7,W2END6)
D ARCVAL(LOCAL7,W2END7)

TOP.XI333.MC06 NONE 10 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL5,S2MID6)
B ARCVAL(LOCAL5,S2MID7)
C ARCVAL(LOCAL5,W2MID6)
D ARCVAL(LOCAL5,W2MID7)

TOP.XI332.MC09 NONE 10 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI5,GND)
B ARCVAL(MI5,LOCAL6)
C ARCVAL(MI5,N2END6)
D ARCVAL(MI5,W2END7)

TOP.XI332.MC17 NONE 10 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,E2END7)
B ARCVAL(MI7,S1END3)
C ARCVAL(MI7,S2END7)
D ARCVAL(MI7,W2END6)

TOP.XI332.MC18 NONE 10 5 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI7,LOCAL3)
B ARCVAL(MI7,N2MID6)
C ARCVAL(MI7,W2MID7)

TOP.XI313.MC18 NONE 10 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F4)
B ARCVAL(N1BEG3,FX0)
C ARCVAL(N1BEG3,FX6)
D ARCVAL(N1BEG3,Q2)

TOP.XI313.MC12 NONE 10 7 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG3,FX0)
B ARCVAL(N1BEG3,FX1)
C ARCVAL(N1BEG3,Q4)
D ARCVAL(N1BEG3,Q5)
E ARCVAL(N1BEG3,Q6)
F ARCVAL(N1BEG3,Q7)

TOP.XI313.MC09 NONE 10 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F5)
B ARCVAL(S1BEG3,FX1)
C ARCVAL(S1BEG3,FX7)
D ARCVAL(S1BEG3,Q3)

TOP.XI314.MC09 NONE 10 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F5)
B ARCVAL(W1BEG3,FX1)
C ARCVAL(W1BEG3,FX7)
D ARCVAL(W1BEG3,Q3)

TOP.XI314.MC12 NONE 10 10 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG3,FX0)
B ARCVAL(E1BEG3,FX1)
C ARCVAL(E1BEG3,Q4)
D ARCVAL(E1BEG3,Q5)
E ARCVAL(E1BEG3,Q6)
F ARCVAL(E1BEG3,Q7)

TOP.XI314.MC18 NONE 10 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F4)
B ARCVAL(E1BEG3,FX0)
C ARCVAL(E1BEG3,FX6)
D ARCVAL(E1BEG3,Q2)

TOP.XI318.MC18 NONE 10 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F4)
B ARCVAL(N1BEG1,FX0)
C ARCVAL(N1BEG1,FX6)
D ARCVAL(N1BEG1,Q2)

TOP.XI318.MC12 NONE 10 13 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG1,FX0)
B ARCVAL(N1BEG1,FX1)
C ARCVAL(N1BEG1,Q4)
D ARCVAL(N1BEG1,Q5)
E ARCVAL(N1BEG1,Q6)
F ARCVAL(N1BEG1,Q7)

TOP.XI318.MC09 NONE 10 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F5)
B ARCVAL(S1BEG1,FX1)
C ARCVAL(S1BEG1,FX7)
D ARCVAL(S1BEG1,Q3)

TOP.XI317.MC09 NONE 10 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F5)
B ARCVAL(W1BEG1,FX1)
C ARCVAL(W1BEG1,FX7)
D ARCVAL(W1BEG1,Q3)

TOP.XI317.MC12 NONE 10 16 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG1,FX0)
B ARCVAL(E1BEG1,FX1)
C ARCVAL(E1BEG1,Q4)
D ARCVAL(E1BEG1,Q5)
E ARCVAL(E1BEG1,Q6)
F ARCVAL(E1BEG1,Q7)

TOP.XI317.MC18 NONE 10 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F4)
B ARCVAL(E1BEG1,FX0)
C ARCVAL(E1BEG1,FX6)
D ARCVAL(E1BEG1,Q2)

TOP.XI330.MC16 NONE 10 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,S2MID4)
B ARCVAL(LOCAL3,S2MID5)
C ARCVAL(LOCAL3,W2MID4)
D ARCVAL(LOCAL3,W2MID5)

TOP.XI330.MC17 NONE 10 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,S2END4)
B ARCVAL(LOCAL3,S2END5)
C ARCVAL(LOCAL3,W2END4)
D ARCVAL(LOCAL3,W2END5)

TOP.XI330.MC06 NONE 10 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL1,S2MID4)
B ARCVAL(LOCAL1,S2MID5)
C ARCVAL(LOCAL1,W2MID4)
D ARCVAL(LOCAL1,W2MID5)

TOP.XI331.MC09 NONE 10 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI4,GND)
B ARCVAL(MI4,LOCAL6)
C ARCVAL(MI4,N2END4)
D ARCVAL(MI4,W2END5)

TOP.XI331.MC17 NONE 10 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,E2END5)
B ARCVAL(MI6,S1END2)
C ARCVAL(MI6,S2END5)
D ARCVAL(MI6,W2END4)

TOP.XI331.MC18 NONE 10 23 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI6,LOCAL5)
B ARCVAL(MI6,N2MID4)
C ARCVAL(MI6,W2MID5)

TOP.XI322.MC18 NONE 10 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,GCLK8)
B ARCVAL(CE3,LOCAL4)
C ARCVAL(CE3,S2END4)
D ARCVAL(CE3,W2MID4)

TOP.XI322.MC13 NONE 10 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE3,N2END4)
B ARCVAL(CE3,N2MID4)
C ARCVAL(CE3,S2END4)
D ARCVAL(CE3,S2MID4)
E ARCVAL(CE3,W2END4)

TOP.XI322.MC08 NONE 10 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE2,GCLK8)
B ARCVAL(CE2,LOCAL4)
C ARCVAL(CE2,S2END4)
D ARCVAL(CE2,W2MID4)

TOP.XI321.MC08 NONE 10 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE0,GCLK8)
B ARCVAL(CE0,LOCAL4)
C ARCVAL(CE0,S2END3)
D ARCVAL(CE0,W2MID3)

TOP.XI321.MC13 NONE 10 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE1,N2END3)
B ARCVAL(CE1,N2MID3)
C ARCVAL(CE1,S2END3)
D ARCVAL(CE1,S2MID3)
E ARCVAL(CE1,W2END3)

TOP.XI321.MC18 NONE 10 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,GCLK8)
B ARCVAL(CE1,LOCAL4)
C ARCVAL(CE1,S2END3)
D ARCVAL(CE1,W2MID3)

TOP.XI320.MC16 NONE 10 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,S2MID2)
B ARCVAL(LOCAL6,S2MID3)
C ARCVAL(LOCAL6,W2MID2)
D ARCVAL(LOCAL6,W2MID3)

TOP.XI320.MC17 NONE 10 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,S2END2)
B ARCVAL(LOCAL6,S2END3)
C ARCVAL(LOCAL6,W2END2)
D ARCVAL(LOCAL6,W2END3)

TOP.XI320.MC06 NONE 10 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL4,S2MID2)
B ARCVAL(LOCAL4,S2MID3)
C ARCVAL(LOCAL4,W2MID2)
D ARCVAL(LOCAL4,W2MID3)

TOP.XI319.MC09 NONE 10 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI1,GND)
B ARCVAL(MI1,LOCAL1)
C ARCVAL(MI1,N2END2)
D ARCVAL(MI1,W2END3)

TOP.XI319.MC17 NONE 10 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,E2END3)
B ARCVAL(MI3,S1END1)
C ARCVAL(MI3,S2END3)
D ARCVAL(MI3,W2END2)

TOP.XI319.MC18 NONE 10 35 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI3,LOCAL2)
B ARCVAL(MI3,N2MID2)
C ARCVAL(MI3,W2MID3)

TOP.XI315.MC18 NONE 10 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F4)
B ARCVAL(N1BEG2,FX0)
C ARCVAL(N1BEG2,FX6)
D ARCVAL(N1BEG2,Q2)

TOP.XI315.MC12 NONE 10 37 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG2,FX0)
B ARCVAL(N1BEG2,FX1)
C ARCVAL(N1BEG2,Q4)
D ARCVAL(N1BEG2,Q5)
E ARCVAL(N1BEG2,Q6)
F ARCVAL(N1BEG2,Q7)

TOP.XI315.MC09 NONE 10 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F5)
B ARCVAL(S1BEG2,FX1)
C ARCVAL(S1BEG2,FX7)
D ARCVAL(S1BEG2,Q3)

TOP.XI316.MC09 NONE 10 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F5)
B ARCVAL(W1BEG2,FX1)
C ARCVAL(W1BEG2,FX7)
D ARCVAL(W1BEG2,Q3)

TOP.XI316.MC12 NONE 10 40 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG2,FX0)
B ARCVAL(E1BEG2,FX1)
C ARCVAL(E1BEG2,Q4)
D ARCVAL(E1BEG2,Q5)
E ARCVAL(E1BEG2,Q6)
F ARCVAL(E1BEG2,Q7)

TOP.XI316.MC18 NONE 10 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F4)
B ARCVAL(E1BEG2,FX0)
C ARCVAL(E1BEG2,FX6)
D ARCVAL(E1BEG2,Q2)

TOP.XI312.MC18 NONE 10 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F4)
B ARCVAL(N1BEG0,FX0)
C ARCVAL(N1BEG0,FX6)
D ARCVAL(N1BEG0,Q2)

TOP.XI312.MC12 NONE 10 43 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(N1BEG0,FX0)
B ARCVAL(N1BEG0,FX1)
C ARCVAL(N1BEG0,Q4)
D ARCVAL(N1BEG0,Q5)
E ARCVAL(N1BEG0,Q6)
F ARCVAL(N1BEG0,Q7)

TOP.XI312.MC09 NONE 10 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F5)
B ARCVAL(S1BEG0,FX1)
C ARCVAL(S1BEG0,FX7)
D ARCVAL(S1BEG0,Q3)

TOP.XI311.MC09 NONE 10 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F5)
B ARCVAL(W1BEG0,FX1)
C ARCVAL(W1BEG0,FX7)
D ARCVAL(W1BEG0,Q3)

TOP.XI311.MC12 NONE 10 46 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E1BEG0,FX0)
B ARCVAL(E1BEG0,FX1)
C ARCVAL(E1BEG0,Q4)
D ARCVAL(E1BEG0,Q5)
E ARCVAL(E1BEG0,Q6)
F ARCVAL(E1BEG0,Q7)

TOP.XI311.MC18 NONE 10 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F4)
B ARCVAL(E1BEG0,FX0)
C ARCVAL(E1BEG0,FX6)
D ARCVAL(E1BEG0,Q2)

TOP.XI310.MC16 NONE 10 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,S2MID0)
B ARCVAL(LOCAL2,S2MID1)
C ARCVAL(LOCAL2,W2MID0)
D ARCVAL(LOCAL2,W2MID1)

TOP.XI310.MC17 NONE 10 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,S2END0)
B ARCVAL(LOCAL2,S2END1)
C ARCVAL(LOCAL2,W2END0)
D ARCVAL(LOCAL2,W2END1)

TOP.XI310.MC06 NONE 10 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL0,S2MID0)
B ARCVAL(LOCAL0,S2MID1)
C ARCVAL(LOCAL0,W2MID0)
D ARCVAL(LOCAL0,W2MID1)

TOP.XI309.MC09 NONE 10 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI0,GND)
B ARCVAL(MI0,LOCAL1)
C ARCVAL(MI0,N2END0)
D ARCVAL(MI0,W2END1)

TOP.XI309.MC17 NONE 10 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,E2END1)
B ARCVAL(MI2,S1END0)
C ARCVAL(MI2,S2END1)
D ARCVAL(MI2,W2END0)

TOP.XI309.MC18 NONE 10 53 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI2,LOCAL4)
B ARCVAL(MI2,N2MID0)
C ARCVAL(MI2,W2MID1)

EMPTY NONE 11 0 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI333.MC12 NONE 11 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL7,E2END7)
B ARCVAL(LOCAL7,E2MID7)
C ARCVAL(LOCAL7,W2END7)
D ARCVAL(LOCAL7,W2MID7)

EMPTY NONE 11 2 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI332.MC08 NONE 11 3 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI5,LOCAL3)
B ARCVAL(MI5,N2MID6)
C ARCVAL(MI5,W2MID7)

TOP.XI332.MC12 NONE 11 4 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI7,LOCAL3)
B ARCVAL(MI7,LOCAL6)
C ARCVAL(MI7,N2END7)
D ARCVAL(MI7,N2MID7)
E ARCVAL(MI7,S2END7)
F ARCVAL(MI7,S2MID7)

TOP.XI332.MC19 NONE 11 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI7,GND)
B ARCVAL(MI7,LOCAL6)
C ARCVAL(MI7,N2END6)
D ARCVAL(MI7,W2END7)

TOP.XI313.MC19 NONE 11 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F5)
B ARCVAL(N1BEG3,FX1)
C ARCVAL(N1BEG3,FX7)
D ARCVAL(N1BEG3,Q3)

TOP.XI313.MC17 NONE 11 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG3,F3)
B ARCVAL(N1BEG3,FX5)
C ARCVAL(N1BEG3,Q1)
D ARCVAL(N1BEG3,Q7)

TOP.XI313.MC08 NONE 11 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG3,F4)
B ARCVAL(S1BEG3,FX0)
C ARCVAL(S1BEG3,FX6)
D ARCVAL(S1BEG3,Q2)

TOP.XI314.MC08 NONE 11 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG3,F4)
B ARCVAL(W1BEG3,FX0)
C ARCVAL(W1BEG3,FX6)
D ARCVAL(W1BEG3,Q2)

TOP.XI314.MC17 NONE 11 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F3)
B ARCVAL(E1BEG3,FX5)
C ARCVAL(E1BEG3,Q1)
D ARCVAL(E1BEG3,Q7)

TOP.XI314.MC19 NONE 11 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG3,F5)
B ARCVAL(E1BEG3,FX1)
C ARCVAL(E1BEG3,FX7)
D ARCVAL(E1BEG3,Q3)

TOP.XI318.MC19 NONE 11 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F5)
B ARCVAL(N1BEG1,FX1)
C ARCVAL(N1BEG1,FX7)
D ARCVAL(N1BEG1,Q3)

TOP.XI318.MC17 NONE 11 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG1,F3)
B ARCVAL(N1BEG1,FX5)
C ARCVAL(N1BEG1,Q1)
D ARCVAL(N1BEG1,Q7)

TOP.XI318.MC08 NONE 11 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG1,F4)
B ARCVAL(S1BEG1,FX0)
C ARCVAL(S1BEG1,FX6)
D ARCVAL(S1BEG1,Q2)

TOP.XI317.MC08 NONE 11 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG1,F4)
B ARCVAL(W1BEG1,FX0)
C ARCVAL(W1BEG1,FX6)
D ARCVAL(W1BEG1,Q2)

TOP.XI317.MC17 NONE 11 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F3)
B ARCVAL(E1BEG1,FX5)
C ARCVAL(E1BEG1,Q1)
D ARCVAL(E1BEG1,Q7)

TOP.XI317.MC19 NONE 11 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG1,F5)
B ARCVAL(E1BEG1,FX1)
C ARCVAL(E1BEG1,FX7)
D ARCVAL(E1BEG1,Q3)

TOP.XI330.MCUNUSED_W11B2 NONE 11 18 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE2.SRMUX,INV)
B PROPERTY(SLICE2.SRMUX,1)

TOP.XI330.MC12 NONE 11 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL3,E2END5)
B ARCVAL(LOCAL3,E2MID5)
C ARCVAL(LOCAL3,W2END5)
D ARCVAL(LOCAL3,W2MID5)

EMPTY NONE 11 20 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI331.MC08 NONE 11 21 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI4,LOCAL5)
B ARCVAL(MI4,N2MID4)
C ARCVAL(MI4,W2MID5)

TOP.XI331.MC12 NONE 11 22 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI6,LOCAL5)
B ARCVAL(MI6,LOCAL6)
C ARCVAL(MI6,N2END5)
D ARCVAL(MI6,N2MID5)
E ARCVAL(MI6,S2END5)
F ARCVAL(MI6,S2MID5)

TOP.XI331.MC19 NONE 11 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI6,GND)
B ARCVAL(MI6,LOCAL6)
C ARCVAL(MI6,N2END4)
D ARCVAL(MI6,W2END5)

TOP.XI322.MC17 NONE 11 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE3,E2END4)
B ARCVAL(CE3,GCLK7)
C ARCVAL(CE3,LOCAL2)
D ARCVAL(CE3,S2MID4)

TOP.XI322.MC12 NONE 11 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE3,E2END4)
B ARCVAL(CE3,E2MID4)
C ARCVAL(CE3,LOCAL3)
D ARCVAL(CE3,LOCAL5)
E ARCVAL(CE3,W2MID4)

TOP.XI322.MCUNUSED NONE 11 26 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE3.SRMUX,INV)
B PROPERTY(SLICE3.SRMUX,1)

TOP.XI321.MCUNUSED NONE 11 27 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE1.SRMUX,INV)
B PROPERTY(SLICE1.SRMUX,1)

TOP.XI321.MC12 NONE 11 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(CE1,E2END3)
B ARCVAL(CE1,E2MID3)
C ARCVAL(CE1,LOCAL3)
D ARCVAL(CE1,LOCAL5)
E ARCVAL(CE1,W2MID3)

TOP.XI321.MC17 NONE 11 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(CE1,E2END3)
B ARCVAL(CE1,GCLK7)
C ARCVAL(CE1,LOCAL2)
D ARCVAL(CE1,S2MID3)

TOP.XI320.MCUNUSED_W11B2 NONE 11 30 0 0 0 0 0 3 3 2
A
+
B

A
B
+

A PROPERTY(SLICE0.SRMUX,INV)
B PROPERTY(SLICE0.SRMUX,1)

TOP.XI320.MC12 NONE 11 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL6,E2END3)
B ARCVAL(LOCAL6,E2MID3)
C ARCVAL(LOCAL6,W2END3)
D ARCVAL(LOCAL6,W2MID3)

EMPTY NONE 11 32 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI319.MC08 NONE 11 33 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI1,LOCAL2)
B ARCVAL(MI1,N2MID2)
C ARCVAL(MI1,W2MID3)

TOP.XI319.MC12 NONE 11 34 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI3,LOCAL1)
B ARCVAL(MI3,LOCAL2)
C ARCVAL(MI3,N2END3)
D ARCVAL(MI3,N2MID3)
E ARCVAL(MI3,S2END3)
F ARCVAL(MI3,S2MID3)

TOP.XI319.MC19 NONE 11 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI3,GND)
B ARCVAL(MI3,LOCAL1)
C ARCVAL(MI3,N2END2)
D ARCVAL(MI3,W2END3)

TOP.XI315.MC19 NONE 11 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F5)
B ARCVAL(N1BEG2,FX1)
C ARCVAL(N1BEG2,FX7)
D ARCVAL(N1BEG2,Q3)

TOP.XI315.MC17 NONE 11 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG2,F3)
B ARCVAL(N1BEG2,FX5)
C ARCVAL(N1BEG2,Q1)
D ARCVAL(N1BEG2,Q7)

TOP.XI315.MC08 NONE 11 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG2,F4)
B ARCVAL(S1BEG2,FX0)
C ARCVAL(S1BEG2,FX6)
D ARCVAL(S1BEG2,Q2)

TOP.XI316.MC08 NONE 11 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG2,F4)
B ARCVAL(W1BEG2,FX0)
C ARCVAL(W1BEG2,FX6)
D ARCVAL(W1BEG2,Q2)

TOP.XI316.MC17 NONE 11 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F3)
B ARCVAL(E1BEG2,FX5)
C ARCVAL(E1BEG2,Q1)
D ARCVAL(E1BEG2,Q7)

TOP.XI316.MC19 NONE 11 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG2,F5)
B ARCVAL(E1BEG2,FX1)
C ARCVAL(E1BEG2,FX7)
D ARCVAL(E1BEG2,Q3)

TOP.XI312.MC19 NONE 11 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F5)
B ARCVAL(N1BEG0,FX1)
C ARCVAL(N1BEG0,FX7)
D ARCVAL(N1BEG0,Q3)

TOP.XI312.MC17 NONE 11 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N1BEG0,F3)
B ARCVAL(N1BEG0,FX5)
C ARCVAL(N1BEG0,Q1)
D ARCVAL(N1BEG0,Q7)

TOP.XI312.MC08 NONE 11 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S1BEG0,F4)
B ARCVAL(S1BEG0,FX0)
C ARCVAL(S1BEG0,FX6)
D ARCVAL(S1BEG0,Q2)

TOP.XI311.MC08 NONE 11 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W1BEG0,F4)
B ARCVAL(W1BEG0,FX0)
C ARCVAL(W1BEG0,FX6)
D ARCVAL(W1BEG0,Q2)

TOP.XI311.MC17 NONE 11 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F3)
B ARCVAL(E1BEG0,FX5)
C ARCVAL(E1BEG0,Q1)
D ARCVAL(E1BEG0,Q7)

TOP.XI311.MC19 NONE 11 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E1BEG0,F5)
B ARCVAL(E1BEG0,FX1)
C ARCVAL(E1BEG0,FX7)
D ARCVAL(E1BEG0,Q3)

EMPTY NONE 11 48 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI310.MC12 NONE 11 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(LOCAL2,E2END1)
B ARCVAL(LOCAL2,E2MID1)
C ARCVAL(LOCAL2,W2END1)
D ARCVAL(LOCAL2,W2MID1)

EMPTY NONE 11 50 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

TOP.XI309.MC08 NONE 11 51 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(MI0,LOCAL4)
B ARCVAL(MI0,N2MID0)
C ARCVAL(MI0,W2MID1)

TOP.XI309.MC12 NONE 11 52 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(MI2,LOCAL1)
B ARCVAL(MI2,LOCAL4)
C ARCVAL(MI2,N2END1)
D ARCVAL(MI2,N2MID1)
E ARCVAL(MI2,S2END1)
F ARCVAL(MI2,S2MID1)

TOP.XI309.MC19 NONE 11 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(MI2,GND)
B ARCVAL(MI2,LOCAL1)
C ARCVAL(MI2,N2END0)
D ARCVAL(MI2,W2END1)

TOP.XI26.MC14 NONE 12 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,E2END7)
B ARCVAL(N2BEG7,E6END7)
C ARCVAL(N2BEG7,F3)
D ARCVAL(N2BEG7,FX7)

TOP.XI26.MC02 NONE 12 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,E2MID7)
B ARCVAL(S2BEG7,E6END7)
C ARCVAL(S2BEG7,E6MID7)
D ARCVAL(S2BEG7,S2END7)
E ARCVAL(S2BEG7,W6MID7)

TOP.XI26.MC05 NONE 12 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,E6MID7)
B ARCVAL(S2BEG7,F7)
C ARCVAL(S2BEG7,S6END7)
D ARCVAL(S2BEG7,W2MID7)

TOP.XI27.MC05 NONE 12 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,F7)
B ARCVAL(W2BEG7,N6MID7)
C ARCVAL(W2BEG7,S2MID7)
D ARCVAL(W2BEG7,S6END7)

TOP.XI27.MC02 NONE 12 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,E6END7)
B ARCVAL(W2BEG7,N2MID7)
C ARCVAL(W2BEG7,N6MID7)
D ARCVAL(W2BEG7,S6MID7)
E ARCVAL(W2BEG7,W2END7)

TOP.XI27.MC14 NONE 12 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,E6END7)
B ARCVAL(E2BEG7,F3)
C ARCVAL(E2BEG7,FX7)
D ARCVAL(E2BEG7,N2END7)

TOP.XI18.MC14 NONE 12 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,E2END6)
B ARCVAL(N2BEG6,E6END6)
C ARCVAL(N2BEG6,F2)
D ARCVAL(N2BEG6,FX6)

TOP.XI18.MC02 NONE 12 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,E2MID6)
B ARCVAL(S2BEG6,E6END6)
C ARCVAL(S2BEG6,E6MID6)
D ARCVAL(S2BEG6,S2END6)
E ARCVAL(S2BEG6,W6MID6)

TOP.XI18.MC05 NONE 12 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,E6MID6)
B ARCVAL(S2BEG6,F6)
C ARCVAL(S2BEG6,S6END6)
D ARCVAL(S2BEG6,W2MID6)

TOP.XI19.MC05 NONE 12 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,F6)
B ARCVAL(W2BEG6,N6MID6)
C ARCVAL(W2BEG6,S2MID6)
D ARCVAL(W2BEG6,S6END6)

TOP.XI19.MC02 NONE 12 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,E6END6)
B ARCVAL(W2BEG6,N2MID6)
C ARCVAL(W2BEG6,N6MID6)
D ARCVAL(W2BEG6,S6MID6)
E ARCVAL(W2BEG6,W2END6)

TOP.XI19.MC14 NONE 12 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,E6END6)
B ARCVAL(E2BEG6,F2)
C ARCVAL(E2BEG6,FX6)
D ARCVAL(E2BEG6,N2END6)

TOP.XI24.MC14 NONE 12 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,E2END5)
B ARCVAL(N2BEG5,E6END5)
C ARCVAL(N2BEG5,F1)
D ARCVAL(N2BEG5,FX5)

TOP.XI24.MC02 NONE 12 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,E2MID5)
B ARCVAL(S2BEG5,E6END5)
C ARCVAL(S2BEG5,E6MID5)
D ARCVAL(S2BEG5,S2END5)
E ARCVAL(S2BEG5,W6MID5)

TOP.XI24.MC05 NONE 12 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,E6MID5)
B ARCVAL(S2BEG5,F5)
C ARCVAL(S2BEG5,S6END5)
D ARCVAL(S2BEG5,W2MID5)

TOP.XI25.MC05 NONE 12 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,F5)
B ARCVAL(W2BEG5,N6MID5)
C ARCVAL(W2BEG5,S2MID5)
D ARCVAL(W2BEG5,S6END5)

TOP.XI25.MC02 NONE 12 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,E6END5)
B ARCVAL(W2BEG5,N2MID5)
C ARCVAL(W2BEG5,N6MID5)
D ARCVAL(W2BEG5,S6MID5)
E ARCVAL(W2BEG5,W2END5)

TOP.XI25.MC14 NONE 12 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,E6END5)
B ARCVAL(E2BEG5,F1)
C ARCVAL(E2BEG5,FX5)
D ARCVAL(E2BEG5,N2END5)

TOP.XI16.MC14 NONE 12 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,E2END4)
B ARCVAL(N2BEG4,E6END4)
C ARCVAL(N2BEG4,F0)
D ARCVAL(N2BEG4,FX4)

TOP.XI16.MC02 NONE 12 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,E2MID4)
B ARCVAL(S2BEG4,E6END4)
C ARCVAL(S2BEG4,E6MID4)
D ARCVAL(S2BEG4,S2END4)
E ARCVAL(S2BEG4,W6MID4)

TOP.XI16.MC05 NONE 12 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,E6MID4)
B ARCVAL(S2BEG4,F4)
C ARCVAL(S2BEG4,S6END4)
D ARCVAL(S2BEG4,W2MID4)

TOP.XI17.MC05 NONE 12 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,F4)
B ARCVAL(W2BEG4,N6MID4)
C ARCVAL(W2BEG4,S2MID4)
D ARCVAL(W2BEG4,S6END4)

TOP.XI17.MC02 NONE 12 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,E6END4)
B ARCVAL(W2BEG4,N2MID4)
C ARCVAL(W2BEG4,N6MID4)
D ARCVAL(W2BEG4,S6MID4)
E ARCVAL(W2BEG4,W2END4)

TOP.XI17.MC14 NONE 12 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,E6END4)
B ARCVAL(E2BEG4,F0)
C ARCVAL(E2BEG4,FX4)
D ARCVAL(E2BEG4,N2END4)

TOP.XI284.MC15 NONE 12 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,GCLK10)
B ARCVAL(SR3,GCLK15)
C ARCVAL(SR3,LOCAL7)
D ARCVAL(SR3,N2MID4)

TOP.XI284.MC02 NONE 12 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR2,E2END4)
B ARCVAL(SR2,E2MID4)
C ARCVAL(SR2,LOCAL1)
D ARCVAL(SR2,LOCAL7)
E ARCVAL(SR2,W2MID4)

TOP.XI284.MC05 NONE 12 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,GCLK10)
B ARCVAL(SR2,GCLK15)
C ARCVAL(SR2,LOCAL7)
D ARCVAL(SR2,N2MID4)

TOP.XI283.MC05 NONE 12 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,GCLK10)
B ARCVAL(SR0,GCLK15)
C ARCVAL(SR0,LOCAL7)
D ARCVAL(SR0,N2MID3)

TOP.XI283.MC02 NONE 12 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR0,E2END3)
B ARCVAL(SR0,E2MID3)
C ARCVAL(SR0,LOCAL1)
D ARCVAL(SR0,LOCAL7)
E ARCVAL(SR0,W2MID3)

TOP.XI283.MC15 NONE 12 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,GCLK10)
B ARCVAL(SR1,GCLK15)
C ARCVAL(SR1,LOCAL7)
D ARCVAL(SR1,N2MID3)

TOP.XI22.MC14 NONE 12 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,E2END3)
B ARCVAL(N2BEG3,E6END3)
C ARCVAL(N2BEG3,F3)
D ARCVAL(N2BEG3,FX3)

TOP.XI22.MC02 NONE 12 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,E2MID3)
B ARCVAL(S2BEG3,E6END3)
C ARCVAL(S2BEG3,E6MID3)
D ARCVAL(S2BEG3,S2END3)
E ARCVAL(S2BEG3,W6MID3)

TOP.XI22.MC05 NONE 12 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,E6MID3)
B ARCVAL(S2BEG3,F7)
C ARCVAL(S2BEG3,S6END3)
D ARCVAL(S2BEG3,W2MID3)

TOP.XI23.MC05 NONE 12 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,F7)
B ARCVAL(W2BEG3,N6MID3)
C ARCVAL(W2BEG3,S2MID3)
D ARCVAL(W2BEG3,S6END3)

TOP.XI23.MC02 NONE 12 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,E6END3)
B ARCVAL(W2BEG3,N2MID3)
C ARCVAL(W2BEG3,N6MID3)
D ARCVAL(W2BEG3,S6MID3)
E ARCVAL(W2BEG3,W2END3)

TOP.XI23.MC14 NONE 12 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,E6END3)
B ARCVAL(E2BEG3,F3)
C ARCVAL(E2BEG3,FX3)
D ARCVAL(E2BEG3,N2END3)

TOP.XI14.MC14 NONE 12 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,E2END2)
B ARCVAL(N2BEG2,E6END2)
C ARCVAL(N2BEG2,F2)
D ARCVAL(N2BEG2,FX2)

TOP.XI14.MC02 NONE 12 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,E2MID2)
B ARCVAL(S2BEG2,E6END2)
C ARCVAL(S2BEG2,E6MID2)
D ARCVAL(S2BEG2,S2END2)
E ARCVAL(S2BEG2,W6MID2)

TOP.XI14.MC05 NONE 12 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,E6MID2)
B ARCVAL(S2BEG2,F6)
C ARCVAL(S2BEG2,S6END2)
D ARCVAL(S2BEG2,W2MID2)

TOP.XI15.MC05 NONE 12 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,F6)
B ARCVAL(W2BEG2,N6MID2)
C ARCVAL(W2BEG2,S2MID2)
D ARCVAL(W2BEG2,S6END2)

TOP.XI15.MC02 NONE 12 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,E6END2)
B ARCVAL(W2BEG2,N2MID2)
C ARCVAL(W2BEG2,N6MID2)
D ARCVAL(W2BEG2,S6MID2)
E ARCVAL(W2BEG2,W2END2)

TOP.XI15.MC14 NONE 12 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,E6END2)
B ARCVAL(E2BEG2,F2)
C ARCVAL(E2BEG2,FX2)
D ARCVAL(E2BEG2,N2END2)

TOP.XI20.MC14 NONE 12 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,E2END1)
B ARCVAL(N2BEG1,E6END1)
C ARCVAL(N2BEG1,F1)
D ARCVAL(N2BEG1,FX1)

TOP.XI20.MC02 NONE 12 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,E2MID1)
B ARCVAL(S2BEG1,E6END1)
C ARCVAL(S2BEG1,E6MID1)
D ARCVAL(S2BEG1,S2END1)
E ARCVAL(S2BEG1,W6MID1)

TOP.XI20.MC05 NONE 12 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,E6MID1)
B ARCVAL(S2BEG1,F5)
C ARCVAL(S2BEG1,S6END1)
D ARCVAL(S2BEG1,W2MID1)

TOP.XI21.MC05 NONE 12 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,F5)
B ARCVAL(W2BEG1,N6MID1)
C ARCVAL(W2BEG1,S2MID1)
D ARCVAL(W2BEG1,S6END1)

TOP.XI21.MC02 NONE 12 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,E6END1)
B ARCVAL(W2BEG1,N2MID1)
C ARCVAL(W2BEG1,N6MID1)
D ARCVAL(W2BEG1,S6MID1)
E ARCVAL(W2BEG1,W2END1)

TOP.XI21.MC14 NONE 12 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,E6END1)
B ARCVAL(E2BEG1,F1)
C ARCVAL(E2BEG1,FX1)
D ARCVAL(E2BEG1,N2END1)

TOP.XI12.MC14 NONE 12 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,E2END0)
B ARCVAL(N2BEG0,E6END0)
C ARCVAL(N2BEG0,F0)
D ARCVAL(N2BEG0,FX0)

TOP.XI12.MC02 NONE 12 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,E2MID0)
B ARCVAL(S2BEG0,E6END0)
C ARCVAL(S2BEG0,E6MID0)
D ARCVAL(S2BEG0,S2END0)
E ARCVAL(S2BEG0,W6MID0)

TOP.XI12.MC05 NONE 12 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,E6MID0)
B ARCVAL(S2BEG0,F4)
C ARCVAL(S2BEG0,S6END0)
D ARCVAL(S2BEG0,W2MID0)

TOP.XI13.MC05 NONE 12 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,F4)
B ARCVAL(W2BEG0,N6MID0)
C ARCVAL(W2BEG0,S2MID0)
D ARCVAL(W2BEG0,S6END0)

TOP.XI13.MC02 NONE 12 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,E6END0)
B ARCVAL(W2BEG0,N2MID0)
C ARCVAL(W2BEG0,N6MID0)
D ARCVAL(W2BEG0,S6MID0)
E ARCVAL(W2BEG0,W2END0)

TOP.XI13.MC14 NONE 12 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,E6END0)
B ARCVAL(E2BEG0,F0)
C ARCVAL(E2BEG0,FX0)
D ARCVAL(E2BEG0,N2END0)

TOP.XI26.MC15 NONE 13 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,E6MID7)
B ARCVAL(N2BEG7,F7)
C ARCVAL(N2BEG7,S6END7)
D ARCVAL(N2BEG7,W2MID7)

TOP.XI26.MC06 NONE 13 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,N6END7)
B ARCVAL(S2BEG7,Q3)
C ARCVAL(S2BEG7,W2END7)
D ARCVAL(S2BEG7,W6MID7)

TOP.XI26.MC04 NONE 13 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,E2END7)
B ARCVAL(S2BEG7,E6END7)
C ARCVAL(S2BEG7,F3)
D ARCVAL(S2BEG7,FX7)

TOP.XI27.MC04 NONE 13 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,E6END7)
B ARCVAL(W2BEG7,F3)
C ARCVAL(W2BEG7,FX7)
D ARCVAL(W2BEG7,N2END7)

TOP.XI27.MC06 NONE 13 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,N6END7)
B ARCVAL(W2BEG7,Q3)
C ARCVAL(W2BEG7,S2END7)
D ARCVAL(W2BEG7,S6MID7)

TOP.XI27.MC15 NONE 13 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,F7)
B ARCVAL(E2BEG7,N6MID7)
C ARCVAL(E2BEG7,S2MID7)
D ARCVAL(E2BEG7,S6END7)

TOP.XI18.MC15 NONE 13 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,E6MID6)
B ARCVAL(N2BEG6,F6)
C ARCVAL(N2BEG6,S6END6)
D ARCVAL(N2BEG6,W2MID6)

TOP.XI18.MC06 NONE 13 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,N6END6)
B ARCVAL(S2BEG6,Q2)
C ARCVAL(S2BEG6,W2END6)
D ARCVAL(S2BEG6,W6MID6)

TOP.XI18.MC04 NONE 13 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,E2END6)
B ARCVAL(S2BEG6,E6END6)
C ARCVAL(S2BEG6,F2)
D ARCVAL(S2BEG6,FX6)

TOP.XI19.MC04 NONE 13 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,E6END6)
B ARCVAL(W2BEG6,F2)
C ARCVAL(W2BEG6,FX6)
D ARCVAL(W2BEG6,N2END6)

TOP.XI19.MC06 NONE 13 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,N6END6)
B ARCVAL(W2BEG6,Q2)
C ARCVAL(W2BEG6,S2END6)
D ARCVAL(W2BEG6,S6MID6)

TOP.XI19.MC15 NONE 13 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,F6)
B ARCVAL(E2BEG6,N6MID6)
C ARCVAL(E2BEG6,S2MID6)
D ARCVAL(E2BEG6,S6END6)

TOP.XI24.MC15 NONE 13 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,E6MID5)
B ARCVAL(N2BEG5,F5)
C ARCVAL(N2BEG5,S6END5)
D ARCVAL(N2BEG5,W2MID5)

TOP.XI24.MC06 NONE 13 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,N6END5)
B ARCVAL(S2BEG5,Q1)
C ARCVAL(S2BEG5,W2END5)
D ARCVAL(S2BEG5,W6MID5)

TOP.XI24.MC04 NONE 13 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,E2END5)
B ARCVAL(S2BEG5,E6END5)
C ARCVAL(S2BEG5,F1)
D ARCVAL(S2BEG5,FX5)

TOP.XI25.MC04 NONE 13 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,E6END5)
B ARCVAL(W2BEG5,F1)
C ARCVAL(W2BEG5,FX5)
D ARCVAL(W2BEG5,N2END5)

TOP.XI25.MC06 NONE 13 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,N6END5)
B ARCVAL(W2BEG5,Q1)
C ARCVAL(W2BEG5,S2END5)
D ARCVAL(W2BEG5,S6MID5)

TOP.XI25.MC15 NONE 13 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,F5)
B ARCVAL(E2BEG5,N6MID5)
C ARCVAL(E2BEG5,S2MID5)
D ARCVAL(E2BEG5,S6END5)

TOP.XI16.MC15 NONE 13 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,E6MID4)
B ARCVAL(N2BEG4,F4)
C ARCVAL(N2BEG4,S6END4)
D ARCVAL(N2BEG4,W2MID4)

TOP.XI16.MC06 NONE 13 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,N6END4)
B ARCVAL(S2BEG4,Q0)
C ARCVAL(S2BEG4,W2END4)
D ARCVAL(S2BEG4,W6MID4)

TOP.XI16.MC04 NONE 13 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,E2END4)
B ARCVAL(S2BEG4,E6END4)
C ARCVAL(S2BEG4,F0)
D ARCVAL(S2BEG4,FX4)

TOP.XI17.MC04 NONE 13 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,E6END4)
B ARCVAL(W2BEG4,F0)
C ARCVAL(W2BEG4,FX4)
D ARCVAL(W2BEG4,N2END4)

TOP.XI17.MC06 NONE 13 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,N6END4)
B ARCVAL(W2BEG4,Q0)
C ARCVAL(W2BEG4,S2END4)
D ARCVAL(W2BEG4,S6MID4)

TOP.XI17.MC15 NONE 13 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,F4)
B ARCVAL(E2BEG4,N6MID4)
C ARCVAL(E2BEG4,S2MID4)
D ARCVAL(E2BEG4,S6END4)

TOP.XI284.MC14 NONE 13 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,GCLK14)
B ARCVAL(SR3,GCLK9)
C ARCVAL(SR3,LOCAL1)
D ARCVAL(SR3,W2END4)

TOP.XI284.MC06 NONE 13 25 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR2,E2MID4)
B ARCVAL(SR2,GCLK11)
C ARCVAL(SR2,GND)
D ARCVAL(SR2,N2END4)
E PROPERTY(SLICE2.SRMUX,0)
F PROPERTY(SLICE2.SRMUX,1)

TOP.XI284.MC04 NONE 13 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,GCLK14)
B ARCVAL(SR2,GCLK9)
C ARCVAL(SR2,LOCAL1)
D ARCVAL(SR2,W2END4)

TOP.XI283.MC04 NONE 13 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,GCLK14)
B ARCVAL(SR0,GCLK9)
C ARCVAL(SR0,LOCAL1)
D ARCVAL(SR0,W2END3)

TOP.XI283.MC06 NONE 13 28 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR0,E2MID3)
B ARCVAL(SR0,GCLK11)
C ARCVAL(SR0,GND)
D ARCVAL(SR0,N2END3)
E PROPERTY(SLICE0.SRMUX,0)
F PROPERTY(SLICE0.SRMUX,1)

TOP.XI283.MC14 NONE 13 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,GCLK14)
B ARCVAL(SR1,GCLK9)
C ARCVAL(SR1,LOCAL1)
D ARCVAL(SR1,W2END3)

TOP.XI22.MC15 NONE 13 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,E6MID3)
B ARCVAL(N2BEG3,F7)
C ARCVAL(N2BEG3,S6END3)
D ARCVAL(N2BEG3,W2MID3)

TOP.XI22.MC06 NONE 13 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,N6END3)
B ARCVAL(S2BEG3,Q3)
C ARCVAL(S2BEG3,W2END3)
D ARCVAL(S2BEG3,W6MID3)

TOP.XI22.MC04 NONE 13 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,E2END3)
B ARCVAL(S2BEG3,E6END3)
C ARCVAL(S2BEG3,F3)
D ARCVAL(S2BEG3,FX3)

TOP.XI23.MC04 NONE 13 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,E6END3)
B ARCVAL(W2BEG3,F3)
C ARCVAL(W2BEG3,FX3)
D ARCVAL(W2BEG3,N2END3)

TOP.XI23.MC06 NONE 13 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,N6END3)
B ARCVAL(W2BEG3,Q3)
C ARCVAL(W2BEG3,S2END3)
D ARCVAL(W2BEG3,S6MID3)

TOP.XI23.MC15 NONE 13 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,F7)
B ARCVAL(E2BEG3,N6MID3)
C ARCVAL(E2BEG3,S2MID3)
D ARCVAL(E2BEG3,S6END3)

TOP.XI14.MC15 NONE 13 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,E6MID2)
B ARCVAL(N2BEG2,F6)
C ARCVAL(N2BEG2,S6END2)
D ARCVAL(N2BEG2,W2MID2)

TOP.XI14.MC06 NONE 13 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,N6END2)
B ARCVAL(S2BEG2,Q2)
C ARCVAL(S2BEG2,W2END2)
D ARCVAL(S2BEG2,W6MID2)

TOP.XI14.MC04 NONE 13 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,E2END2)
B ARCVAL(S2BEG2,E6END2)
C ARCVAL(S2BEG2,F2)
D ARCVAL(S2BEG2,FX2)

TOP.XI15.MC04 NONE 13 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,E6END2)
B ARCVAL(W2BEG2,F2)
C ARCVAL(W2BEG2,FX2)
D ARCVAL(W2BEG2,N2END2)

TOP.XI15.MC06 NONE 13 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,N6END2)
B ARCVAL(W2BEG2,Q2)
C ARCVAL(W2BEG2,S2END2)
D ARCVAL(W2BEG2,S6MID2)

TOP.XI15.MC15 NONE 13 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,F6)
B ARCVAL(E2BEG2,N6MID2)
C ARCVAL(E2BEG2,S2MID2)
D ARCVAL(E2BEG2,S6END2)

TOP.XI20.MC15 NONE 13 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,E6MID1)
B ARCVAL(N2BEG1,F5)
C ARCVAL(N2BEG1,S6END1)
D ARCVAL(N2BEG1,W2MID1)

TOP.XI20.MC06 NONE 13 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,N6END1)
B ARCVAL(S2BEG1,Q1)
C ARCVAL(S2BEG1,W2END1)
D ARCVAL(S2BEG1,W6MID1)

TOP.XI20.MC04 NONE 13 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,E2END1)
B ARCVAL(S2BEG1,E6END1)
C ARCVAL(S2BEG1,F1)
D ARCVAL(S2BEG1,FX1)

TOP.XI21.MC04 NONE 13 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,E6END1)
B ARCVAL(W2BEG1,F1)
C ARCVAL(W2BEG1,FX1)
D ARCVAL(W2BEG1,N2END1)

TOP.XI21.MC06 NONE 13 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,N6END1)
B ARCVAL(W2BEG1,Q1)
C ARCVAL(W2BEG1,S2END1)
D ARCVAL(W2BEG1,S6MID1)

TOP.XI21.MC15 NONE 13 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,F5)
B ARCVAL(E2BEG1,N6MID1)
C ARCVAL(E2BEG1,S2MID1)
D ARCVAL(E2BEG1,S6END1)

TOP.XI12.MC15 NONE 13 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,E6MID0)
B ARCVAL(N2BEG0,F4)
C ARCVAL(N2BEG0,S6END0)
D ARCVAL(N2BEG0,W2MID0)

TOP.XI12.MC06 NONE 13 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,N6END0)
B ARCVAL(S2BEG0,Q0)
C ARCVAL(S2BEG0,W2END0)
D ARCVAL(S2BEG0,W6MID0)

TOP.XI12.MC04 NONE 13 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,E2END0)
B ARCVAL(S2BEG0,E6END0)
C ARCVAL(S2BEG0,F0)
D ARCVAL(S2BEG0,FX0)

TOP.XI13.MC04 NONE 13 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,E6END0)
B ARCVAL(W2BEG0,F0)
C ARCVAL(W2BEG0,FX0)
D ARCVAL(W2BEG0,N2END0)

TOP.XI13.MC06 NONE 13 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,N6END0)
B ARCVAL(W2BEG0,Q0)
C ARCVAL(W2BEG0,S2END0)
D ARCVAL(W2BEG0,S6MID0)

TOP.XI13.MC15 NONE 13 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,F4)
B ARCVAL(E2BEG0,N6MID0)
C ARCVAL(E2BEG0,S2MID0)
D ARCVAL(E2BEG0,S6END0)

TOP.XI26.MC03 NONE 14 0 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,E1END3)
B ARCVAL(S2BEG7,E2END7)
C ARCVAL(S2BEG7,S2END5)
D ARCVAL(S2BEG7,W2END7)
E ARCVAL(S2BEG7,W2MID7)

TOP.XI26.MC01 NONE 14 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,FX7)
B ARCVAL(S2BEG7,N6END7)
C ARCVAL(S2BEG7,S1END3)
D ARCVAL(S2BEG7,S6END7)
E ARCVAL(S2BEG7,W6END7)

TOP.XI26.MC00 NONE 14 2 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG7,F3)
B ARCVAL(S2BEG7,F7)
C ARCVAL(S2BEG7,Q3)
D ARCVAL(S2BEG7,Q7)
E ARCVAL(S2BEG7,W1END3)

TOP.XI27.MC00 NONE 14 3 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,F3)
B ARCVAL(W2BEG7,F7)
C ARCVAL(W2BEG7,Q3)
D ARCVAL(W2BEG7,Q7)
E ARCVAL(W2BEG7,S1END3)

TOP.XI27.MC01 NONE 14 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,FX7)
B ARCVAL(W2BEG7,N6END7)
C ARCVAL(W2BEG7,S6END7)
D ARCVAL(W2BEG7,W1END3)
E ARCVAL(W2BEG7,W6END7)

TOP.XI27.MC03 NONE 14 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG7,N1END3)
B ARCVAL(W2BEG7,N2END7)
C ARCVAL(W2BEG7,S2END7)
D ARCVAL(W2BEG7,S2MID7)
E ARCVAL(W2BEG7,W2END5)

TOP.XI18.MC03 NONE 14 6 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,E1END1)
B ARCVAL(S2BEG6,E2END6)
C ARCVAL(S2BEG6,S2END4)
D ARCVAL(S2BEG6,W2END6)
E ARCVAL(S2BEG6,W2MID6)

TOP.XI18.MC01 NONE 14 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,FX6)
B ARCVAL(S2BEG6,N1END1)
C ARCVAL(S2BEG6,N6END6)
D ARCVAL(S2BEG6,S6END6)
E ARCVAL(S2BEG6,W6END6)

TOP.XI18.MC00 NONE 14 8 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG6,F2)
B ARCVAL(S2BEG6,F6)
C ARCVAL(S2BEG6,Q2)
D ARCVAL(S2BEG6,Q6)
E ARCVAL(S2BEG6,W1END1)

TOP.XI19.MC00 NONE 14 9 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,F2)
B ARCVAL(W2BEG6,F6)
C ARCVAL(W2BEG6,Q2)
D ARCVAL(W2BEG6,Q6)
E ARCVAL(W2BEG6,S1END1)

TOP.XI19.MC01 NONE 14 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,E1END1)
B ARCVAL(W2BEG6,FX6)
C ARCVAL(W2BEG6,N6END6)
D ARCVAL(W2BEG6,S6END6)
E ARCVAL(W2BEG6,W6END6)

TOP.XI19.MC03 NONE 14 11 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG6,N1END1)
B ARCVAL(W2BEG6,N2END6)
C ARCVAL(W2BEG6,S2END6)
D ARCVAL(W2BEG6,S2MID6)
E ARCVAL(W2BEG6,W2END4)

TOP.XI24.MC03 NONE 14 12 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,E1END3)
B ARCVAL(S2BEG5,E2END5)
C ARCVAL(S2BEG5,S2END7)
D ARCVAL(S2BEG5,W2END5)
E ARCVAL(S2BEG5,W2MID5)

TOP.XI24.MC01 NONE 14 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,FX5)
B ARCVAL(S2BEG5,N6END5)
C ARCVAL(S2BEG5,S1END3)
D ARCVAL(S2BEG5,S6END5)
E ARCVAL(S2BEG5,W6END5)

TOP.XI24.MC00 NONE 14 14 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG5,F1)
B ARCVAL(S2BEG5,F5)
C ARCVAL(S2BEG5,Q1)
D ARCVAL(S2BEG5,Q5)
E ARCVAL(S2BEG5,W1END3)

TOP.XI25.MC00 NONE 14 15 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,F1)
B ARCVAL(W2BEG5,F5)
C ARCVAL(W2BEG5,Q1)
D ARCVAL(W2BEG5,Q5)
E ARCVAL(W2BEG5,S1END3)

TOP.XI25.MC01 NONE 14 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,FX5)
B ARCVAL(W2BEG5,N6END5)
C ARCVAL(W2BEG5,S6END5)
D ARCVAL(W2BEG5,W1END3)
E ARCVAL(W2BEG5,W6END5)

TOP.XI25.MC03 NONE 14 17 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG5,N1END3)
B ARCVAL(W2BEG5,N2END5)
C ARCVAL(W2BEG5,S2END5)
D ARCVAL(W2BEG5,S2MID5)
E ARCVAL(W2BEG5,W2END7)

TOP.XI16.MC03 NONE 14 18 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,E1END1)
B ARCVAL(S2BEG4,E2END4)
C ARCVAL(S2BEG4,S2END6)
D ARCVAL(S2BEG4,W2END4)
E ARCVAL(S2BEG4,W2MID4)

TOP.XI16.MC01 NONE 14 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,FX4)
B ARCVAL(S2BEG4,N6END4)
C ARCVAL(S2BEG4,S1END1)
D ARCVAL(S2BEG4,S6END4)
E ARCVAL(S2BEG4,W6END4)

TOP.XI16.MC00 NONE 14 20 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG4,F0)
B ARCVAL(S2BEG4,F4)
C ARCVAL(S2BEG4,Q0)
D ARCVAL(S2BEG4,Q4)
E ARCVAL(S2BEG4,W1END1)

TOP.XI17.MC00 NONE 14 21 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,F0)
B ARCVAL(W2BEG4,F4)
C ARCVAL(W2BEG4,Q0)
D ARCVAL(W2BEG4,Q4)
E ARCVAL(W2BEG4,S1END1)

TOP.XI17.MC01 NONE 14 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,FX4)
B ARCVAL(W2BEG4,N6END4)
C ARCVAL(W2BEG4,S6END4)
D ARCVAL(W2BEG4,W1END1)
E ARCVAL(W2BEG4,W6END4)

TOP.XI17.MC03 NONE 14 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG4,N1END1)
B ARCVAL(W2BEG4,N2END4)
C ARCVAL(W2BEG4,S2END4)
D ARCVAL(W2BEG4,S2MID4)
E ARCVAL(W2BEG4,W2END6)

TOP.XI284.MC03 NONE 14 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR2,N2END4)
B ARCVAL(SR2,N2MID4)
C ARCVAL(SR2,S2END4)
D ARCVAL(SR2,S2MID4)
E ARCVAL(SR2,W2END4)

TOP.XI284.MC01 NONE 14 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR2,GCLK14)
B ARCVAL(SR2,GCLK15)
C ARCVAL(SR2,GND)
D ARCVAL(SR2,LOCAL0)
E ARCVAL(SR2,LOCAL6)
F PROPERTY(SLICE2.SRMUX,0)
G PROPERTY(SLICE2.SRMUX,1)

TOP.XI284.MC00 NONE 14 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR2,GCLK10)
B ARCVAL(SR2,GCLK11)
C ARCVAL(SR2,GCLK12)
D ARCVAL(SR2,GCLK13)
E ARCVAL(SR2,GCLK9)

TOP.XI283.MC00 NONE 14 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR0,GCLK10)
B ARCVAL(SR0,GCLK11)
C ARCVAL(SR0,GCLK12)
D ARCVAL(SR0,GCLK13)
E ARCVAL(SR0,GCLK9)

TOP.XI283.MC01 NONE 14 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR0,GCLK14)
B ARCVAL(SR0,GCLK15)
C ARCVAL(SR0,GND)
D ARCVAL(SR0,LOCAL0)
E ARCVAL(SR0,LOCAL6)
F PROPERTY(SLICE0.SRMUX,0)
G PROPERTY(SLICE0.SRMUX,1)

TOP.XI283.MC03 NONE 14 29 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR0,N2END3)
B ARCVAL(SR0,N2MID3)
C ARCVAL(SR0,S2END3)
D ARCVAL(SR0,S2MID3)
E ARCVAL(SR0,W2END3)

TOP.XI22.MC03 NONE 14 30 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,E1END2)
B ARCVAL(S2BEG3,E2END3)
C ARCVAL(S2BEG3,S2END1)
D ARCVAL(S2BEG3,W2END3)
E ARCVAL(S2BEG3,W2MID3)

TOP.XI22.MC01 NONE 14 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,FX3)
B ARCVAL(S2BEG3,N6END3)
C ARCVAL(S2BEG3,S1END2)
D ARCVAL(S2BEG3,S6END3)
E ARCVAL(S2BEG3,W6END3)

TOP.XI22.MC00 NONE 14 32 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG3,F3)
B ARCVAL(S2BEG3,F7)
C ARCVAL(S2BEG3,Q3)
D ARCVAL(S2BEG3,Q7)
E ARCVAL(S2BEG3,W1END2)

TOP.XI23.MC00 NONE 14 33 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,F3)
B ARCVAL(W2BEG3,F7)
C ARCVAL(W2BEG3,Q3)
D ARCVAL(W2BEG3,Q7)
E ARCVAL(W2BEG3,S1END2)

TOP.XI23.MC01 NONE 14 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,FX3)
B ARCVAL(W2BEG3,N6END3)
C ARCVAL(W2BEG3,S6END3)
D ARCVAL(W2BEG3,W1END2)
E ARCVAL(W2BEG3,W6END3)

TOP.XI23.MC03 NONE 14 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG3,N1END2)
B ARCVAL(W2BEG3,N2END3)
C ARCVAL(W2BEG3,S2END3)
D ARCVAL(W2BEG3,S2MID3)
E ARCVAL(W2BEG3,W2END1)

TOP.XI14.MC03 NONE 14 36 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,E1END0)
B ARCVAL(S2BEG2,E2END2)
C ARCVAL(S2BEG2,S2END0)
D ARCVAL(S2BEG2,W2END2)
E ARCVAL(S2BEG2,W2MID2)

TOP.XI14.MC01 NONE 14 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,FX2)
B ARCVAL(S2BEG2,N1END0)
C ARCVAL(S2BEG2,N6END2)
D ARCVAL(S2BEG2,S6END2)
E ARCVAL(S2BEG2,W6END2)

TOP.XI14.MC00 NONE 14 38 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG2,F2)
B ARCVAL(S2BEG2,F6)
C ARCVAL(S2BEG2,Q2)
D ARCVAL(S2BEG2,Q6)
E ARCVAL(S2BEG2,W1END0)

TOP.XI15.MC00 NONE 14 39 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,F2)
B ARCVAL(W2BEG2,F6)
C ARCVAL(W2BEG2,Q2)
D ARCVAL(W2BEG2,Q6)
E ARCVAL(W2BEG2,S1END0)

TOP.XI15.MC01 NONE 14 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,E1END0)
B ARCVAL(W2BEG2,FX2)
C ARCVAL(W2BEG2,N6END2)
D ARCVAL(W2BEG2,S6END2)
E ARCVAL(W2BEG2,W6END2)

TOP.XI15.MC03 NONE 14 41 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG2,N1END0)
B ARCVAL(W2BEG2,N2END2)
C ARCVAL(W2BEG2,S2END2)
D ARCVAL(W2BEG2,S2MID2)
E ARCVAL(W2BEG2,W2END0)

TOP.XI20.MC03 NONE 14 42 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,E1END2)
B ARCVAL(S2BEG1,E2END1)
C ARCVAL(S2BEG1,S2END3)
D ARCVAL(S2BEG1,W2END1)
E ARCVAL(S2BEG1,W2MID1)

TOP.XI20.MC01 NONE 14 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,FX1)
B ARCVAL(S2BEG1,N6END1)
C ARCVAL(S2BEG1,S1END2)
D ARCVAL(S2BEG1,S6END1)
E ARCVAL(S2BEG1,W6END1)

TOP.XI20.MC00 NONE 14 44 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG1,F1)
B ARCVAL(S2BEG1,F5)
C ARCVAL(S2BEG1,Q1)
D ARCVAL(S2BEG1,Q5)
E ARCVAL(S2BEG1,W1END2)

TOP.XI21.MC00 NONE 14 45 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,F1)
B ARCVAL(W2BEG1,F5)
C ARCVAL(W2BEG1,Q1)
D ARCVAL(W2BEG1,Q5)
E ARCVAL(W2BEG1,S1END2)

TOP.XI21.MC01 NONE 14 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,FX1)
B ARCVAL(W2BEG1,N6END1)
C ARCVAL(W2BEG1,S6END1)
D ARCVAL(W2BEG1,W1END2)
E ARCVAL(W2BEG1,W6END1)

TOP.XI21.MC03 NONE 14 47 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG1,N1END2)
B ARCVAL(W2BEG1,N2END1)
C ARCVAL(W2BEG1,S2END1)
D ARCVAL(W2BEG1,S2MID1)
E ARCVAL(W2BEG1,W2END3)

TOP.XI12.MC03 NONE 14 48 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,E1END0)
B ARCVAL(S2BEG0,E2END0)
C ARCVAL(S2BEG0,S2END2)
D ARCVAL(S2BEG0,W2END0)
E ARCVAL(S2BEG0,W2MID0)

TOP.XI12.MC01 NONE 14 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,FX0)
B ARCVAL(S2BEG0,N6END0)
C ARCVAL(S2BEG0,S1END0)
D ARCVAL(S2BEG0,S6END0)
E ARCVAL(S2BEG0,W6END0)

TOP.XI12.MC00 NONE 14 50 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(S2BEG0,F0)
B ARCVAL(S2BEG0,F4)
C ARCVAL(S2BEG0,Q0)
D ARCVAL(S2BEG0,Q4)
E ARCVAL(S2BEG0,W1END0)

TOP.XI13.MC00 NONE 14 51 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,F0)
B ARCVAL(W2BEG0,F4)
C ARCVAL(W2BEG0,Q0)
D ARCVAL(W2BEG0,Q4)
E ARCVAL(W2BEG0,S1END0)

TOP.XI13.MC01 NONE 14 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,FX0)
B ARCVAL(W2BEG0,N6END0)
C ARCVAL(W2BEG0,S6END0)
D ARCVAL(W2BEG0,W1END0)
E ARCVAL(W2BEG0,W6END0)

TOP.XI13.MC03 NONE 14 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(W2BEG0,N1END0)
B ARCVAL(W2BEG0,N2END0)
C ARCVAL(W2BEG0,S2END0)
D ARCVAL(W2BEG0,S2MID0)
E ARCVAL(W2BEG0,W2END2)

TOP.XI26.MC13 NONE 15 0 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,E1END3)
B ARCVAL(N2BEG7,E2END7)
C ARCVAL(N2BEG7,N2END5)
D ARCVAL(N2BEG7,W2END7)
E ARCVAL(N2BEG7,W2MID7)

TOP.XI26.MC11 NONE 15 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,FX7)
B ARCVAL(N2BEG7,N1END3)
C ARCVAL(N2BEG7,N6END7)
D ARCVAL(N2BEG7,S6END7)
E ARCVAL(N2BEG7,W6END7)

TOP.XI26.MC08 NONE 15 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,S1END3)
B ARCVAL(S2BEG7,S2END5)
C ARCVAL(S2BEG7,S2END7)
D ARCVAL(S2BEG7,W1END3)

TOP.XI27.MC08 NONE 15 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,S1END3)
B ARCVAL(W2BEG7,W1END3)
C ARCVAL(W2BEG7,W2END5)
D ARCVAL(W2BEG7,W2END7)

TOP.XI27.MC11 NONE 15 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,E1END3)
B ARCVAL(E2BEG7,FX7)
C ARCVAL(E2BEG7,N6END7)
D ARCVAL(E2BEG7,S6END7)
E ARCVAL(E2BEG7,W6END7)

TOP.XI27.MC13 NONE 15 5 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,E2END5)
B ARCVAL(E2BEG7,N1END3)
C ARCVAL(E2BEG7,N2END7)
D ARCVAL(E2BEG7,S2END7)
E ARCVAL(E2BEG7,S2MID7)

TOP.XI18.MC13 NONE 15 6 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,E1END1)
B ARCVAL(N2BEG6,E2END6)
C ARCVAL(N2BEG6,N2END4)
D ARCVAL(N2BEG6,W2END6)
E ARCVAL(N2BEG6,W2MID6)

TOP.XI18.MC11 NONE 15 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,FX6)
B ARCVAL(N2BEG6,N1END1)
C ARCVAL(N2BEG6,N6END6)
D ARCVAL(N2BEG6,S6END6)
E ARCVAL(N2BEG6,W6END6)

TOP.XI18.MC08 NONE 15 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,N1END1)
B ARCVAL(S2BEG6,S2END4)
C ARCVAL(S2BEG6,S2END6)
D ARCVAL(S2BEG6,W1END1)

TOP.XI19.MC08 NONE 15 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,E1END1)
B ARCVAL(W2BEG6,S1END1)
C ARCVAL(W2BEG6,W2END4)
D ARCVAL(W2BEG6,W2END6)

TOP.XI19.MC11 NONE 15 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,E1END1)
B ARCVAL(E2BEG6,FX6)
C ARCVAL(E2BEG6,N6END6)
D ARCVAL(E2BEG6,S6END6)
E ARCVAL(E2BEG6,W6END6)

TOP.XI19.MC13 NONE 15 11 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,E2END4)
B ARCVAL(E2BEG6,N1END1)
C ARCVAL(E2BEG6,N2END6)
D ARCVAL(E2BEG6,S2END6)
E ARCVAL(E2BEG6,S2MID6)

TOP.XI24.MC13 NONE 15 12 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,E1END3)
B ARCVAL(N2BEG5,E2END5)
C ARCVAL(N2BEG5,N2END7)
D ARCVAL(N2BEG5,W2END5)
E ARCVAL(N2BEG5,W2MID5)

TOP.XI24.MC11 NONE 15 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,FX5)
B ARCVAL(N2BEG5,N1END3)
C ARCVAL(N2BEG5,N6END5)
D ARCVAL(N2BEG5,S6END5)
E ARCVAL(N2BEG5,W6END5)

TOP.XI24.MC08 NONE 15 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,S1END3)
B ARCVAL(S2BEG5,S2END5)
C ARCVAL(S2BEG5,S2END7)
D ARCVAL(S2BEG5,W1END3)

TOP.XI25.MC08 NONE 15 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,S1END3)
B ARCVAL(W2BEG5,W1END3)
C ARCVAL(W2BEG5,W2END5)
D ARCVAL(W2BEG5,W2END7)

TOP.XI25.MC11 NONE 15 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,E1END3)
B ARCVAL(E2BEG5,FX5)
C ARCVAL(E2BEG5,N6END5)
D ARCVAL(E2BEG5,S6END5)
E ARCVAL(E2BEG5,W6END5)

TOP.XI25.MC13 NONE 15 17 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,E2END7)
B ARCVAL(E2BEG5,N1END3)
C ARCVAL(E2BEG5,N2END5)
D ARCVAL(E2BEG5,S2END5)
E ARCVAL(E2BEG5,S2MID5)

TOP.XI16.MC13 NONE 15 18 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,E1END1)
B ARCVAL(N2BEG4,E2END4)
C ARCVAL(N2BEG4,N2END6)
D ARCVAL(N2BEG4,W2END4)
E ARCVAL(N2BEG4,W2MID4)

TOP.XI16.MC11 NONE 15 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,FX4)
B ARCVAL(N2BEG4,N6END4)
C ARCVAL(N2BEG4,S1END1)
D ARCVAL(N2BEG4,S6END4)
E ARCVAL(N2BEG4,W6END4)

TOP.XI16.MC08 NONE 15 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,S1END1)
B ARCVAL(S2BEG4,S2END4)
C ARCVAL(S2BEG4,S2END6)
D ARCVAL(S2BEG4,W1END1)

TOP.XI17.MC08 NONE 15 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,S1END1)
B ARCVAL(W2BEG4,W1END1)
C ARCVAL(W2BEG4,W2END4)
D ARCVAL(W2BEG4,W2END6)

TOP.XI17.MC11 NONE 15 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,FX4)
B ARCVAL(E2BEG4,N6END4)
C ARCVAL(E2BEG4,S6END4)
D ARCVAL(E2BEG4,W1END1)
E ARCVAL(E2BEG4,W6END4)

TOP.XI17.MC13 NONE 15 23 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,E2END6)
B ARCVAL(E2BEG4,N1END1)
C ARCVAL(E2BEG4,N2END4)
D ARCVAL(E2BEG4,S2END4)
E ARCVAL(E2BEG4,S2MID4)

TOP.XI284.MC13 NONE 15 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR3,N2END4)
B ARCVAL(SR3,N2MID4)
C ARCVAL(SR3,S2END4)
D ARCVAL(SR3,S2MID4)
E ARCVAL(SR3,W2END4)

TOP.XI284.MC11 NONE 15 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR3,GCLK14)
B ARCVAL(SR3,GCLK15)
C ARCVAL(SR3,GND)
D ARCVAL(SR3,LOCAL0)
E ARCVAL(SR3,LOCAL6)
F PROPERTY(SLICE3.SRMUX,0)
G PROPERTY(SLICE3.SRMUX,1)

TOP.XI284.MC08 NONE 15 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,GCLK13)
B ARCVAL(SR2,LOCAL6)
C ARCVAL(SR2,S2END4)
D ARCVAL(SR2,W2MID4)

TOP.XI283.MC08 NONE 15 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,GCLK13)
B ARCVAL(SR0,LOCAL6)
C ARCVAL(SR0,S2END3)
D ARCVAL(SR0,W2MID3)

TOP.XI283.MC11 NONE 15 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(SR1,GCLK14)
B ARCVAL(SR1,GCLK15)
C ARCVAL(SR1,GND)
D ARCVAL(SR1,LOCAL0)
E ARCVAL(SR1,LOCAL6)
F PROPERTY(SLICE1.SRMUX,0)
G PROPERTY(SLICE1.SRMUX,1)

TOP.XI283.MC13 NONE 15 29 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR1,N2END3)
B ARCVAL(SR1,N2MID3)
C ARCVAL(SR1,S2END3)
D ARCVAL(SR1,S2MID3)
E ARCVAL(SR1,W2END3)

TOP.XI22.MC13 NONE 15 30 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,E1END2)
B ARCVAL(N2BEG3,E2END3)
C ARCVAL(N2BEG3,N2END1)
D ARCVAL(N2BEG3,W2END3)
E ARCVAL(N2BEG3,W2MID3)

TOP.XI22.MC11 NONE 15 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,FX3)
B ARCVAL(N2BEG3,N1END2)
C ARCVAL(N2BEG3,N6END3)
D ARCVAL(N2BEG3,S6END3)
E ARCVAL(N2BEG3,W6END3)

TOP.XI22.MC08 NONE 15 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,S1END2)
B ARCVAL(S2BEG3,S2END1)
C ARCVAL(S2BEG3,S2END3)
D ARCVAL(S2BEG3,W1END2)

TOP.XI23.MC08 NONE 15 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,S1END2)
B ARCVAL(W2BEG3,W1END2)
C ARCVAL(W2BEG3,W2END1)
D ARCVAL(W2BEG3,W2END3)

TOP.XI23.MC11 NONE 15 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,E1END2)
B ARCVAL(E2BEG3,FX3)
C ARCVAL(E2BEG3,N6END3)
D ARCVAL(E2BEG3,S6END3)
E ARCVAL(E2BEG3,W6END3)

TOP.XI23.MC13 NONE 15 35 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,E2END1)
B ARCVAL(E2BEG3,N1END2)
C ARCVAL(E2BEG3,N2END3)
D ARCVAL(E2BEG3,S2END3)
E ARCVAL(E2BEG3,S2MID3)

TOP.XI14.MC13 NONE 15 36 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,E1END0)
B ARCVAL(N2BEG2,E2END2)
C ARCVAL(N2BEG2,N2END0)
D ARCVAL(N2BEG2,W2END2)
E ARCVAL(N2BEG2,W2MID2)

TOP.XI14.MC11 NONE 15 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,FX2)
B ARCVAL(N2BEG2,N1END0)
C ARCVAL(N2BEG2,N6END2)
D ARCVAL(N2BEG2,S6END2)
E ARCVAL(N2BEG2,W6END2)

TOP.XI14.MC08 NONE 15 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,N1END0)
B ARCVAL(S2BEG2,S2END0)
C ARCVAL(S2BEG2,S2END2)
D ARCVAL(S2BEG2,W1END0)

TOP.XI15.MC08 NONE 15 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,E1END0)
B ARCVAL(W2BEG2,S1END0)
C ARCVAL(W2BEG2,W2END0)
D ARCVAL(W2BEG2,W2END2)

TOP.XI15.MC11 NONE 15 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,E1END0)
B ARCVAL(E2BEG2,FX2)
C ARCVAL(E2BEG2,N6END2)
D ARCVAL(E2BEG2,S6END2)
E ARCVAL(E2BEG2,W6END2)

TOP.XI15.MC13 NONE 15 41 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,E2END0)
B ARCVAL(E2BEG2,N1END0)
C ARCVAL(E2BEG2,N2END2)
D ARCVAL(E2BEG2,S2END2)
E ARCVAL(E2BEG2,S2MID2)

TOP.XI20.MC13 NONE 15 42 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,E1END2)
B ARCVAL(N2BEG1,E2END1)
C ARCVAL(N2BEG1,N2END3)
D ARCVAL(N2BEG1,W2END1)
E ARCVAL(N2BEG1,W2MID1)

TOP.XI20.MC11 NONE 15 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,FX1)
B ARCVAL(N2BEG1,N1END2)
C ARCVAL(N2BEG1,N6END1)
D ARCVAL(N2BEG1,S6END1)
E ARCVAL(N2BEG1,W6END1)

TOP.XI20.MC08 NONE 15 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,S1END2)
B ARCVAL(S2BEG1,S2END1)
C ARCVAL(S2BEG1,S2END3)
D ARCVAL(S2BEG1,W1END2)

TOP.XI21.MC08 NONE 15 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,S1END2)
B ARCVAL(W2BEG1,W1END2)
C ARCVAL(W2BEG1,W2END1)
D ARCVAL(W2BEG1,W2END3)

TOP.XI21.MC11 NONE 15 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,E1END2)
B ARCVAL(E2BEG1,FX1)
C ARCVAL(E2BEG1,N6END1)
D ARCVAL(E2BEG1,S6END1)
E ARCVAL(E2BEG1,W6END1)

TOP.XI21.MC13 NONE 15 47 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,E2END3)
B ARCVAL(E2BEG1,N1END2)
C ARCVAL(E2BEG1,N2END1)
D ARCVAL(E2BEG1,S2END1)
E ARCVAL(E2BEG1,S2MID1)

TOP.XI12.MC13 NONE 15 48 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,E1END0)
B ARCVAL(N2BEG0,E2END0)
C ARCVAL(N2BEG0,N2END2)
D ARCVAL(N2BEG0,W2END0)
E ARCVAL(N2BEG0,W2MID0)

TOP.XI12.MC11 NONE 15 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,FX0)
B ARCVAL(N2BEG0,N6END0)
C ARCVAL(N2BEG0,S1END0)
D ARCVAL(N2BEG0,S6END0)
E ARCVAL(N2BEG0,W6END0)

TOP.XI12.MC08 NONE 15 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,S1END0)
B ARCVAL(S2BEG0,S2END0)
C ARCVAL(S2BEG0,S2END2)
D ARCVAL(S2BEG0,W1END0)

TOP.XI13.MC08 NONE 15 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,S1END0)
B ARCVAL(W2BEG0,W1END0)
C ARCVAL(W2BEG0,W2END0)
D ARCVAL(W2BEG0,W2END2)

TOP.XI13.MC11 NONE 15 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,FX0)
B ARCVAL(E2BEG0,N6END0)
C ARCVAL(E2BEG0,S6END0)
D ARCVAL(E2BEG0,W1END0)
E ARCVAL(E2BEG0,W6END0)

TOP.XI13.MC13 NONE 15 53 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,E2END2)
B ARCVAL(E2BEG0,N1END0)
C ARCVAL(E2BEG0,N2END0)
D ARCVAL(E2BEG0,S2END0)
E ARCVAL(E2BEG0,S2MID0)

TOP.XI26.MC17 NONE 16 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,E1END3)
B ARCVAL(N2BEG7,E2MID7)
C ARCVAL(N2BEG7,Q7)
D ARCVAL(N2BEG7,W6END7)

TOP.XI26.MC16 NONE 16 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,N6END7)
B ARCVAL(N2BEG7,Q3)
C ARCVAL(N2BEG7,W2END7)
D ARCVAL(N2BEG7,W6MID7)

TOP.XI26.MC07 NONE 16 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG7,E1END3)
B ARCVAL(S2BEG7,E2MID7)
C ARCVAL(S2BEG7,Q7)
D ARCVAL(S2BEG7,W6END7)

TOP.XI27.MC07 NONE 16 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG7,N1END3)
B ARCVAL(W2BEG7,N2MID7)
C ARCVAL(W2BEG7,Q7)
D ARCVAL(W2BEG7,W6END7)

TOP.XI27.MC16 NONE 16 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,N6END7)
B ARCVAL(E2BEG7,Q3)
C ARCVAL(E2BEG7,S2END7)
D ARCVAL(E2BEG7,S6MID7)

TOP.XI27.MC17 NONE 16 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,N1END3)
B ARCVAL(E2BEG7,N2MID7)
C ARCVAL(E2BEG7,Q7)
D ARCVAL(E2BEG7,W6END7)

TOP.XI18.MC17 NONE 16 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,E1END1)
B ARCVAL(N2BEG6,E2MID6)
C ARCVAL(N2BEG6,Q6)
D ARCVAL(N2BEG6,W6END6)

TOP.XI18.MC16 NONE 16 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,N6END6)
B ARCVAL(N2BEG6,Q2)
C ARCVAL(N2BEG6,W2END6)
D ARCVAL(N2BEG6,W6MID6)

TOP.XI18.MC07 NONE 16 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG6,E1END1)
B ARCVAL(S2BEG6,E2MID6)
C ARCVAL(S2BEG6,Q6)
D ARCVAL(S2BEG6,W6END6)

TOP.XI19.MC07 NONE 16 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG6,N1END1)
B ARCVAL(W2BEG6,N2MID6)
C ARCVAL(W2BEG6,Q6)
D ARCVAL(W2BEG6,W6END6)

TOP.XI19.MC16 NONE 16 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,N6END6)
B ARCVAL(E2BEG6,Q2)
C ARCVAL(E2BEG6,S2END6)
D ARCVAL(E2BEG6,S6MID6)

TOP.XI19.MC17 NONE 16 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,N1END1)
B ARCVAL(E2BEG6,N2MID6)
C ARCVAL(E2BEG6,Q6)
D ARCVAL(E2BEG6,W6END6)

TOP.XI24.MC17 NONE 16 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,E1END3)
B ARCVAL(N2BEG5,E2MID5)
C ARCVAL(N2BEG5,Q5)
D ARCVAL(N2BEG5,W6END5)

TOP.XI24.MC16 NONE 16 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,N6END5)
B ARCVAL(N2BEG5,Q1)
C ARCVAL(N2BEG5,W2END5)
D ARCVAL(N2BEG5,W6MID5)

TOP.XI24.MC07 NONE 16 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG5,E1END3)
B ARCVAL(S2BEG5,E2MID5)
C ARCVAL(S2BEG5,Q5)
D ARCVAL(S2BEG5,W6END5)

TOP.XI25.MC07 NONE 16 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG5,N1END3)
B ARCVAL(W2BEG5,N2MID5)
C ARCVAL(W2BEG5,Q5)
D ARCVAL(W2BEG5,W6END5)

TOP.XI25.MC16 NONE 16 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,N6END5)
B ARCVAL(E2BEG5,Q1)
C ARCVAL(E2BEG5,S2END5)
D ARCVAL(E2BEG5,S6MID5)

TOP.XI25.MC17 NONE 16 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,N1END3)
B ARCVAL(E2BEG5,N2MID5)
C ARCVAL(E2BEG5,Q5)
D ARCVAL(E2BEG5,W6END5)

TOP.XI16.MC17 NONE 16 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,E1END1)
B ARCVAL(N2BEG4,E2MID4)
C ARCVAL(N2BEG4,Q4)
D ARCVAL(N2BEG4,W6END4)

TOP.XI16.MC16 NONE 16 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,N6END4)
B ARCVAL(N2BEG4,Q0)
C ARCVAL(N2BEG4,W2END4)
D ARCVAL(N2BEG4,W6MID4)

TOP.XI16.MC07 NONE 16 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG4,E1END1)
B ARCVAL(S2BEG4,E2MID4)
C ARCVAL(S2BEG4,Q4)
D ARCVAL(S2BEG4,W6END4)

TOP.XI17.MC07 NONE 16 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG4,N1END1)
B ARCVAL(W2BEG4,N2MID4)
C ARCVAL(W2BEG4,Q4)
D ARCVAL(W2BEG4,W6END4)

TOP.XI17.MC16 NONE 16 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,N6END4)
B ARCVAL(E2BEG4,Q0)
C ARCVAL(E2BEG4,S2END4)
D ARCVAL(E2BEG4,S6MID4)

TOP.XI17.MC17 NONE 16 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,N1END1)
B ARCVAL(E2BEG4,N2MID4)
C ARCVAL(E2BEG4,Q4)
D ARCVAL(E2BEG4,W6END4)

TOP.XI284.MC17 NONE 16 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,E2END4)
B ARCVAL(SR3,GCLK12)
C ARCVAL(SR3,LOCAL0)
D ARCVAL(SR3,S2MID4)

TOP.XI284.MC12 NONE 16 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR3,E2END4)
B ARCVAL(SR3,E2MID4)
C ARCVAL(SR3,LOCAL1)
D ARCVAL(SR3,LOCAL7)
E ARCVAL(SR3,W2MID4)

TOP.XI284.MC07 NONE 16 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR2,E2END4)
B ARCVAL(SR2,GCLK12)
C ARCVAL(SR2,LOCAL0)
D ARCVAL(SR2,S2MID4)

TOP.XI283.MC07 NONE 16 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR0,E2END3)
B ARCVAL(SR0,GCLK12)
C ARCVAL(SR0,LOCAL0)
D ARCVAL(SR0,S2MID3)

TOP.XI283.MC12 NONE 16 28 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR1,E2END3)
B ARCVAL(SR1,E2MID3)
C ARCVAL(SR1,LOCAL1)
D ARCVAL(SR1,LOCAL7)
E ARCVAL(SR1,W2MID3)

TOP.XI283.MC17 NONE 16 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,E2END3)
B ARCVAL(SR1,GCLK12)
C ARCVAL(SR1,LOCAL0)
D ARCVAL(SR1,S2MID3)

TOP.XI22.MC17 NONE 16 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,E1END2)
B ARCVAL(N2BEG3,E2MID3)
C ARCVAL(N2BEG3,Q7)
D ARCVAL(N2BEG3,W6END3)

TOP.XI22.MC16 NONE 16 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,N6END3)
B ARCVAL(N2BEG3,Q3)
C ARCVAL(N2BEG3,W2END3)
D ARCVAL(N2BEG3,W6MID3)

TOP.XI22.MC07 NONE 16 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG3,E1END2)
B ARCVAL(S2BEG3,E2MID3)
C ARCVAL(S2BEG3,Q7)
D ARCVAL(S2BEG3,W6END3)

TOP.XI23.MC07 NONE 16 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG3,N1END2)
B ARCVAL(W2BEG3,N2MID3)
C ARCVAL(W2BEG3,Q7)
D ARCVAL(W2BEG3,W6END3)

TOP.XI23.MC16 NONE 16 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,N6END3)
B ARCVAL(E2BEG3,Q3)
C ARCVAL(E2BEG3,S2END3)
D ARCVAL(E2BEG3,S6MID3)

TOP.XI23.MC17 NONE 16 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,N1END2)
B ARCVAL(E2BEG3,N2MID3)
C ARCVAL(E2BEG3,Q7)
D ARCVAL(E2BEG3,W6END3)

TOP.XI14.MC17 NONE 16 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,E1END0)
B ARCVAL(N2BEG2,E2MID2)
C ARCVAL(N2BEG2,Q6)
D ARCVAL(N2BEG2,W6END2)

TOP.XI14.MC16 NONE 16 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,N6END2)
B ARCVAL(N2BEG2,Q2)
C ARCVAL(N2BEG2,W2END2)
D ARCVAL(N2BEG2,W6MID2)

TOP.XI14.MC07 NONE 16 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG2,E1END0)
B ARCVAL(S2BEG2,E2MID2)
C ARCVAL(S2BEG2,Q6)
D ARCVAL(S2BEG2,W6END2)

TOP.XI15.MC07 NONE 16 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG2,N1END0)
B ARCVAL(W2BEG2,N2MID2)
C ARCVAL(W2BEG2,Q6)
D ARCVAL(W2BEG2,W6END2)

TOP.XI15.MC16 NONE 16 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,N6END2)
B ARCVAL(E2BEG2,Q2)
C ARCVAL(E2BEG2,S2END2)
D ARCVAL(E2BEG2,S6MID2)

TOP.XI15.MC17 NONE 16 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,N1END0)
B ARCVAL(E2BEG2,N2MID2)
C ARCVAL(E2BEG2,Q6)
D ARCVAL(E2BEG2,W6END2)

TOP.XI20.MC17 NONE 16 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,E1END2)
B ARCVAL(N2BEG1,E2MID1)
C ARCVAL(N2BEG1,Q5)
D ARCVAL(N2BEG1,W6END1)

TOP.XI20.MC16 NONE 16 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,N6END1)
B ARCVAL(N2BEG1,Q1)
C ARCVAL(N2BEG1,W2END1)
D ARCVAL(N2BEG1,W6MID1)

TOP.XI20.MC07 NONE 16 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG1,E1END2)
B ARCVAL(S2BEG1,E2MID1)
C ARCVAL(S2BEG1,Q5)
D ARCVAL(S2BEG1,W6END1)

TOP.XI21.MC07 NONE 16 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG1,N1END2)
B ARCVAL(W2BEG1,N2MID1)
C ARCVAL(W2BEG1,Q5)
D ARCVAL(W2BEG1,W6END1)

TOP.XI21.MC16 NONE 16 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,N6END1)
B ARCVAL(E2BEG1,Q1)
C ARCVAL(E2BEG1,S2END1)
D ARCVAL(E2BEG1,S6MID1)

TOP.XI21.MC17 NONE 16 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,N1END2)
B ARCVAL(E2BEG1,N2MID1)
C ARCVAL(E2BEG1,Q5)
D ARCVAL(E2BEG1,W6END1)

TOP.XI12.MC17 NONE 16 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,E1END0)
B ARCVAL(N2BEG0,E2MID0)
C ARCVAL(N2BEG0,Q4)
D ARCVAL(N2BEG0,W6END0)

TOP.XI12.MC16 NONE 16 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,N6END0)
B ARCVAL(N2BEG0,Q0)
C ARCVAL(N2BEG0,W2END0)
D ARCVAL(N2BEG0,W6MID0)

TOP.XI12.MC07 NONE 16 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(S2BEG0,E1END0)
B ARCVAL(S2BEG0,E2MID0)
C ARCVAL(S2BEG0,Q4)
D ARCVAL(S2BEG0,W6END0)

TOP.XI13.MC07 NONE 16 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(W2BEG0,N1END0)
B ARCVAL(W2BEG0,N2MID0)
C ARCVAL(W2BEG0,Q4)
D ARCVAL(W2BEG0,W6END0)

TOP.XI13.MC16 NONE 16 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,N6END0)
B ARCVAL(E2BEG0,Q0)
C ARCVAL(E2BEG0,S2END0)
D ARCVAL(E2BEG0,S6MID0)

TOP.XI13.MC17 NONE 16 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,N1END0)
B ARCVAL(E2BEG0,N2MID0)
C ARCVAL(E2BEG0,Q4)
D ARCVAL(E2BEG0,W6END0)

TOP.XI26.MC18 NONE 17 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG7,N1END3)
B ARCVAL(N2BEG7,N2END5)
C ARCVAL(N2BEG7,N2END7)
D ARCVAL(N2BEG7,W1END3)

TOP.XI26.MC12 NONE 17 1 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,E2MID7)
B ARCVAL(N2BEG7,E6END7)
C ARCVAL(N2BEG7,E6MID7)
D ARCVAL(N2BEG7,N2END7)
E ARCVAL(N2BEG7,W6MID7)

TOP.XI26.MC10 NONE 17 2 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG7,F3)
B ARCVAL(N2BEG7,F7)
C ARCVAL(N2BEG7,Q3)
D ARCVAL(N2BEG7,Q7)
E ARCVAL(N2BEG7,W1END3)

TOP.XI27.MC10 NONE 17 3 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,F3)
B ARCVAL(E2BEG7,F7)
C ARCVAL(E2BEG7,Q3)
D ARCVAL(E2BEG7,Q7)
E ARCVAL(E2BEG7,S1END3)

TOP.XI27.MC12 NONE 17 4 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG7,E2END7)
B ARCVAL(E2BEG7,E6END7)
C ARCVAL(E2BEG7,N2MID7)
D ARCVAL(E2BEG7,N6MID7)
E ARCVAL(E2BEG7,S6MID7)

TOP.XI27.MC18 NONE 17 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG7,E1END3)
B ARCVAL(E2BEG7,E2END5)
C ARCVAL(E2BEG7,E2END7)
D ARCVAL(E2BEG7,S1END3)

TOP.XI18.MC18 NONE 17 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG6,N1END1)
B ARCVAL(N2BEG6,N2END4)
C ARCVAL(N2BEG6,N2END6)
D ARCVAL(N2BEG6,W1END1)

TOP.XI18.MC12 NONE 17 7 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,E2MID6)
B ARCVAL(N2BEG6,E6END6)
C ARCVAL(N2BEG6,E6MID6)
D ARCVAL(N2BEG6,N2END6)
E ARCVAL(N2BEG6,W6MID6)

TOP.XI18.MC10 NONE 17 8 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG6,F2)
B ARCVAL(N2BEG6,F6)
C ARCVAL(N2BEG6,Q2)
D ARCVAL(N2BEG6,Q6)
E ARCVAL(N2BEG6,W1END1)

TOP.XI19.MC10 NONE 17 9 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,F2)
B ARCVAL(E2BEG6,F6)
C ARCVAL(E2BEG6,Q2)
D ARCVAL(E2BEG6,Q6)
E ARCVAL(E2BEG6,S1END1)

TOP.XI19.MC12 NONE 17 10 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG6,E2END6)
B ARCVAL(E2BEG6,E6END6)
C ARCVAL(E2BEG6,N2MID6)
D ARCVAL(E2BEG6,N6MID6)
E ARCVAL(E2BEG6,S6MID6)

TOP.XI19.MC18 NONE 17 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG6,E1END1)
B ARCVAL(E2BEG6,E2END4)
C ARCVAL(E2BEG6,E2END6)
D ARCVAL(E2BEG6,S1END1)

TOP.XI24.MC18 NONE 17 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG5,N1END3)
B ARCVAL(N2BEG5,N2END5)
C ARCVAL(N2BEG5,N2END7)
D ARCVAL(N2BEG5,W1END3)

TOP.XI24.MC12 NONE 17 13 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,E2MID5)
B ARCVAL(N2BEG5,E6END5)
C ARCVAL(N2BEG5,E6MID5)
D ARCVAL(N2BEG5,N2END5)
E ARCVAL(N2BEG5,W6MID5)

TOP.XI24.MC10 NONE 17 14 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG5,F1)
B ARCVAL(N2BEG5,F5)
C ARCVAL(N2BEG5,Q1)
D ARCVAL(N2BEG5,Q5)
E ARCVAL(N2BEG5,W1END3)

TOP.XI25.MC10 NONE 17 15 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,F1)
B ARCVAL(E2BEG5,F5)
C ARCVAL(E2BEG5,Q1)
D ARCVAL(E2BEG5,Q5)
E ARCVAL(E2BEG5,S1END3)

TOP.XI25.MC12 NONE 17 16 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG5,E2END5)
B ARCVAL(E2BEG5,E6END5)
C ARCVAL(E2BEG5,N2MID5)
D ARCVAL(E2BEG5,N6MID5)
E ARCVAL(E2BEG5,S6MID5)

TOP.XI25.MC18 NONE 17 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG5,E1END3)
B ARCVAL(E2BEG5,E2END5)
C ARCVAL(E2BEG5,E2END7)
D ARCVAL(E2BEG5,S1END3)

TOP.XI16.MC18 NONE 17 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG4,N2END4)
B ARCVAL(N2BEG4,N2END6)
C ARCVAL(N2BEG4,S1END1)
D ARCVAL(N2BEG4,W1END1)

TOP.XI16.MC12 NONE 17 19 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,E2MID4)
B ARCVAL(N2BEG4,E6END4)
C ARCVAL(N2BEG4,E6MID4)
D ARCVAL(N2BEG4,N2END4)
E ARCVAL(N2BEG4,W6MID4)

TOP.XI16.MC10 NONE 17 20 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG4,F0)
B ARCVAL(N2BEG4,F4)
C ARCVAL(N2BEG4,Q0)
D ARCVAL(N2BEG4,Q4)
E ARCVAL(N2BEG4,W1END1)

TOP.XI17.MC10 NONE 17 21 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,F0)
B ARCVAL(E2BEG4,F4)
C ARCVAL(E2BEG4,Q0)
D ARCVAL(E2BEG4,Q4)
E ARCVAL(E2BEG4,S1END1)

TOP.XI17.MC12 NONE 17 22 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG4,E2END4)
B ARCVAL(E2BEG4,E6END4)
C ARCVAL(E2BEG4,N2MID4)
D ARCVAL(E2BEG4,N6MID4)
E ARCVAL(E2BEG4,S6MID4)

TOP.XI17.MC18 NONE 17 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG4,E2END4)
B ARCVAL(E2BEG4,E2END6)
C ARCVAL(E2BEG4,S1END1)
D ARCVAL(E2BEG4,W1END1)

TOP.XI284.MC18 NONE 17 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR3,GCLK13)
B ARCVAL(SR3,LOCAL6)
C ARCVAL(SR3,S2END4)
D ARCVAL(SR3,W2MID4)

TOP.XI284.MC16 NONE 17 25 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR3,E2MID4)
B ARCVAL(SR3,GCLK11)
C ARCVAL(SR3,GND)
D ARCVAL(SR3,N2END4)
E PROPERTY(SLICE3.SRMUX,0)
F PROPERTY(SLICE3.SRMUX,1)

TOP.XI284.MC10 NONE 17 26 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR3,GCLK10)
B ARCVAL(SR3,GCLK11)
C ARCVAL(SR3,GCLK12)
D ARCVAL(SR3,GCLK13)
E ARCVAL(SR3,GCLK9)

TOP.XI283.MC10 NONE 17 27 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(SR1,GCLK10)
B ARCVAL(SR1,GCLK11)
C ARCVAL(SR1,GCLK12)
D ARCVAL(SR1,GCLK13)
E ARCVAL(SR1,GCLK9)

TOP.XI283.MC16 NONE 17 28 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(SR1,E2MID3)
B ARCVAL(SR1,GCLK11)
C ARCVAL(SR1,GND)
D ARCVAL(SR1,N2END3)
E PROPERTY(SLICE1.SRMUX,0)
F PROPERTY(SLICE1.SRMUX,1)

TOP.XI283.MC18 NONE 17 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(SR1,GCLK13)
B ARCVAL(SR1,LOCAL6)
C ARCVAL(SR1,S2END3)
D ARCVAL(SR1,W2MID3)

TOP.XI22.MC18 NONE 17 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG3,N1END2)
B ARCVAL(N2BEG3,N2END1)
C ARCVAL(N2BEG3,N2END3)
D ARCVAL(N2BEG3,W1END2)

TOP.XI22.MC12 NONE 17 31 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,E2MID3)
B ARCVAL(N2BEG3,E6END3)
C ARCVAL(N2BEG3,E6MID3)
D ARCVAL(N2BEG3,N2END3)
E ARCVAL(N2BEG3,W6MID3)

TOP.XI22.MC10 NONE 17 32 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG3,F3)
B ARCVAL(N2BEG3,F7)
C ARCVAL(N2BEG3,Q3)
D ARCVAL(N2BEG3,Q7)
E ARCVAL(N2BEG3,W1END2)

TOP.XI23.MC10 NONE 17 33 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,F3)
B ARCVAL(E2BEG3,F7)
C ARCVAL(E2BEG3,Q3)
D ARCVAL(E2BEG3,Q7)
E ARCVAL(E2BEG3,S1END2)

TOP.XI23.MC12 NONE 17 34 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG3,E2END3)
B ARCVAL(E2BEG3,E6END3)
C ARCVAL(E2BEG3,N2MID3)
D ARCVAL(E2BEG3,N6MID3)
E ARCVAL(E2BEG3,S6MID3)

TOP.XI23.MC18 NONE 17 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG3,E1END2)
B ARCVAL(E2BEG3,E2END1)
C ARCVAL(E2BEG3,E2END3)
D ARCVAL(E2BEG3,S1END2)

TOP.XI14.MC18 NONE 17 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG2,N1END0)
B ARCVAL(N2BEG2,N2END0)
C ARCVAL(N2BEG2,N2END2)
D ARCVAL(N2BEG2,W1END0)

TOP.XI14.MC12 NONE 17 37 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,E2MID2)
B ARCVAL(N2BEG2,E6END2)
C ARCVAL(N2BEG2,E6MID2)
D ARCVAL(N2BEG2,N2END2)
E ARCVAL(N2BEG2,W6MID2)

TOP.XI14.MC10 NONE 17 38 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG2,F2)
B ARCVAL(N2BEG2,F6)
C ARCVAL(N2BEG2,Q2)
D ARCVAL(N2BEG2,Q6)
E ARCVAL(N2BEG2,W1END0)

TOP.XI15.MC10 NONE 17 39 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,F2)
B ARCVAL(E2BEG2,F6)
C ARCVAL(E2BEG2,Q2)
D ARCVAL(E2BEG2,Q6)
E ARCVAL(E2BEG2,S1END0)

TOP.XI15.MC12 NONE 17 40 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG2,E2END2)
B ARCVAL(E2BEG2,E6END2)
C ARCVAL(E2BEG2,N2MID2)
D ARCVAL(E2BEG2,N6MID2)
E ARCVAL(E2BEG2,S6MID2)

TOP.XI15.MC18 NONE 17 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG2,E1END0)
B ARCVAL(E2BEG2,E2END0)
C ARCVAL(E2BEG2,E2END2)
D ARCVAL(E2BEG2,S1END0)

TOP.XI20.MC18 NONE 17 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG1,N1END2)
B ARCVAL(N2BEG1,N2END1)
C ARCVAL(N2BEG1,N2END3)
D ARCVAL(N2BEG1,W1END2)

TOP.XI20.MC12 NONE 17 43 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,E2MID1)
B ARCVAL(N2BEG1,E6END1)
C ARCVAL(N2BEG1,E6MID1)
D ARCVAL(N2BEG1,N2END1)
E ARCVAL(N2BEG1,W6MID1)

TOP.XI20.MC10 NONE 17 44 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG1,F1)
B ARCVAL(N2BEG1,F5)
C ARCVAL(N2BEG1,Q1)
D ARCVAL(N2BEG1,Q5)
E ARCVAL(N2BEG1,W1END2)

TOP.XI21.MC10 NONE 17 45 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,F1)
B ARCVAL(E2BEG1,F5)
C ARCVAL(E2BEG1,Q1)
D ARCVAL(E2BEG1,Q5)
E ARCVAL(E2BEG1,S1END2)

TOP.XI21.MC12 NONE 17 46 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG1,E2END1)
B ARCVAL(E2BEG1,E6END1)
C ARCVAL(E2BEG1,N2MID1)
D ARCVAL(E2BEG1,N6MID1)
E ARCVAL(E2BEG1,S6MID1)

TOP.XI21.MC18 NONE 17 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG1,E1END2)
B ARCVAL(E2BEG1,E2END1)
C ARCVAL(E2BEG1,E2END3)
D ARCVAL(E2BEG1,S1END2)

TOP.XI12.MC18 NONE 17 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(N2BEG0,N2END0)
B ARCVAL(N2BEG0,N2END2)
C ARCVAL(N2BEG0,S1END0)
D ARCVAL(N2BEG0,W1END0)

TOP.XI12.MC12 NONE 17 49 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,E2MID0)
B ARCVAL(N2BEG0,E6END0)
C ARCVAL(N2BEG0,E6MID0)
D ARCVAL(N2BEG0,N2END0)
E ARCVAL(N2BEG0,W6MID0)

TOP.XI12.MC10 NONE 17 50 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(N2BEG0,F0)
B ARCVAL(N2BEG0,F4)
C ARCVAL(N2BEG0,Q0)
D ARCVAL(N2BEG0,Q4)
E ARCVAL(N2BEG0,W1END0)

TOP.XI13.MC10 NONE 17 51 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,F0)
B ARCVAL(E2BEG0,F4)
C ARCVAL(E2BEG0,Q0)
D ARCVAL(E2BEG0,Q4)
E ARCVAL(E2BEG0,S1END0)

TOP.XI13.MC12 NONE 17 52 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E2BEG0,E2END0)
B ARCVAL(E2BEG0,E6END0)
C ARCVAL(E2BEG0,N2MID0)
D ARCVAL(E2BEG0,N6MID0)
E ARCVAL(E2BEG0,S6MID0)

TOP.XI13.MC18 NONE 17 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E2BEG0,E2END0)
B ARCVAL(E2BEG0,E2END2)
C ARCVAL(E2BEG0,S1END0)
D ARCVAL(E2BEG0,W1END0)

TOP.XI385.MC16 NONE 18 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,LOCAL1)
B ARCVAL(D7,N1END3)
C ARCVAL(D7,W2END6)
D ARCVAL(D7,W2MID7)

TOP.XI385.MC02 NONE 18 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,E2END7)
B ARCVAL(D6,E2MID7)
C ARCVAL(D6,N2END7)
D ARCVAL(D6,N2MID7)
E ARCVAL(D6,Q7)
F ARCVAL(D6,S2MID7)
G ARCVAL(D6,W2END7)
H ARCVAL(D6,W2MID7)

TOP.XI385.MC06 NONE 18 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,LOCAL1)
B ARCVAL(D6,N1END3)
C ARCVAL(D6,W2END6)
D ARCVAL(D6,W2MID7)

TOP.XI386.MC06 NONE 18 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,LOCAL1)
B ARCVAL(C4,N1END3)
C ARCVAL(C4,W2END6)
D ARCVAL(C4,W2MID7)

TOP.XI386.MC02 NONE 18 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,E2END7)
B ARCVAL(C4,E2MID7)
C ARCVAL(C4,N2END7)
D ARCVAL(C4,N2MID7)
E ARCVAL(C4,Q7)
F ARCVAL(C4,S2MID7)
G ARCVAL(C4,W2END7)
H ARCVAL(C4,W2MID7)

TOP.XI386.MC16 NONE 18 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,LOCAL1)
B ARCVAL(C5,N1END3)
C ARCVAL(C5,W2END6)
D ARCVAL(C5,W2MID7)

TOP.XI383.MC16 NONE 18 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,LOCAL1)
B ARCVAL(A1,N1END3)
C ARCVAL(A1,W2END6)
D ARCVAL(A1,W2MID7)

TOP.XI383.MC02 NONE 18 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,E2END7)
B ARCVAL(A0,E2MID7)
C ARCVAL(A0,N2END7)
D ARCVAL(A0,N2MID7)
E ARCVAL(A0,Q0)
F ARCVAL(A0,S2MID7)
G ARCVAL(A0,W2END7)
H ARCVAL(A0,W2MID7)

TOP.XI383.MC06 NONE 18 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,LOCAL1)
B ARCVAL(A0,N1END3)
C ARCVAL(A0,W2END6)
D ARCVAL(A0,W2MID7)

TOP.XI384.MC06 NONE 18 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,LOCAL1)
B ARCVAL(B2,N1END3)
C ARCVAL(B2,W2END6)
D ARCVAL(B2,W2MID7)

TOP.XI384.MC02 NONE 18 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,E2END7)
B ARCVAL(B2,E2MID7)
C ARCVAL(B2,N2END7)
D ARCVAL(B2,N2MID7)
E ARCVAL(B2,Q0)
F ARCVAL(B2,S2MID7)
G ARCVAL(B2,W2END7)
H ARCVAL(B2,W2MID7)

TOP.XI384.MC16 NONE 18 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,LOCAL1)
B ARCVAL(B3,N1END3)
C ARCVAL(B3,W2END6)
D ARCVAL(B3,W2MID7)

TOP.XI381.MC16 NONE 18 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,LOCAL7)
B ARCVAL(D4,N1END2)
C ARCVAL(D4,W2END4)
D ARCVAL(D4,W2MID5)

TOP.XI381.MC02 NONE 18 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,E2END5)
B ARCVAL(D5,E2MID5)
C ARCVAL(D5,N2END5)
D ARCVAL(D5,N2MID5)
E ARCVAL(D5,Q4)
F ARCVAL(D5,S2MID5)
G ARCVAL(D5,W2END5)
H ARCVAL(D5,W2MID5)

TOP.XI381.MC06 NONE 18 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,LOCAL7)
B ARCVAL(D5,N1END2)
C ARCVAL(D5,W2END4)
D ARCVAL(D5,W2MID5)

TOP.XI382.MC06 NONE 18 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,LOCAL7)
B ARCVAL(C6,N1END2)
C ARCVAL(C6,W2END4)
D ARCVAL(C6,W2MID5)

TOP.XI382.MC02 NONE 18 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,E2END5)
B ARCVAL(C6,E2MID5)
C ARCVAL(C6,N2END5)
D ARCVAL(C6,N2MID5)
E ARCVAL(C6,Q4)
F ARCVAL(C6,S2MID5)
G ARCVAL(C6,W2END5)
H ARCVAL(C6,W2MID5)

TOP.XI382.MC16 NONE 18 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,LOCAL7)
B ARCVAL(C7,N1END2)
C ARCVAL(C7,W2END4)
D ARCVAL(C7,W2MID5)

TOP.XI380.MC16 NONE 18 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,LOCAL7)
B ARCVAL(A3,N1END2)
C ARCVAL(A3,W2END4)
D ARCVAL(A3,W2MID5)

TOP.XI380.MC02 NONE 18 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,E2END5)
B ARCVAL(A2,E2MID5)
C ARCVAL(A2,N2END5)
D ARCVAL(A2,N2MID5)
E ARCVAL(A2,Q2)
F ARCVAL(A2,S2MID5)
G ARCVAL(A2,W2END5)
H ARCVAL(A2,W2MID5)

TOP.XI380.MC06 NONE 18 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,LOCAL7)
B ARCVAL(A2,N1END2)
C ARCVAL(A2,W2END4)
D ARCVAL(A2,W2MID5)

TOP.XI379.MC06 NONE 18 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,LOCAL7)
B ARCVAL(B0,N1END2)
C ARCVAL(B0,W2END4)
D ARCVAL(B0,W2MID5)

TOP.XI379.MC02 NONE 18 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,E2END5)
B ARCVAL(B0,E2MID5)
C ARCVAL(B0,N2END5)
D ARCVAL(B0,N2MID5)
E ARCVAL(B0,Q2)
F ARCVAL(B0,S2MID5)
G ARCVAL(B0,W2END5)
H ARCVAL(B0,W2MID5)

TOP.XI379.MC16 NONE 18 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,LOCAL7)
B ARCVAL(B1,N1END2)
C ARCVAL(B1,W2END4)
D ARCVAL(B1,W2MID5)

TOP.XI389.MC16 NONE 18 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E7,E2END4)
B ARCVAL(E7,GND)
C ARCVAL(E7,LOCAL1)
D ARCVAL(E7,W2MID3)

TOP.XI389.MC02 NONE 18 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E5,FX3)
B ARCVAL(E5,LOCAL1)
C ARCVAL(E5,LOCAL3)
D ARCVAL(E5,S2END4)
E ARCVAL(E5,S2MID4)

TOP.XI389.MC06 NONE 18 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E5,E2END4)
B ARCVAL(E5,GND)
C ARCVAL(E5,LOCAL1)
D ARCVAL(E5,W2MID3)

TOP.XI390.MC06 NONE 18 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,CE0)
B ARCVAL(E4,E2END4)
C ARCVAL(E4,LOCAL4)
D ARCVAL(E4,W2MID3)

TOP.XI390.MC02 NONE 18 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E4,CE2)
B ARCVAL(E4,FX3)
C ARCVAL(E4,LOCAL4)
D ARCVAL(E4,LOCAL6)
E ARCVAL(E4,S2END4)
F ARCVAL(E4,S2MID4)
G ARCVAL(E4,SR0)

TOP.XI390.MC16 NONE 18 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,CE0)
B ARCVAL(E6,E2END4)
C ARCVAL(E6,LOCAL4)
D ARCVAL(E6,W2MID3)

TOP.XI377.MC16 NONE 18 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,LOCAL3)
B ARCVAL(A4,N1END1)
C ARCVAL(A4,W2END2)
D ARCVAL(A4,W2MID3)

TOP.XI377.MC02 NONE 18 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,E2END3)
B ARCVAL(A5,E2MID3)
C ARCVAL(A5,N2END3)
D ARCVAL(A5,N2MID3)
E ARCVAL(A5,Q5)
F ARCVAL(A5,S2MID3)
G ARCVAL(A5,W2END3)
H ARCVAL(A5,W2MID3)

TOP.XI377.MC06 NONE 18 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,LOCAL3)
B ARCVAL(A5,N1END1)
C ARCVAL(A5,W2END2)
D ARCVAL(A5,W2MID3)

TOP.XI378.MC06 NONE 18 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,LOCAL3)
B ARCVAL(B6,N1END1)
C ARCVAL(B6,W2END2)
D ARCVAL(B6,W2MID3)

TOP.XI378.MC02 NONE 18 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,E2END3)
B ARCVAL(B6,E2MID3)
C ARCVAL(B6,N2END3)
D ARCVAL(B6,N2MID3)
E ARCVAL(B6,Q5)
F ARCVAL(B6,S2MID3)
G ARCVAL(B6,W2END3)
H ARCVAL(B6,W2MID3)

TOP.XI378.MC16 NONE 18 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,LOCAL3)
B ARCVAL(B7,N1END1)
C ARCVAL(B7,W2END2)
D ARCVAL(B7,W2MID3)

TOP.XI375.MC16 NONE 18 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,LOCAL3)
B ARCVAL(D3,N1END1)
C ARCVAL(D3,W2END2)
D ARCVAL(D3,W2MID3)

TOP.XI375.MC02 NONE 18 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,E2END3)
B ARCVAL(D2,E2MID3)
C ARCVAL(D2,N2END3)
D ARCVAL(D2,N2MID3)
E ARCVAL(D2,Q3)
F ARCVAL(D2,S2MID3)
G ARCVAL(D2,W2END3)
H ARCVAL(D2,W2MID3)

TOP.XI375.MC06 NONE 18 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,LOCAL3)
B ARCVAL(D2,N1END1)
C ARCVAL(D2,W2END2)
D ARCVAL(D2,W2MID3)

TOP.XI376.MC06 NONE 18 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,LOCAL3)
B ARCVAL(C0,N1END1)
C ARCVAL(C0,W2END2)
D ARCVAL(C0,W2MID3)

TOP.XI376.MC02 NONE 18 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,E2END3)
B ARCVAL(C0,E2MID3)
C ARCVAL(C0,N2END3)
D ARCVAL(C0,N2MID3)
E ARCVAL(C0,Q3)
F ARCVAL(C0,S2MID3)
G ARCVAL(C0,W2END3)
H ARCVAL(C0,W2MID3)

TOP.XI376.MC16 NONE 18 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,LOCAL3)
B ARCVAL(C1,N1END1)
C ARCVAL(C1,W2END2)
D ARCVAL(C1,W2MID3)

TOP.XI372.MC16 NONE 18 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,LOCAL5)
B ARCVAL(A7,N1END0)
C ARCVAL(A7,W2END0)
D ARCVAL(A7,W2MID1)

TOP.XI372.MC02 NONE 18 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,E2END1)
B ARCVAL(A6,E2MID1)
C ARCVAL(A6,N2END1)
D ARCVAL(A6,N2MID1)
E ARCVAL(A6,Q6)
F ARCVAL(A6,S2MID1)
G ARCVAL(A6,W2END1)
H ARCVAL(A6,W2MID1)

TOP.XI372.MC06 NONE 18 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,LOCAL5)
B ARCVAL(A6,N1END0)
C ARCVAL(A6,W2END0)
D ARCVAL(A6,W2MID1)

TOP.XI371.MC06 NONE 18 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,LOCAL5)
B ARCVAL(B4,N1END0)
C ARCVAL(B4,W2END0)
D ARCVAL(B4,W2MID1)

TOP.XI371.MC02 NONE 18 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,E2END1)
B ARCVAL(B4,E2MID1)
C ARCVAL(B4,N2END1)
D ARCVAL(B4,N2MID1)
E ARCVAL(B4,Q6)
F ARCVAL(B4,S2MID1)
G ARCVAL(B4,W2END1)
H ARCVAL(B4,W2MID1)

TOP.XI371.MC16 NONE 18 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,LOCAL5)
B ARCVAL(B5,N1END0)
C ARCVAL(B5,W2END0)
D ARCVAL(B5,W2MID1)

TOP.XI373.MC16 NONE 18 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,LOCAL5)
B ARCVAL(D1,N1END0)
C ARCVAL(D1,W2END0)
D ARCVAL(D1,W2MID1)

TOP.XI373.MC02 NONE 18 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,E2END1)
B ARCVAL(D0,E2MID1)
C ARCVAL(D0,N2END1)
D ARCVAL(D0,N2MID1)
E ARCVAL(D0,Q1)
F ARCVAL(D0,S2MID1)
G ARCVAL(D0,W2END1)
H ARCVAL(D0,W2MID1)

TOP.XI373.MC06 NONE 18 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,LOCAL5)
B ARCVAL(D0,N1END0)
C ARCVAL(D0,W2END0)
D ARCVAL(D0,W2MID1)

TOP.XI374.MC06 NONE 18 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,LOCAL5)
B ARCVAL(C2,N1END0)
C ARCVAL(C2,W2END0)
D ARCVAL(C2,W2MID1)

TOP.XI374.MC02 NONE 18 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,E2END1)
B ARCVAL(C2,E2MID1)
C ARCVAL(C2,N2END1)
D ARCVAL(C2,N2MID1)
E ARCVAL(C2,Q1)
F ARCVAL(C2,S2MID1)
G ARCVAL(C2,W2END1)
H ARCVAL(C2,W2MID1)

TOP.XI374.MC16 NONE 18 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,LOCAL5)
B ARCVAL(C3,N1END0)
C ARCVAL(C3,W2END0)
D ARCVAL(C3,W2MID1)

TOP.XI385.MC15 NONE 19 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E2END7)
B ARCVAL(D7,LOCAL0)
C ARCVAL(D7,W1END3)
D ARCVAL(D7,W2MID6)

TOP.XI385.MC07 NONE 19 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,F0)
B ARCVAL(D6,N2MID6)
C ARCVAL(D6,S1END3)
D ARCVAL(D6,W2END7)

TOP.XI385.MC05 NONE 19 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E2END7)
B ARCVAL(D6,LOCAL0)
C ARCVAL(D6,W1END3)
D ARCVAL(D6,W2MID6)

TOP.XI386.MC05 NONE 19 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E2END7)
B ARCVAL(C4,LOCAL0)
C ARCVAL(C4,W1END3)
D ARCVAL(C4,W2MID6)

TOP.XI386.MC07 NONE 19 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,F0)
B ARCVAL(C4,N2MID6)
C ARCVAL(C4,S1END3)
D ARCVAL(C4,W2END7)

TOP.XI386.MC15 NONE 19 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E2END7)
B ARCVAL(C5,LOCAL0)
C ARCVAL(C5,W1END3)
D ARCVAL(C5,W2MID6)

TOP.XI383.MC15 NONE 19 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E2END7)
B ARCVAL(A1,LOCAL0)
C ARCVAL(A1,W1END3)
D ARCVAL(A1,W2MID6)

TOP.XI383.MC07 NONE 19 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,F7)
B ARCVAL(A0,N2MID6)
C ARCVAL(A0,S1END3)
D ARCVAL(A0,W2END7)

TOP.XI383.MC05 NONE 19 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E2END7)
B ARCVAL(A0,LOCAL0)
C ARCVAL(A0,W1END3)
D ARCVAL(A0,W2MID6)

TOP.XI384.MC05 NONE 19 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E2END7)
B ARCVAL(B2,LOCAL0)
C ARCVAL(B2,W1END3)
D ARCVAL(B2,W2MID6)

TOP.XI384.MC07 NONE 19 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,F7)
B ARCVAL(B2,N2MID6)
C ARCVAL(B2,S1END3)
D ARCVAL(B2,W2END7)

TOP.XI384.MC15 NONE 19 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E2END7)
B ARCVAL(B3,LOCAL0)
C ARCVAL(B3,W1END3)
D ARCVAL(B3,W2MID6)

TOP.XI381.MC15 NONE 19 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,E2END5)
B ARCVAL(D4,LOCAL6)
C ARCVAL(D4,W1END2)
D ARCVAL(D4,W2MID4)

TOP.XI381.MC07 NONE 19 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,F2)
B ARCVAL(D5,N2MID4)
C ARCVAL(D5,S1END2)
D ARCVAL(D5,W2END5)

TOP.XI381.MC05 NONE 19 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,E2END5)
B ARCVAL(D5,LOCAL6)
C ARCVAL(D5,W1END2)
D ARCVAL(D5,W2MID4)

TOP.XI382.MC05 NONE 19 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E2END5)
B ARCVAL(C6,LOCAL6)
C ARCVAL(C6,W1END2)
D ARCVAL(C6,W2MID4)

TOP.XI382.MC07 NONE 19 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,F2)
B ARCVAL(C6,N2MID4)
C ARCVAL(C6,S1END2)
D ARCVAL(C6,W2END5)

TOP.XI382.MC15 NONE 19 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E2END5)
B ARCVAL(C7,LOCAL6)
C ARCVAL(C7,W1END2)
D ARCVAL(C7,W2MID4)

TOP.XI380.MC15 NONE 19 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,E2END5)
B ARCVAL(A3,LOCAL6)
C ARCVAL(A3,W1END2)
D ARCVAL(A3,W2MID4)

TOP.XI380.MC07 NONE 19 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,F4)
B ARCVAL(A2,N2MID4)
C ARCVAL(A2,S1END2)
D ARCVAL(A2,W2END5)

TOP.XI380.MC05 NONE 19 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,E2END5)
B ARCVAL(A2,LOCAL6)
C ARCVAL(A2,W1END2)
D ARCVAL(A2,W2MID4)

TOP.XI379.MC05 NONE 19 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E2END5)
B ARCVAL(B0,LOCAL6)
C ARCVAL(B0,W1END2)
D ARCVAL(B0,W2MID4)

TOP.XI379.MC07 NONE 19 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,F4)
B ARCVAL(B0,N2MID4)
C ARCVAL(B0,S1END2)
D ARCVAL(B0,W2END5)

TOP.XI379.MC15 NONE 19 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E2END5)
B ARCVAL(B1,LOCAL6)
C ARCVAL(B1,W1END2)
D ARCVAL(B1,W2MID4)

TOP.XI389.MC15 NONE 19 24 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,E2END3)
B ARCVAL(E7,E2MID4)
C ARCVAL(E7,S2END4)

TOP.XI389.MC17 NONE 19 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E7,E1END2)
B ARCVAL(E7,LOCAL3)
C ARCVAL(E7,W2END3)
D ARCVAL(E7,W2MID4)

TOP.XI389.MC05 NONE 19 26 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,E2END3)
B ARCVAL(E5,E2MID4)
C ARCVAL(E5,S2END4)

TOP.XI390.MC05 NONE 19 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,E2END3)
B ARCVAL(E4,E2MID4)
C ARCVAL(E4,GND)
D ARCVAL(E4,S2END4)

TOP.XI390.MC17 NONE 19 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,E1END1)
B ARCVAL(E6,LOCAL6)
C ARCVAL(E6,W2END3)
D ARCVAL(E6,W2MID4)

TOP.XI390.MC15 NONE 19 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,E2END3)
B ARCVAL(E6,E2MID4)
C ARCVAL(E6,GND)
D ARCVAL(E6,S2END4)

TOP.XI377.MC15 NONE 19 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,E2END3)
B ARCVAL(A4,LOCAL2)
C ARCVAL(A4,W1END1)
D ARCVAL(A4,W2MID2)

TOP.XI377.MC07 NONE 19 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,F3)
B ARCVAL(A5,N2MID2)
C ARCVAL(A5,S1END1)
D ARCVAL(A5,W2END3)

TOP.XI377.MC05 NONE 19 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,E2END3)
B ARCVAL(A5,LOCAL2)
C ARCVAL(A5,W1END1)
D ARCVAL(A5,W2MID2)

TOP.XI378.MC05 NONE 19 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E2END3)
B ARCVAL(B6,LOCAL2)
C ARCVAL(B6,W1END1)
D ARCVAL(B6,W2MID2)

TOP.XI378.MC07 NONE 19 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,F3)
B ARCVAL(B6,N2MID2)
C ARCVAL(B6,S1END1)
D ARCVAL(B6,W2END3)

TOP.XI378.MC15 NONE 19 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E2END3)
B ARCVAL(B7,LOCAL2)
C ARCVAL(B7,W1END1)
D ARCVAL(B7,W2MID2)

TOP.XI375.MC15 NONE 19 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,E2END3)
B ARCVAL(D3,LOCAL2)
C ARCVAL(D3,W1END1)
D ARCVAL(D3,W2MID2)

TOP.XI375.MC07 NONE 19 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,F5)
B ARCVAL(D2,N2MID2)
C ARCVAL(D2,S1END1)
D ARCVAL(D2,W2END3)

TOP.XI375.MC05 NONE 19 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,E2END3)
B ARCVAL(D2,LOCAL2)
C ARCVAL(D2,W1END1)
D ARCVAL(D2,W2MID2)

TOP.XI376.MC05 NONE 19 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E2END3)
B ARCVAL(C0,LOCAL2)
C ARCVAL(C0,W1END1)
D ARCVAL(C0,W2MID2)

TOP.XI376.MC07 NONE 19 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,F5)
B ARCVAL(C0,N2MID2)
C ARCVAL(C0,S1END1)
D ARCVAL(C0,W2END3)

TOP.XI376.MC15 NONE 19 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E2END3)
B ARCVAL(C1,LOCAL2)
C ARCVAL(C1,W1END1)
D ARCVAL(C1,W2MID2)

TOP.XI372.MC15 NONE 19 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E2END1)
B ARCVAL(A7,LOCAL4)
C ARCVAL(A7,W1END0)
D ARCVAL(A7,W2MID0)

TOP.XI372.MC07 NONE 19 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,F1)
B ARCVAL(A6,N2MID0)
C ARCVAL(A6,S1END0)
D ARCVAL(A6,W2END1)

TOP.XI372.MC05 NONE 19 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E2END1)
B ARCVAL(A6,LOCAL4)
C ARCVAL(A6,W1END0)
D ARCVAL(A6,W2MID0)

TOP.XI371.MC05 NONE 19 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E2END1)
B ARCVAL(B4,LOCAL4)
C ARCVAL(B4,W1END0)
D ARCVAL(B4,W2MID0)

TOP.XI371.MC07 NONE 19 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,F1)
B ARCVAL(B4,N2MID0)
C ARCVAL(B4,S1END0)
D ARCVAL(B4,W2END1)

TOP.XI371.MC15 NONE 19 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E2END1)
B ARCVAL(B5,LOCAL4)
C ARCVAL(B5,W1END0)
D ARCVAL(B5,W2MID0)

TOP.XI373.MC15 NONE 19 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E2END1)
B ARCVAL(D1,LOCAL4)
C ARCVAL(D1,W1END0)
D ARCVAL(D1,W2MID0)

TOP.XI373.MC07 NONE 19 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,F6)
B ARCVAL(D0,N2MID0)
C ARCVAL(D0,S1END0)
D ARCVAL(D0,W2END1)

TOP.XI373.MC05 NONE 19 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E2END1)
B ARCVAL(D0,LOCAL4)
C ARCVAL(D0,W1END0)
D ARCVAL(D0,W2MID0)

TOP.XI374.MC05 NONE 19 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E2END1)
B ARCVAL(C2,LOCAL4)
C ARCVAL(C2,W1END0)
D ARCVAL(C2,W2MID0)

TOP.XI374.MC07 NONE 19 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,F6)
B ARCVAL(C2,N2MID0)
C ARCVAL(C2,S1END0)
D ARCVAL(C2,W2END1)

TOP.XI374.MC15 NONE 19 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E2END1)
B ARCVAL(C3,LOCAL4)
C ARCVAL(C3,W1END0)
D ARCVAL(C3,W2MID0)

TOP.XI385.MC14 NONE 20 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E1END3)
B ARCVAL(D7,E2END6)
C ARCVAL(D7,E2MID7)
D ARCVAL(D7,S2END7)

TOP.XI385.MC17 NONE 20 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,F0)
B ARCVAL(D7,N2MID6)
C ARCVAL(D7,S1END3)
D ARCVAL(D7,W2END7)

TOP.XI385.MC04 NONE 20 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E1END3)
B ARCVAL(D6,E2END6)
C ARCVAL(D6,E2MID7)
D ARCVAL(D6,S2END7)

TOP.XI386.MC04 NONE 20 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E1END3)
B ARCVAL(C4,E2END6)
C ARCVAL(C4,E2MID7)
D ARCVAL(C4,S2END7)

TOP.XI386.MC17 NONE 20 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,F0)
B ARCVAL(C5,N2MID6)
C ARCVAL(C5,S1END3)
D ARCVAL(C5,W2END7)

TOP.XI386.MC14 NONE 20 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E1END3)
B ARCVAL(C5,E2END6)
C ARCVAL(C5,E2MID7)
D ARCVAL(C5,S2END7)

TOP.XI383.MC14 NONE 20 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E1END3)
B ARCVAL(A1,E2END6)
C ARCVAL(A1,E2MID7)
D ARCVAL(A1,S2END7)

TOP.XI383.MC17 NONE 20 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,F7)
B ARCVAL(A1,N2MID6)
C ARCVAL(A1,S1END3)
D ARCVAL(A1,W2END7)

TOP.XI383.MC04 NONE 20 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E1END3)
B ARCVAL(A0,E2END6)
C ARCVAL(A0,E2MID7)
D ARCVAL(A0,S2END7)

TOP.XI384.MC04 NONE 20 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E1END3)
B ARCVAL(B2,E2END6)
C ARCVAL(B2,E2MID7)
D ARCVAL(B2,S2END7)

TOP.XI384.MC17 NONE 20 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,F7)
B ARCVAL(B3,N2MID6)
C ARCVAL(B3,S1END3)
D ARCVAL(B3,W2END7)

TOP.XI384.MC14 NONE 20 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E1END3)
B ARCVAL(B3,E2END6)
C ARCVAL(B3,E2MID7)
D ARCVAL(B3,S2END7)

TOP.XI381.MC14 NONE 20 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,E1END2)
B ARCVAL(D4,E2END4)
C ARCVAL(D4,E2MID5)
D ARCVAL(D4,S2END5)

TOP.XI381.MC17 NONE 20 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,F2)
B ARCVAL(D4,N2MID4)
C ARCVAL(D4,S1END2)
D ARCVAL(D4,W2END5)

TOP.XI381.MC04 NONE 20 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,E1END2)
B ARCVAL(D5,E2END4)
C ARCVAL(D5,E2MID5)
D ARCVAL(D5,S2END5)

TOP.XI382.MC04 NONE 20 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E1END2)
B ARCVAL(C6,E2END4)
C ARCVAL(C6,E2MID5)
D ARCVAL(C6,S2END5)

TOP.XI382.MC17 NONE 20 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,F2)
B ARCVAL(C7,N2MID4)
C ARCVAL(C7,S1END2)
D ARCVAL(C7,W2END5)

TOP.XI382.MC14 NONE 20 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E1END2)
B ARCVAL(C7,E2END4)
C ARCVAL(C7,E2MID5)
D ARCVAL(C7,S2END5)

TOP.XI380.MC14 NONE 20 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,E1END2)
B ARCVAL(A3,E2END4)
C ARCVAL(A3,E2MID5)
D ARCVAL(A3,S2END5)

TOP.XI380.MC17 NONE 20 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,F4)
B ARCVAL(A3,N2MID4)
C ARCVAL(A3,S1END2)
D ARCVAL(A3,W2END5)

TOP.XI380.MC04 NONE 20 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,E1END2)
B ARCVAL(A2,E2END4)
C ARCVAL(A2,E2MID5)
D ARCVAL(A2,S2END5)

TOP.XI379.MC04 NONE 20 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E1END2)
B ARCVAL(B0,E2END4)
C ARCVAL(B0,E2MID5)
D ARCVAL(B0,S2END5)

TOP.XI379.MC17 NONE 20 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,F4)
B ARCVAL(B1,N2MID4)
C ARCVAL(B1,S1END2)
D ARCVAL(B1,W2END5)

TOP.XI379.MC14 NONE 20 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E1END2)
B ARCVAL(B1,E2END4)
C ARCVAL(B1,E2MID5)
D ARCVAL(B1,S2END5)

TOP.XI389.MC14 NONE 20 24 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,E2MID3)
B ARCVAL(E7,S2END3)
C ARCVAL(E7,S2MID4)

TOP.XI389.MC07 NONE 20 25 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E5,E1END2)
B ARCVAL(E5,LOCAL3)
C ARCVAL(E5,W2END3)
D ARCVAL(E5,W2MID4)

TOP.XI389.MC04 NONE 20 26 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,E2MID3)
B ARCVAL(E5,S2END3)
C ARCVAL(E5,S2MID4)

TOP.XI390.MC04 NONE 20 27 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E4,E2MID3)
B ARCVAL(E4,S2END3)
C ARCVAL(E4,S2MID4)

TOP.XI390.MC07 NONE 20 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,E1END1)
B ARCVAL(E4,LOCAL6)
C ARCVAL(E4,W2END3)
D ARCVAL(E4,W2MID4)

TOP.XI390.MC14 NONE 20 29 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E6,E2MID3)
B ARCVAL(E6,S2END3)
C ARCVAL(E6,S2MID4)

TOP.XI377.MC14 NONE 20 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,E1END1)
B ARCVAL(A4,E2END2)
C ARCVAL(A4,E2MID3)
D ARCVAL(A4,S2END3)

TOP.XI377.MC17 NONE 20 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,F3)
B ARCVAL(A4,N2MID2)
C ARCVAL(A4,S1END1)
D ARCVAL(A4,W2END3)

TOP.XI377.MC04 NONE 20 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,E1END1)
B ARCVAL(A5,E2END2)
C ARCVAL(A5,E2MID3)
D ARCVAL(A5,S2END3)

TOP.XI378.MC04 NONE 20 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E1END1)
B ARCVAL(B6,E2END2)
C ARCVAL(B6,E2MID3)
D ARCVAL(B6,S2END3)

TOP.XI378.MC17 NONE 20 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,F3)
B ARCVAL(B7,N2MID2)
C ARCVAL(B7,S1END1)
D ARCVAL(B7,W2END3)

TOP.XI378.MC14 NONE 20 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E1END1)
B ARCVAL(B7,E2END2)
C ARCVAL(B7,E2MID3)
D ARCVAL(B7,S2END3)

TOP.XI375.MC14 NONE 20 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,E1END1)
B ARCVAL(D3,E2END2)
C ARCVAL(D3,E2MID3)
D ARCVAL(D3,S2END3)

TOP.XI375.MC17 NONE 20 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,F5)
B ARCVAL(D3,N2MID2)
C ARCVAL(D3,S1END1)
D ARCVAL(D3,W2END3)

TOP.XI375.MC04 NONE 20 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,E1END1)
B ARCVAL(D2,E2END2)
C ARCVAL(D2,E2MID3)
D ARCVAL(D2,S2END3)

TOP.XI376.MC04 NONE 20 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E1END1)
B ARCVAL(C0,E2END2)
C ARCVAL(C0,E2MID3)
D ARCVAL(C0,S2END3)

TOP.XI376.MC17 NONE 20 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,F5)
B ARCVAL(C1,N2MID2)
C ARCVAL(C1,S1END1)
D ARCVAL(C1,W2END3)

TOP.XI376.MC14 NONE 20 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E1END1)
B ARCVAL(C1,E2END2)
C ARCVAL(C1,E2MID3)
D ARCVAL(C1,S2END3)

TOP.XI372.MC14 NONE 20 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E1END0)
B ARCVAL(A7,E2END0)
C ARCVAL(A7,E2MID1)
D ARCVAL(A7,S2END1)

TOP.XI372.MC17 NONE 20 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,F1)
B ARCVAL(A7,N2MID0)
C ARCVAL(A7,S1END0)
D ARCVAL(A7,W2END1)

TOP.XI372.MC04 NONE 20 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E1END0)
B ARCVAL(A6,E2END0)
C ARCVAL(A6,E2MID1)
D ARCVAL(A6,S2END1)

TOP.XI371.MC04 NONE 20 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E1END0)
B ARCVAL(B4,E2END0)
C ARCVAL(B4,E2MID1)
D ARCVAL(B4,S2END1)

TOP.XI371.MC17 NONE 20 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,F1)
B ARCVAL(B5,N2MID0)
C ARCVAL(B5,S1END0)
D ARCVAL(B5,W2END1)

TOP.XI371.MC14 NONE 20 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E1END0)
B ARCVAL(B5,E2END0)
C ARCVAL(B5,E2MID1)
D ARCVAL(B5,S2END1)

TOP.XI373.MC14 NONE 20 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E1END0)
B ARCVAL(D1,E2END0)
C ARCVAL(D1,E2MID1)
D ARCVAL(D1,S2END1)

TOP.XI373.MC17 NONE 20 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,F6)
B ARCVAL(D1,N2MID0)
C ARCVAL(D1,S1END0)
D ARCVAL(D1,W2END1)

TOP.XI373.MC04 NONE 20 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E1END0)
B ARCVAL(D0,E2END0)
C ARCVAL(D0,E2MID1)
D ARCVAL(D0,S2END1)

TOP.XI374.MC04 NONE 20 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E1END0)
B ARCVAL(C2,E2END0)
C ARCVAL(C2,E2MID1)
D ARCVAL(C2,S2END1)

TOP.XI374.MC17 NONE 20 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,F6)
B ARCVAL(C3,N2MID0)
C ARCVAL(C3,S1END0)
D ARCVAL(C3,W2END1)

TOP.XI374.MC14 NONE 20 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E1END0)
B ARCVAL(C3,E2END0)
C ARCVAL(C3,E2MID1)
D ARCVAL(C3,S2END1)

TOP.XI385.MC03 NONE 21 0 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,F0)
B ARCVAL(D6,F7)
C ARCVAL(D6,FX7)
D ARCVAL(D6,GND)
E ARCVAL(D6,LOCAL0)
F ARCVAL(D6,LOCAL1)
G ARCVAL(D6,Q0)
H ARCVAL(D6,S2END7)

TOP.XI385.MC01 NONE 21 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,E2END6)
B ARCVAL(D6,N2END6)
C ARCVAL(D6,N2MID6)
D ARCVAL(D6,S2END6)
E ARCVAL(D6,S2MID6)
F ARCVAL(D6,W2END6)
G ARCVAL(D6,W2MID6)
H ARCVAL(D6,W6MID7)

TOP.XI385.MC00 NONE 21 2 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D6,E1END1)
B ARCVAL(D6,E1END3)
C ARCVAL(D6,E2MID6)
D ARCVAL(D6,N1END3)
E ARCVAL(D6,S1END3)
F ARCVAL(D6,S6MID7)
G ARCVAL(D6,W1END1)
H ARCVAL(D6,W1END3)

TOP.XI386.MC00 NONE 21 3 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,E1END1)
B ARCVAL(C4,E1END3)
C ARCVAL(C4,E2MID6)
D ARCVAL(C4,N1END3)
E ARCVAL(C4,N6MID7)
F ARCVAL(C4,S1END3)
G ARCVAL(C4,W1END1)
H ARCVAL(C4,W1END3)

TOP.XI386.MC01 NONE 21 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,E2END6)
B ARCVAL(C4,E6MID7)
C ARCVAL(C4,N2END6)
D ARCVAL(C4,N2MID6)
E ARCVAL(C4,S2END6)
F ARCVAL(C4,S2MID6)
G ARCVAL(C4,W2END6)
H ARCVAL(C4,W2MID6)

TOP.XI386.MC03 NONE 21 5 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C4,F0)
B ARCVAL(C4,F7)
C ARCVAL(C4,FX6)
D ARCVAL(C4,GND)
E ARCVAL(C4,LOCAL0)
F ARCVAL(C4,LOCAL1)
G ARCVAL(C4,Q0)
H ARCVAL(C4,S2END7)

TOP.XI383.MC03 NONE 21 6 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,F7)
B ARCVAL(A0,FX2)
C ARCVAL(A0,FX4)
D ARCVAL(A0,GND)
E ARCVAL(A0,LOCAL0)
F ARCVAL(A0,LOCAL1)
G ARCVAL(A0,Q7)
H ARCVAL(A0,S2END7)

TOP.XI383.MC01 NONE 21 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,E2END6)
B ARCVAL(A0,N2END6)
C ARCVAL(A0,N2MID6)
D ARCVAL(A0,S2END6)
E ARCVAL(A0,S2MID6)
F ARCVAL(A0,W2END6)
G ARCVAL(A0,W2MID6)
H ARCVAL(A0,W6MID6)

TOP.XI383.MC00 NONE 21 8 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A0,E1END1)
B ARCVAL(A0,E1END3)
C ARCVAL(A0,E2MID6)
D ARCVAL(A0,N1END3)
E ARCVAL(A0,S1END3)
F ARCVAL(A0,S6MID6)
G ARCVAL(A0,W1END1)
H ARCVAL(A0,W1END3)

TOP.XI384.MC00 NONE 21 9 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,E1END1)
B ARCVAL(B2,E1END3)
C ARCVAL(B2,E2MID6)
D ARCVAL(B2,N1END3)
E ARCVAL(B2,N6MID6)
F ARCVAL(B2,S1END3)
G ARCVAL(B2,W1END1)
H ARCVAL(B2,W1END3)

TOP.XI384.MC01 NONE 21 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,E2END6)
B ARCVAL(B2,E6MID6)
C ARCVAL(B2,N2END6)
D ARCVAL(B2,N2MID6)
E ARCVAL(B2,S2END6)
F ARCVAL(B2,S2MID6)
G ARCVAL(B2,W2END6)
H ARCVAL(B2,W2MID6)

TOP.XI384.MC03 NONE 21 11 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B2,F0)
B ARCVAL(B2,F7)
C ARCVAL(B2,FX5)
D ARCVAL(B2,GND)
E ARCVAL(B2,LOCAL0)
F ARCVAL(B2,LOCAL1)
G ARCVAL(B2,Q7)
H ARCVAL(B2,S2END7)

TOP.XI381.MC03 NONE 21 12 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,F2)
B ARCVAL(D5,F4)
C ARCVAL(D5,FX7)
D ARCVAL(D5,GND)
E ARCVAL(D5,LOCAL6)
F ARCVAL(D5,LOCAL7)
G ARCVAL(D5,Q2)
H ARCVAL(D5,S2END5)

TOP.XI381.MC01 NONE 21 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,E2END4)
B ARCVAL(D5,N2END4)
C ARCVAL(D5,N2MID4)
D ARCVAL(D5,S2END4)
E ARCVAL(D5,S2MID4)
F ARCVAL(D5,W2END4)
G ARCVAL(D5,W2MID4)
H ARCVAL(D5,W6MID5)

TOP.XI381.MC00 NONE 21 14 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D5,E1END2)
B ARCVAL(D5,E2MID4)
C ARCVAL(D5,N1END0)
D ARCVAL(D5,N1END2)
E ARCVAL(D5,S1END0)
F ARCVAL(D5,S1END2)
G ARCVAL(D5,S6MID5)
H ARCVAL(D5,W1END2)

TOP.XI382.MC00 NONE 21 15 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,E1END2)
B ARCVAL(C6,E2MID4)
C ARCVAL(C6,N1END0)
D ARCVAL(C6,N1END2)
E ARCVAL(C6,N6MID5)
F ARCVAL(C6,S1END0)
G ARCVAL(C6,S1END2)
H ARCVAL(C6,W1END2)

TOP.XI382.MC01 NONE 21 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,E2END4)
B ARCVAL(C6,E6MID5)
C ARCVAL(C6,N2END4)
D ARCVAL(C6,N2MID4)
E ARCVAL(C6,S2END4)
F ARCVAL(C6,S2MID4)
G ARCVAL(C6,W2END4)
H ARCVAL(C6,W2MID4)

TOP.XI382.MC03 NONE 21 17 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C6,F2)
B ARCVAL(C6,F4)
C ARCVAL(C6,FX6)
D ARCVAL(C6,GND)
E ARCVAL(C6,LOCAL6)
F ARCVAL(C6,LOCAL7)
G ARCVAL(C6,Q2)
H ARCVAL(C6,S2END5)

TOP.XI380.MC03 NONE 21 18 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,F4)
B ARCVAL(A2,FX1)
C ARCVAL(A2,FX4)
D ARCVAL(A2,GND)
E ARCVAL(A2,LOCAL6)
F ARCVAL(A2,LOCAL7)
G ARCVAL(A2,Q4)
H ARCVAL(A2,S2END5)

TOP.XI380.MC01 NONE 21 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,E2END4)
B ARCVAL(A2,N2END4)
C ARCVAL(A2,N2MID4)
D ARCVAL(A2,S2END4)
E ARCVAL(A2,S2MID4)
F ARCVAL(A2,W2END4)
G ARCVAL(A2,W2MID4)
H ARCVAL(A2,W6MID4)

TOP.XI380.MC00 NONE 21 20 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A2,E1END2)
B ARCVAL(A2,E2MID4)
C ARCVAL(A2,N1END0)
D ARCVAL(A2,N1END2)
E ARCVAL(A2,S1END0)
F ARCVAL(A2,S1END2)
G ARCVAL(A2,S6MID4)
H ARCVAL(A2,W1END2)

TOP.XI379.MC00 NONE 21 21 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,E1END2)
B ARCVAL(B0,E2MID4)
C ARCVAL(B0,N1END0)
D ARCVAL(B0,N1END2)
E ARCVAL(B0,N6MID4)
F ARCVAL(B0,S1END0)
G ARCVAL(B0,S1END2)
H ARCVAL(B0,W1END2)

TOP.XI379.MC01 NONE 21 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,E2END4)
B ARCVAL(B0,E6MID4)
C ARCVAL(B0,N2END4)
D ARCVAL(B0,N2MID4)
E ARCVAL(B0,S2END4)
F ARCVAL(B0,S2MID4)
G ARCVAL(B0,W2END4)
H ARCVAL(B0,W2MID4)

TOP.XI379.MC03 NONE 21 23 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B0,F2)
B ARCVAL(B0,F4)
C ARCVAL(B0,FX5)
D ARCVAL(B0,GND)
E ARCVAL(B0,LOCAL6)
F ARCVAL(B0,LOCAL7)
G ARCVAL(B0,Q4)
H ARCVAL(B0,S2END5)

TOP.XI389.MC03 NONE 21 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E5,E1END2)
B ARCVAL(E5,GND)
C ARCVAL(E5,N1END2)
D ARCVAL(E5,S1END2)
E ARCVAL(E5,W1END2)

TOP.XI389.MC01 NONE 21 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E5,E2END4)
B ARCVAL(E5,E2MID4)
C ARCVAL(E5,N2END4)
D ARCVAL(E5,N2MID4)
E ARCVAL(E5,S2END3)
F ARCVAL(E5,W2END4)
G ARCVAL(E5,W2MID4)

TOP.XI389.MC00 NONE 21 26 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E5,E2END3)
B ARCVAL(E5,E2MID3)
C ARCVAL(E5,N2END3)
D ARCVAL(E5,N2MID3)
E ARCVAL(E5,S2MID3)
F ARCVAL(E5,W2END3)
G ARCVAL(E5,W2MID3)

TOP.XI390.MC00 NONE 21 27 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E4,E2END3)
B ARCVAL(E4,E2MID3)
C ARCVAL(E4,N2END3)
D ARCVAL(E4,N2MID3)
E ARCVAL(E4,S2MID3)
F ARCVAL(E4,W2END3)
G ARCVAL(E4,W2MID3)

TOP.XI390.MC01 NONE 21 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E4,E2END4)
B ARCVAL(E4,E2MID4)
C ARCVAL(E4,N2END4)
D ARCVAL(E4,N2MID4)
E ARCVAL(E4,S2END3)
F ARCVAL(E4,W2END4)
G ARCVAL(E4,W2MID4)

TOP.XI390.MC03 NONE 21 29 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E4,CE0)
B ARCVAL(E4,E1END1)
C ARCVAL(E4,GND)
D ARCVAL(E4,N1END1)
E ARCVAL(E4,S1END1)
F ARCVAL(E4,W1END1)

TOP.XI377.MC03 NONE 21 30 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,F3)
B ARCVAL(A5,FX2)
C ARCVAL(A5,FX4)
D ARCVAL(A5,GND)
E ARCVAL(A5,LOCAL2)
F ARCVAL(A5,LOCAL3)
G ARCVAL(A5,Q3)
H ARCVAL(A5,S2END3)

TOP.XI377.MC01 NONE 21 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,E2END2)
B ARCVAL(A5,N2END2)
C ARCVAL(A5,N2MID2)
D ARCVAL(A5,S2END2)
E ARCVAL(A5,S2MID2)
F ARCVAL(A5,W2END2)
G ARCVAL(A5,W2MID2)
H ARCVAL(A5,W6MID3)

TOP.XI377.MC00 NONE 21 32 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A5,E1END1)
B ARCVAL(A5,E2MID2)
C ARCVAL(A5,N1END1)
D ARCVAL(A5,N1END3)
E ARCVAL(A5,S1END1)
F ARCVAL(A5,S1END3)
G ARCVAL(A5,S6MID3)
H ARCVAL(A5,W1END1)

TOP.XI378.MC00 NONE 21 33 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,E1END1)
B ARCVAL(B6,E2MID2)
C ARCVAL(B6,N1END1)
D ARCVAL(B6,N1END3)
E ARCVAL(B6,N6MID3)
F ARCVAL(B6,S1END1)
G ARCVAL(B6,S1END3)
H ARCVAL(B6,W1END1)

TOP.XI378.MC01 NONE 21 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,E2END2)
B ARCVAL(B6,E6MID3)
C ARCVAL(B6,N2END2)
D ARCVAL(B6,N2MID2)
E ARCVAL(B6,S2END2)
F ARCVAL(B6,S2MID2)
G ARCVAL(B6,W2END2)
H ARCVAL(B6,W2MID2)

TOP.XI378.MC03 NONE 21 35 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B6,F3)
B ARCVAL(B6,F5)
C ARCVAL(B6,FX5)
D ARCVAL(B6,GND)
E ARCVAL(B6,LOCAL2)
F ARCVAL(B6,LOCAL3)
G ARCVAL(B6,Q3)
H ARCVAL(B6,S2END3)

TOP.XI375.MC03 NONE 21 36 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,F3)
B ARCVAL(D2,F5)
C ARCVAL(D2,FX7)
D ARCVAL(D2,GND)
E ARCVAL(D2,LOCAL2)
F ARCVAL(D2,LOCAL3)
G ARCVAL(D2,Q5)
H ARCVAL(D2,S2END3)

TOP.XI375.MC01 NONE 21 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,E2END2)
B ARCVAL(D2,N2END2)
C ARCVAL(D2,N2MID2)
D ARCVAL(D2,S2END2)
E ARCVAL(D2,S2MID2)
F ARCVAL(D2,W2END2)
G ARCVAL(D2,W2MID2)
H ARCVAL(D2,W6MID2)

TOP.XI375.MC00 NONE 21 38 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D2,E1END1)
B ARCVAL(D2,E2MID2)
C ARCVAL(D2,N1END1)
D ARCVAL(D2,N1END3)
E ARCVAL(D2,S1END1)
F ARCVAL(D2,S1END3)
G ARCVAL(D2,S6MID2)
H ARCVAL(D2,W1END1)

TOP.XI376.MC00 NONE 21 39 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,E1END1)
B ARCVAL(C0,E2MID2)
C ARCVAL(C0,N1END1)
D ARCVAL(C0,N1END3)
E ARCVAL(C0,N6MID2)
F ARCVAL(C0,S1END1)
G ARCVAL(C0,S1END3)
H ARCVAL(C0,W1END1)

TOP.XI376.MC01 NONE 21 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,E2END2)
B ARCVAL(C0,E6MID2)
C ARCVAL(C0,N2END2)
D ARCVAL(C0,N2MID2)
E ARCVAL(C0,S2END2)
F ARCVAL(C0,S2MID2)
G ARCVAL(C0,W2END2)
H ARCVAL(C0,W2MID2)

TOP.XI376.MC03 NONE 21 41 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C0,F3)
B ARCVAL(C0,F5)
C ARCVAL(C0,FX6)
D ARCVAL(C0,GND)
E ARCVAL(C0,LOCAL2)
F ARCVAL(C0,LOCAL3)
G ARCVAL(C0,Q5)
H ARCVAL(C0,S2END3)

TOP.XI372.MC03 NONE 21 42 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,F1)
B ARCVAL(A6,FX1)
C ARCVAL(A6,FX4)
D ARCVAL(A6,GND)
E ARCVAL(A6,LOCAL4)
F ARCVAL(A6,LOCAL5)
G ARCVAL(A6,Q1)
H ARCVAL(A6,S2END1)

TOP.XI372.MC01 NONE 21 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,E2END0)
B ARCVAL(A6,N2END0)
C ARCVAL(A6,N2MID0)
D ARCVAL(A6,S2END0)
E ARCVAL(A6,S2MID0)
F ARCVAL(A6,W2END0)
G ARCVAL(A6,W2MID0)
H ARCVAL(A6,W6MID1)

TOP.XI372.MC00 NONE 21 44 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A6,E1END0)
B ARCVAL(A6,E1END2)
C ARCVAL(A6,E2MID0)
D ARCVAL(A6,N1END0)
E ARCVAL(A6,S1END0)
F ARCVAL(A6,S6MID1)
G ARCVAL(A6,W1END0)
H ARCVAL(A6,W1END2)

TOP.XI371.MC00 NONE 21 45 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,E1END0)
B ARCVAL(B4,E1END2)
C ARCVAL(B4,E2MID0)
D ARCVAL(B4,N1END0)
E ARCVAL(B4,N6MID1)
F ARCVAL(B4,S1END0)
G ARCVAL(B4,W1END0)
H ARCVAL(B4,W1END2)

TOP.XI371.MC01 NONE 21 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,E2END0)
B ARCVAL(B4,E6MID1)
C ARCVAL(B4,N2END0)
D ARCVAL(B4,N2MID0)
E ARCVAL(B4,S2END0)
F ARCVAL(B4,S2MID0)
G ARCVAL(B4,W2END0)
H ARCVAL(B4,W2MID0)

TOP.XI371.MC03 NONE 21 47 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B4,F1)
B ARCVAL(B4,F6)
C ARCVAL(B4,FX5)
D ARCVAL(B4,GND)
E ARCVAL(B4,LOCAL4)
F ARCVAL(B4,LOCAL5)
G ARCVAL(B4,Q1)
H ARCVAL(B4,S2END1)

TOP.XI373.MC03 NONE 21 48 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,F1)
B ARCVAL(D0,F6)
C ARCVAL(D0,FX7)
D ARCVAL(D0,GND)
E ARCVAL(D0,LOCAL4)
F ARCVAL(D0,LOCAL5)
G ARCVAL(D0,Q6)
H ARCVAL(D0,S2END1)

TOP.XI373.MC01 NONE 21 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,E2END0)
B ARCVAL(D0,N2END0)
C ARCVAL(D0,N2MID0)
D ARCVAL(D0,S2END0)
E ARCVAL(D0,S2MID0)
F ARCVAL(D0,W2END0)
G ARCVAL(D0,W2MID0)
H ARCVAL(D0,W6MID0)

TOP.XI373.MC00 NONE 21 50 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D0,E1END0)
B ARCVAL(D0,E1END2)
C ARCVAL(D0,E2MID0)
D ARCVAL(D0,N1END0)
E ARCVAL(D0,S1END0)
F ARCVAL(D0,S6MID0)
G ARCVAL(D0,W1END0)
H ARCVAL(D0,W1END2)

TOP.XI374.MC00 NONE 21 51 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,E1END0)
B ARCVAL(C2,E1END2)
C ARCVAL(C2,E2MID0)
D ARCVAL(C2,N1END0)
E ARCVAL(C2,N6MID0)
F ARCVAL(C2,S1END0)
G ARCVAL(C2,W1END0)
H ARCVAL(C2,W1END2)

TOP.XI374.MC01 NONE 21 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,E2END0)
B ARCVAL(C2,E6MID0)
C ARCVAL(C2,N2END0)
D ARCVAL(C2,N2MID0)
E ARCVAL(C2,S2END0)
F ARCVAL(C2,S2MID0)
G ARCVAL(C2,W2END0)
H ARCVAL(C2,W2MID0)

TOP.XI374.MC03 NONE 21 53 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C2,F1)
B ARCVAL(C2,F6)
C ARCVAL(C2,FX6)
D ARCVAL(C2,GND)
E ARCVAL(C2,LOCAL4)
F ARCVAL(C2,LOCAL5)
G ARCVAL(C2,Q6)
H ARCVAL(C2,S2END1)

TOP.XI385.MC13 NONE 22 0 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,F0)
B ARCVAL(D7,FX3)
C ARCVAL(D7,FX7)
D ARCVAL(D7,GND)
E ARCVAL(D7,LOCAL0)
F ARCVAL(D7,LOCAL1)
G ARCVAL(D7,Q0)
H ARCVAL(D7,S2END7)

TOP.XI385.MC11 NONE 22 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,E2END6)
B ARCVAL(D7,N2END6)
C ARCVAL(D7,N2MID6)
D ARCVAL(D7,S2END6)
E ARCVAL(D7,S2MID6)
F ARCVAL(D7,W2END6)
G ARCVAL(D7,W2MID6)
H ARCVAL(D7,W6MID7)

TOP.XI385.MC08 NONE 22 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,N2END6)
B ARCVAL(D6,N2MID7)
C ARCVAL(D6,Q0)
D ARCVAL(D6,W1END1)

TOP.XI386.MC08 NONE 22 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,N2END6)
B ARCVAL(C4,N2MID7)
C ARCVAL(C4,Q0)
D ARCVAL(C4,W1END1)

TOP.XI386.MC11 NONE 22 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,E2END6)
B ARCVAL(C5,E6MID7)
C ARCVAL(C5,N2END6)
D ARCVAL(C5,N2MID6)
E ARCVAL(C5,S2END6)
F ARCVAL(C5,S2MID6)
G ARCVAL(C5,W2END6)
H ARCVAL(C5,W2MID6)

TOP.XI386.MC13 NONE 22 5 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,F0)
B ARCVAL(C5,F7)
C ARCVAL(C5,FX6)
D ARCVAL(C5,GND)
E ARCVAL(C5,LOCAL0)
F ARCVAL(C5,LOCAL1)
G ARCVAL(C5,Q0)
H ARCVAL(C5,S2END7)

TOP.XI383.MC13 NONE 22 6 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,F0)
B ARCVAL(A1,F7)
C ARCVAL(A1,FX4)
D ARCVAL(A1,GND)
E ARCVAL(A1,LOCAL0)
F ARCVAL(A1,LOCAL1)
G ARCVAL(A1,Q7)
H ARCVAL(A1,S2END7)

TOP.XI383.MC11 NONE 22 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,E2END6)
B ARCVAL(A1,N2END6)
C ARCVAL(A1,N2MID6)
D ARCVAL(A1,S2END6)
E ARCVAL(A1,S2MID6)
F ARCVAL(A1,W2END6)
G ARCVAL(A1,W2MID6)
H ARCVAL(A1,W6MID6)

TOP.XI383.MC08 NONE 22 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,N2END6)
B ARCVAL(A0,N2MID7)
C ARCVAL(A0,Q7)
D ARCVAL(A0,W1END1)

TOP.XI384.MC08 NONE 22 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,N2END6)
B ARCVAL(B2,N2MID7)
C ARCVAL(B2,Q7)
D ARCVAL(B2,W1END1)

TOP.XI384.MC11 NONE 22 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,E2END6)
B ARCVAL(B3,E6MID6)
C ARCVAL(B3,N2END6)
D ARCVAL(B3,N2MID6)
E ARCVAL(B3,S2END6)
F ARCVAL(B3,S2MID6)
G ARCVAL(B3,W2END6)
H ARCVAL(B3,W2MID6)

TOP.XI384.MC13 NONE 22 11 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,F0)
B ARCVAL(B3,F7)
C ARCVAL(B3,FX5)
D ARCVAL(B3,GND)
E ARCVAL(B3,LOCAL0)
F ARCVAL(B3,LOCAL1)
G ARCVAL(B3,Q7)
H ARCVAL(B3,S2END7)

TOP.XI381.MC13 NONE 22 12 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,F2)
B ARCVAL(D4,FX0)
C ARCVAL(D4,FX7)
D ARCVAL(D4,GND)
E ARCVAL(D4,LOCAL6)
F ARCVAL(D4,LOCAL7)
G ARCVAL(D4,Q2)
H ARCVAL(D4,S2END5)

TOP.XI381.MC11 NONE 22 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,E2END4)
B ARCVAL(D4,N2END4)
C ARCVAL(D4,N2MID4)
D ARCVAL(D4,S2END4)
E ARCVAL(D4,S2MID4)
F ARCVAL(D4,W2END4)
G ARCVAL(D4,W2MID4)
H ARCVAL(D4,W6MID5)

TOP.XI381.MC08 NONE 22 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,N1END0)
B ARCVAL(D5,N2END4)
C ARCVAL(D5,N2MID5)
D ARCVAL(D5,Q2)

TOP.XI382.MC08 NONE 22 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,N1END0)
B ARCVAL(C6,N2END4)
C ARCVAL(C6,N2MID5)
D ARCVAL(C6,Q2)

TOP.XI382.MC11 NONE 22 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,E2END4)
B ARCVAL(C7,E6MID5)
C ARCVAL(C7,N2END4)
D ARCVAL(C7,N2MID4)
E ARCVAL(C7,S2END4)
F ARCVAL(C7,S2MID4)
G ARCVAL(C7,W2END4)
H ARCVAL(C7,W2MID4)

TOP.XI382.MC13 NONE 22 17 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,F2)
B ARCVAL(C7,F4)
C ARCVAL(C7,FX6)
D ARCVAL(C7,GND)
E ARCVAL(C7,LOCAL6)
F ARCVAL(C7,LOCAL7)
G ARCVAL(C7,Q2)
H ARCVAL(C7,S2END5)

TOP.XI380.MC13 NONE 22 18 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,F2)
B ARCVAL(A3,F4)
C ARCVAL(A3,FX4)
D ARCVAL(A3,GND)
E ARCVAL(A3,LOCAL6)
F ARCVAL(A3,LOCAL7)
G ARCVAL(A3,Q4)
H ARCVAL(A3,S2END5)

TOP.XI380.MC11 NONE 22 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,E2END4)
B ARCVAL(A3,N2END4)
C ARCVAL(A3,N2MID4)
D ARCVAL(A3,S2END4)
E ARCVAL(A3,S2MID4)
F ARCVAL(A3,W2END4)
G ARCVAL(A3,W2MID4)
H ARCVAL(A3,W6MID4)

TOP.XI380.MC08 NONE 22 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,N1END0)
B ARCVAL(A2,N2END4)
C ARCVAL(A2,N2MID5)
D ARCVAL(A2,Q4)

TOP.XI379.MC08 NONE 22 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,N1END0)
B ARCVAL(B0,N2END4)
C ARCVAL(B0,N2MID5)
D ARCVAL(B0,Q4)

TOP.XI379.MC11 NONE 22 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,E2END4)
B ARCVAL(B1,E6MID4)
C ARCVAL(B1,N2END4)
D ARCVAL(B1,N2MID4)
E ARCVAL(B1,S2END4)
F ARCVAL(B1,S2MID4)
G ARCVAL(B1,W2END4)
H ARCVAL(B1,W2MID4)

TOP.XI379.MC13 NONE 22 23 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,F2)
B ARCVAL(B1,F4)
C ARCVAL(B1,FX5)
D ARCVAL(B1,GND)
E ARCVAL(B1,LOCAL6)
F ARCVAL(B1,LOCAL7)
G ARCVAL(B1,Q4)
H ARCVAL(B1,S2END5)

TOP.XI389.MC13 NONE 22 24 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E7,E1END2)
B ARCVAL(E7,GND)
C ARCVAL(E7,N1END2)
D ARCVAL(E7,S1END2)
E ARCVAL(E7,W1END2)

TOP.XI389.MC12 NONE 22 25 0 0 1 0 0 9 9 5
A
+
B
+
C
+
D
+
E

A
B
+
C
+
D
+
E
+

A ARCVAL(E7,FX3)
B ARCVAL(E7,LOCAL1)
C ARCVAL(E7,LOCAL3)
D ARCVAL(E7,S2END4)
E ARCVAL(E7,S2MID4)

TOP.XI389.MC09 NONE 22 26 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,N1END2)
B ARCVAL(E5,N2END3)
C ARCVAL(E5,N2MID4)

TOP.XI390.MC09 NONE 22 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,N1END1)
B ARCVAL(E4,N2END3)
C ARCVAL(E4,N2MID4)
D ARCVAL(E4,SR0)

TOP.XI390.MC12 NONE 22 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E6,CE2)
B ARCVAL(E6,FX3)
C ARCVAL(E6,LOCAL4)
D ARCVAL(E6,LOCAL6)
E ARCVAL(E6,S2END4)
F ARCVAL(E6,S2MID4)
G ARCVAL(E6,SR0)

TOP.XI390.MC13 NONE 22 29 0 0 1 0 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(E6,CE0)
B ARCVAL(E6,E1END1)
C ARCVAL(E6,GND)
D ARCVAL(E6,N1END1)
E ARCVAL(E6,S1END1)
F ARCVAL(E6,W1END1)

TOP.XI377.MC13 NONE 22 30 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,F3)
B ARCVAL(A4,F5)
C ARCVAL(A4,FX4)
D ARCVAL(A4,GND)
E ARCVAL(A4,LOCAL2)
F ARCVAL(A4,LOCAL3)
G ARCVAL(A4,Q3)
H ARCVAL(A4,S2END3)

TOP.XI377.MC11 NONE 22 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,E2END2)
B ARCVAL(A4,N2END2)
C ARCVAL(A4,N2MID2)
D ARCVAL(A4,S2END2)
E ARCVAL(A4,S2MID2)
F ARCVAL(A4,W2END2)
G ARCVAL(A4,W2MID2)
H ARCVAL(A4,W6MID3)

TOP.XI377.MC08 NONE 22 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,N2END2)
B ARCVAL(A5,N2MID3)
C ARCVAL(A5,Q3)
D ARCVAL(A5,S1END3)

TOP.XI378.MC08 NONE 22 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,N2END2)
B ARCVAL(B6,N2MID3)
C ARCVAL(B6,Q3)
D ARCVAL(B6,S1END3)

TOP.XI378.MC11 NONE 22 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,E2END2)
B ARCVAL(B7,E6MID3)
C ARCVAL(B7,N2END2)
D ARCVAL(B7,N2MID2)
E ARCVAL(B7,S2END2)
F ARCVAL(B7,S2MID2)
G ARCVAL(B7,W2END2)
H ARCVAL(B7,W2MID2)

TOP.XI378.MC13 NONE 22 35 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,F3)
B ARCVAL(B7,F5)
C ARCVAL(B7,FX5)
D ARCVAL(B7,GND)
E ARCVAL(B7,LOCAL2)
F ARCVAL(B7,LOCAL3)
G ARCVAL(B7,Q3)
H ARCVAL(B7,S2END3)

TOP.XI375.MC13 NONE 22 36 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,F5)
B ARCVAL(D3,FX0)
C ARCVAL(D3,FX7)
D ARCVAL(D3,GND)
E ARCVAL(D3,LOCAL2)
F ARCVAL(D3,LOCAL3)
G ARCVAL(D3,Q5)
H ARCVAL(D3,S2END3)

TOP.XI375.MC11 NONE 22 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,E2END2)
B ARCVAL(D3,N2END2)
C ARCVAL(D3,N2MID2)
D ARCVAL(D3,S2END2)
E ARCVAL(D3,S2MID2)
F ARCVAL(D3,W2END2)
G ARCVAL(D3,W2MID2)
H ARCVAL(D3,W6MID2)

TOP.XI375.MC08 NONE 22 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,N2END2)
B ARCVAL(D2,N2MID3)
C ARCVAL(D2,Q5)
D ARCVAL(D2,S1END3)

TOP.XI376.MC08 NONE 22 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,N2END2)
B ARCVAL(C0,N2MID3)
C ARCVAL(C0,Q5)
D ARCVAL(C0,S1END3)

TOP.XI376.MC11 NONE 22 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,E2END2)
B ARCVAL(C1,E6MID2)
C ARCVAL(C1,N2END2)
D ARCVAL(C1,N2MID2)
E ARCVAL(C1,S2END2)
F ARCVAL(C1,S2MID2)
G ARCVAL(C1,W2END2)
H ARCVAL(C1,W2MID2)

TOP.XI376.MC13 NONE 22 41 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,F3)
B ARCVAL(C1,F5)
C ARCVAL(C1,FX6)
D ARCVAL(C1,GND)
E ARCVAL(C1,LOCAL2)
F ARCVAL(C1,LOCAL3)
G ARCVAL(C1,Q5)
H ARCVAL(C1,S2END3)

TOP.XI372.MC13 NONE 22 42 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,F1)
B ARCVAL(A7,F6)
C ARCVAL(A7,FX4)
D ARCVAL(A7,GND)
E ARCVAL(A7,LOCAL4)
F ARCVAL(A7,LOCAL5)
G ARCVAL(A7,Q1)
H ARCVAL(A7,S2END1)

TOP.XI372.MC11 NONE 22 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,E2END0)
B ARCVAL(A7,N2END0)
C ARCVAL(A7,N2MID0)
D ARCVAL(A7,S2END0)
E ARCVAL(A7,S2MID0)
F ARCVAL(A7,W2END0)
G ARCVAL(A7,W2MID0)
H ARCVAL(A7,W6MID1)

TOP.XI372.MC08 NONE 22 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E1END2)
B ARCVAL(A6,N2END0)
C ARCVAL(A6,N2MID1)
D ARCVAL(A6,Q1)

TOP.XI371.MC08 NONE 22 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E1END2)
B ARCVAL(B4,N2END0)
C ARCVAL(B4,N2MID1)
D ARCVAL(B4,Q1)

TOP.XI371.MC11 NONE 22 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,E2END0)
B ARCVAL(B5,E6MID1)
C ARCVAL(B5,N2END0)
D ARCVAL(B5,N2MID0)
E ARCVAL(B5,S2END0)
F ARCVAL(B5,S2MID0)
G ARCVAL(B5,W2END0)
H ARCVAL(B5,W2MID0)

TOP.XI371.MC13 NONE 22 47 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,F1)
B ARCVAL(B5,F6)
C ARCVAL(B5,FX5)
D ARCVAL(B5,GND)
E ARCVAL(B5,LOCAL4)
F ARCVAL(B5,LOCAL5)
G ARCVAL(B5,Q1)
H ARCVAL(B5,S2END1)

TOP.XI373.MC13 NONE 22 48 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,F6)
B ARCVAL(D1,FX3)
C ARCVAL(D1,FX7)
D ARCVAL(D1,GND)
E ARCVAL(D1,LOCAL4)
F ARCVAL(D1,LOCAL5)
G ARCVAL(D1,Q6)
H ARCVAL(D1,S2END1)

TOP.XI373.MC11 NONE 22 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,E2END0)
B ARCVAL(D1,N2END0)
C ARCVAL(D1,N2MID0)
D ARCVAL(D1,S2END0)
E ARCVAL(D1,S2MID0)
F ARCVAL(D1,W2END0)
G ARCVAL(D1,W2MID0)
H ARCVAL(D1,W6MID0)

TOP.XI373.MC08 NONE 22 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E1END2)
B ARCVAL(D0,N2END0)
C ARCVAL(D0,N2MID1)
D ARCVAL(D0,Q6)

TOP.XI374.MC08 NONE 22 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E1END2)
B ARCVAL(C2,N2END0)
C ARCVAL(C2,N2MID1)
D ARCVAL(C2,Q6)

TOP.XI374.MC11 NONE 22 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,E2END0)
B ARCVAL(C3,E6MID0)
C ARCVAL(C3,N2END0)
D ARCVAL(C3,N2MID0)
E ARCVAL(C3,S2END0)
F ARCVAL(C3,S2MID0)
G ARCVAL(C3,W2END0)
H ARCVAL(C3,W2MID0)

TOP.XI374.MC13 NONE 22 53 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,F1)
B ARCVAL(C3,F6)
C ARCVAL(C3,FX6)
D ARCVAL(C3,GND)
E ARCVAL(C3,LOCAL4)
F ARCVAL(C3,LOCAL5)
G ARCVAL(C3,Q6)
H ARCVAL(C3,S2END1)

TOP.XI385.MC18 NONE 23 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,N2END6)
B ARCVAL(D7,N2MID7)
C ARCVAL(D7,Q0)
D ARCVAL(D7,W1END1)

TOP.XI385.MC1B NONE 23 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,FX3)
B ARCVAL(D7,Q6)
C ARCVAL(D7,S6MID7)
D ARCVAL(D7,W6MID7)

TOP.XI385.MC0A NONE 23 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E2MID6)
B ARCVAL(D6,FX7)
C ARCVAL(D6,S2END6)
D ARCVAL(D6,S2MID7)

TOP.XI386.MC0A NONE 23 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E2MID6)
B ARCVAL(C4,FX6)
C ARCVAL(C4,S2END6)
D ARCVAL(C4,S2MID7)

TOP.XI386.MC1B NONE 23 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E6MID7)
B ARCVAL(C5,F7)
C ARCVAL(C5,N6MID7)
D ARCVAL(C5,Q7)

TOP.XI386.MC18 NONE 23 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,N2END6)
B ARCVAL(C5,N2MID7)
C ARCVAL(C5,Q0)
D ARCVAL(C5,W1END1)

TOP.XI383.MC18 NONE 23 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,N2END6)
B ARCVAL(A1,N2MID7)
C ARCVAL(A1,Q7)
D ARCVAL(A1,W1END1)

TOP.XI383.MC1B NONE 23 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,F0)
B ARCVAL(A1,Q1)
C ARCVAL(A1,S6MID6)
D ARCVAL(A1,W6MID6)

TOP.XI383.MC0A NONE 23 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E2MID6)
B ARCVAL(A0,FX4)
C ARCVAL(A0,S2END6)
D ARCVAL(A0,S2MID7)

TOP.XI384.MC0A NONE 23 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E2MID6)
B ARCVAL(B2,FX5)
C ARCVAL(B2,S2END6)
D ARCVAL(B2,S2MID7)

TOP.XI384.MC1B NONE 23 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E6MID6)
B ARCVAL(B3,F0)
C ARCVAL(B3,N6MID6)
D ARCVAL(B3,Q0)

TOP.XI384.MC18 NONE 23 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,N2END6)
B ARCVAL(B3,N2MID7)
C ARCVAL(B3,Q7)
D ARCVAL(B3,W1END1)

TOP.XI381.MC18 NONE 23 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,N1END0)
B ARCVAL(D4,N2END4)
C ARCVAL(D4,N2MID5)
D ARCVAL(D4,Q2)

TOP.XI381.MC1B NONE 23 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,FX0)
B ARCVAL(D4,Q5)
C ARCVAL(D4,S6MID5)
D ARCVAL(D4,W6MID5)

TOP.XI381.MC0A NONE 23 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,E2MID4)
B ARCVAL(D5,FX7)
C ARCVAL(D5,S2END4)
D ARCVAL(D5,S2MID5)

TOP.XI382.MC0A NONE 23 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E2MID4)
B ARCVAL(C6,FX6)
C ARCVAL(C6,S2END4)
D ARCVAL(C6,S2MID5)

TOP.XI382.MC1B NONE 23 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E6MID5)
B ARCVAL(C7,F4)
C ARCVAL(C7,N6MID5)
D ARCVAL(C7,Q4)

TOP.XI382.MC18 NONE 23 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,N1END0)
B ARCVAL(C7,N2END4)
C ARCVAL(C7,N2MID5)
D ARCVAL(C7,Q2)

TOP.XI380.MC18 NONE 23 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,N1END0)
B ARCVAL(A3,N2END4)
C ARCVAL(A3,N2MID5)
D ARCVAL(A3,Q4)

TOP.XI380.MC1B NONE 23 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,F2)
B ARCVAL(A3,Q3)
C ARCVAL(A3,S6MID4)
D ARCVAL(A3,W6MID4)

TOP.XI380.MC0A NONE 23 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,E2MID4)
B ARCVAL(A2,FX4)
C ARCVAL(A2,S2END4)
D ARCVAL(A2,S2MID5)

TOP.XI379.MC0A NONE 23 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E2MID4)
B ARCVAL(B0,FX5)
C ARCVAL(B0,S2END4)
D ARCVAL(B0,S2MID5)

TOP.XI379.MC1B NONE 23 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E6MID4)
B ARCVAL(B1,F2)
C ARCVAL(B1,N6MID4)
D ARCVAL(B1,Q2)

TOP.XI379.MC18 NONE 23 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,N1END0)
B ARCVAL(B1,N2END4)
C ARCVAL(B1,N2MID5)
D ARCVAL(B1,Q4)

TOP.XI389.MC18 NONE 23 24 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E7,FX3)
B ARCVAL(E7,N2MID3)
C ARCVAL(E7,W1END2)
D ARCVAL(E7,W2END4)

TOP.XI389.MC11 NONE 23 25 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E7,E2END4)
B ARCVAL(E7,E2MID4)
C ARCVAL(E7,N2END4)
D ARCVAL(E7,N2MID4)
E ARCVAL(E7,S2END3)
F ARCVAL(E7,W2END4)
G ARCVAL(E7,W2MID4)

TOP.XI389.MC08 NONE 23 26 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E5,FX3)
B ARCVAL(E5,N2MID3)
C ARCVAL(E5,W1END2)
D ARCVAL(E5,W2END4)

TOP.XI390.MC08 NONE 23 27 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,FX3)
B ARCVAL(E4,N2MID3)
C ARCVAL(E4,W1END1)
D ARCVAL(E4,W2END4)

TOP.XI390.MC11 NONE 23 28 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E6,E2END4)
B ARCVAL(E6,E2MID4)
C ARCVAL(E6,N2END4)
D ARCVAL(E6,N2MID4)
E ARCVAL(E6,S2END3)
F ARCVAL(E6,W2END4)
G ARCVAL(E6,W2MID4)

TOP.XI390.MC18 NONE 23 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,FX3)
B ARCVAL(E6,N2MID3)
C ARCVAL(E6,W1END1)
D ARCVAL(E6,W2END4)

TOP.XI377.MC18 NONE 23 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,N2END2)
B ARCVAL(A4,N2MID3)
C ARCVAL(A4,Q3)
D ARCVAL(A4,S1END3)

TOP.XI377.MC1B NONE 23 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,F5)
B ARCVAL(A4,Q4)
C ARCVAL(A4,S6MID3)
D ARCVAL(A4,W6MID3)

TOP.XI377.MC0A NONE 23 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,E2MID2)
B ARCVAL(A5,FX4)
C ARCVAL(A5,S2END2)
D ARCVAL(A5,S2MID3)

TOP.XI378.MC0A NONE 23 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E2MID2)
B ARCVAL(B6,FX5)
C ARCVAL(B6,S2END2)
D ARCVAL(B6,S2MID3)

TOP.XI378.MC1B NONE 23 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E6MID3)
B ARCVAL(B7,F5)
C ARCVAL(B7,N6MID3)
D ARCVAL(B7,Q5)

TOP.XI378.MC18 NONE 23 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,N2END2)
B ARCVAL(B7,N2MID3)
C ARCVAL(B7,Q3)
D ARCVAL(B7,S1END3)

TOP.XI375.MC18 NONE 23 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,N2END2)
B ARCVAL(D3,N2MID3)
C ARCVAL(D3,Q5)
D ARCVAL(D3,S1END3)

TOP.XI375.MC1B NONE 23 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,FX0)
B ARCVAL(D3,Q2)
C ARCVAL(D3,S6MID2)
D ARCVAL(D3,W6MID2)

TOP.XI375.MC0A NONE 23 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,E2MID2)
B ARCVAL(D2,FX7)
C ARCVAL(D2,S2END2)
D ARCVAL(D2,S2MID3)

TOP.XI376.MC0A NONE 23 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E2MID2)
B ARCVAL(C0,FX6)
C ARCVAL(C0,S2END2)
D ARCVAL(C0,S2MID3)

TOP.XI376.MC1B NONE 23 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E6MID2)
B ARCVAL(C1,F3)
C ARCVAL(C1,N6MID2)
D ARCVAL(C1,Q3)

TOP.XI376.MC18 NONE 23 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,N2END2)
B ARCVAL(C1,N2MID3)
C ARCVAL(C1,Q5)
D ARCVAL(C1,S1END3)

TOP.XI372.MC18 NONE 23 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E1END2)
B ARCVAL(A7,N2END0)
C ARCVAL(A7,N2MID1)
D ARCVAL(A7,Q1)

TOP.XI372.MC1B NONE 23 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,F6)
B ARCVAL(A7,Q7)
C ARCVAL(A7,S6MID1)
D ARCVAL(A7,W6MID1)

TOP.XI372.MC0A NONE 23 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,E2MID0)
B ARCVAL(A6,FX4)
C ARCVAL(A6,S2END0)
D ARCVAL(A6,S2MID1)

TOP.XI371.MC0A NONE 23 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E2MID0)
B ARCVAL(B4,FX5)
C ARCVAL(B4,S2END0)
D ARCVAL(B4,S2MID1)

TOP.XI371.MC1B NONE 23 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E6MID1)
B ARCVAL(B5,F6)
C ARCVAL(B5,N6MID1)
D ARCVAL(B5,Q6)

TOP.XI371.MC18 NONE 23 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E1END2)
B ARCVAL(B5,N2END0)
C ARCVAL(B5,N2MID1)
D ARCVAL(B5,Q1)

TOP.XI373.MC18 NONE 23 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E1END2)
B ARCVAL(D1,N2END0)
C ARCVAL(D1,N2MID1)
D ARCVAL(D1,Q6)

TOP.XI373.MC1B NONE 23 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,FX3)
B ARCVAL(D1,Q0)
C ARCVAL(D1,S6MID0)
D ARCVAL(D1,W6MID0)

TOP.XI373.MC0A NONE 23 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,E2MID0)
B ARCVAL(D0,FX7)
C ARCVAL(D0,S2END0)
D ARCVAL(D0,S2MID1)

TOP.XI374.MC0A NONE 23 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E2MID0)
B ARCVAL(C2,FX6)
C ARCVAL(C2,S2END0)
D ARCVAL(C2,S2MID1)

TOP.XI374.MC1B NONE 23 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E6MID0)
B ARCVAL(C3,F1)
C ARCVAL(C3,N6MID0)
D ARCVAL(C3,Q1)

TOP.XI374.MC18 NONE 23 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E1END2)
B ARCVAL(C3,N2END0)
C ARCVAL(C3,N2MID1)
D ARCVAL(C3,Q6)

TOP.XI385.MC1A NONE 24 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E2MID6)
B ARCVAL(D7,FX7)
C ARCVAL(D7,S2END6)
D ARCVAL(D7,S2MID7)

TOP.XI385.MC0B NONE 24 1 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,F7)
B ARCVAL(D6,Q7)
C ARCVAL(D6,S6MID7)
D ARCVAL(D6,W6MID7)

TOP.XI385.MC09 NONE 24 2 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D6,E1END1)
B ARCVAL(D6,GND)
C ARCVAL(D6,N2END7)
D ARCVAL(D6,S2MID6)

TOP.XI386.MC09 NONE 24 3 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E1END1)
B ARCVAL(C4,GND)
C ARCVAL(C4,N2END7)
D ARCVAL(C4,S2MID6)

TOP.XI386.MC0B NONE 24 4 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C4,E6MID7)
B ARCVAL(C4,F7)
C ARCVAL(C4,N6MID7)
D ARCVAL(C4,Q7)

TOP.XI386.MC1A NONE 24 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E2MID6)
B ARCVAL(C5,FX6)
C ARCVAL(C5,S2END6)
D ARCVAL(C5,S2MID7)

TOP.XI383.MC1A NONE 24 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E2MID6)
B ARCVAL(A1,FX4)
C ARCVAL(A1,S2END6)
D ARCVAL(A1,S2MID7)

TOP.XI383.MC0B NONE 24 7 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,FX2)
B ARCVAL(A0,Q0)
C ARCVAL(A0,S6MID6)
D ARCVAL(A0,W6MID6)

TOP.XI383.MC09 NONE 24 8 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A0,E1END1)
B ARCVAL(A0,GND)
C ARCVAL(A0,N2END7)
D ARCVAL(A0,S2MID6)

TOP.XI384.MC09 NONE 24 9 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E1END1)
B ARCVAL(B2,GND)
C ARCVAL(B2,N2END7)
D ARCVAL(B2,S2MID6)

TOP.XI384.MC0B NONE 24 10 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B2,E6MID6)
B ARCVAL(B2,F0)
C ARCVAL(B2,N6MID6)
D ARCVAL(B2,Q0)

TOP.XI384.MC1A NONE 24 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E2MID6)
B ARCVAL(B3,FX5)
C ARCVAL(B3,S2END6)
D ARCVAL(B3,S2MID7)

TOP.XI381.MC1A NONE 24 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,E2MID4)
B ARCVAL(D4,FX7)
C ARCVAL(D4,S2END4)
D ARCVAL(D4,S2MID5)

TOP.XI381.MC0B NONE 24 13 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,F4)
B ARCVAL(D5,Q4)
C ARCVAL(D5,S6MID5)
D ARCVAL(D5,W6MID5)

TOP.XI381.MC09 NONE 24 14 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D5,GND)
B ARCVAL(D5,N2END5)
C ARCVAL(D5,S1END0)
D ARCVAL(D5,S2MID4)

TOP.XI382.MC09 NONE 24 15 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,GND)
B ARCVAL(C6,N2END5)
C ARCVAL(C6,S1END0)
D ARCVAL(C6,S2MID4)

TOP.XI382.MC0B NONE 24 16 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C6,E6MID5)
B ARCVAL(C6,F4)
C ARCVAL(C6,N6MID5)
D ARCVAL(C6,Q4)

TOP.XI382.MC1A NONE 24 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,E2MID4)
B ARCVAL(C7,FX6)
C ARCVAL(C7,S2END4)
D ARCVAL(C7,S2MID5)

TOP.XI380.MC1A NONE 24 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,E2MID4)
B ARCVAL(A3,FX4)
C ARCVAL(A3,S2END4)
D ARCVAL(A3,S2MID5)

TOP.XI380.MC0B NONE 24 19 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,FX1)
B ARCVAL(A2,Q2)
C ARCVAL(A2,S6MID4)
D ARCVAL(A2,W6MID4)

TOP.XI380.MC09 NONE 24 20 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A2,GND)
B ARCVAL(A2,N2END5)
C ARCVAL(A2,S1END0)
D ARCVAL(A2,S2MID4)

TOP.XI379.MC09 NONE 24 21 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,GND)
B ARCVAL(B0,N2END5)
C ARCVAL(B0,S1END0)
D ARCVAL(B0,S2MID4)

TOP.XI379.MC0B NONE 24 22 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B0,E6MID4)
B ARCVAL(B0,F2)
C ARCVAL(B0,N6MID4)
D ARCVAL(B0,Q2)

TOP.XI379.MC1A NONE 24 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,E2MID4)
B ARCVAL(B1,FX5)
C ARCVAL(B1,S2END4)
D ARCVAL(B1,S2MID5)

TOP.XI389.MC19 NONE 24 24 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,N1END2)
B ARCVAL(E7,N2END3)
C ARCVAL(E7,N2MID4)

TOP.XI389.MC0A NONE 24 25 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E5,N2END4)
B ARCVAL(E5,S1END2)
C ARCVAL(E5,S2MID3)

TOP.XI389.MC10 NONE 24 26 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E7,E2END3)
B ARCVAL(E7,E2MID3)
C ARCVAL(E7,N2END3)
D ARCVAL(E7,N2MID3)
E ARCVAL(E7,S2MID3)
F ARCVAL(E7,W2END3)
G ARCVAL(E7,W2MID3)

TOP.XI390.MC10 NONE 24 27 0 0 1 0 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(E6,E2END3)
B ARCVAL(E6,E2MID3)
C ARCVAL(E6,N2END3)
D ARCVAL(E6,N2MID3)
E ARCVAL(E6,S2MID3)
F ARCVAL(E6,W2END3)
G ARCVAL(E6,W2MID3)

TOP.XI390.MC0A NONE 24 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E4,CE2)
B ARCVAL(E4,N2END4)
C ARCVAL(E4,S1END1)
D ARCVAL(E4,S2MID3)

TOP.XI390.MC19 NONE 24 29 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,N1END1)
B ARCVAL(E6,N2END3)
C ARCVAL(E6,N2MID4)
D ARCVAL(E6,SR0)

TOP.XI377.MC1A NONE 24 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,E2MID2)
B ARCVAL(A4,FX4)
C ARCVAL(A4,S2END2)
D ARCVAL(A4,S2MID3)

TOP.XI377.MC0B NONE 24 31 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,FX2)
B ARCVAL(A5,Q5)
C ARCVAL(A5,S6MID3)
D ARCVAL(A5,W6MID3)

TOP.XI377.MC09 NONE 24 32 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A5,GND)
B ARCVAL(A5,N1END3)
C ARCVAL(A5,N2END3)
D ARCVAL(A5,S2MID2)

TOP.XI378.MC09 NONE 24 33 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,GND)
B ARCVAL(B6,N1END3)
C ARCVAL(B6,N2END3)
D ARCVAL(B6,S2MID2)

TOP.XI378.MC0B NONE 24 34 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B6,E6MID3)
B ARCVAL(B6,F5)
C ARCVAL(B6,N6MID3)
D ARCVAL(B6,Q5)

TOP.XI378.MC1A NONE 24 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,E2MID2)
B ARCVAL(B7,FX5)
C ARCVAL(B7,S2END2)
D ARCVAL(B7,S2MID3)

TOP.XI375.MC1A NONE 24 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,E2MID2)
B ARCVAL(D3,FX7)
C ARCVAL(D3,S2END2)
D ARCVAL(D3,S2MID3)

TOP.XI375.MC0B NONE 24 37 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,F3)
B ARCVAL(D2,Q3)
C ARCVAL(D2,S6MID2)
D ARCVAL(D2,W6MID2)

TOP.XI375.MC09 NONE 24 38 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D2,GND)
B ARCVAL(D2,N1END3)
C ARCVAL(D2,N2END3)
D ARCVAL(D2,S2MID2)

TOP.XI376.MC09 NONE 24 39 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,GND)
B ARCVAL(C0,N1END3)
C ARCVAL(C0,N2END3)
D ARCVAL(C0,S2MID2)

TOP.XI376.MC0B NONE 24 40 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C0,E6MID2)
B ARCVAL(C0,F3)
C ARCVAL(C0,N6MID2)
D ARCVAL(C0,Q3)

TOP.XI376.MC1A NONE 24 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,E2MID2)
B ARCVAL(C1,FX6)
C ARCVAL(C1,S2END2)
D ARCVAL(C1,S2MID3)

TOP.XI372.MC1A NONE 24 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,E2MID0)
B ARCVAL(A7,FX4)
C ARCVAL(A7,S2END0)
D ARCVAL(A7,S2MID1)

TOP.XI372.MC0B NONE 24 43 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,FX1)
B ARCVAL(A6,Q6)
C ARCVAL(A6,S6MID1)
D ARCVAL(A6,W6MID1)

TOP.XI372.MC09 NONE 24 44 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A6,GND)
B ARCVAL(A6,N2END1)
C ARCVAL(A6,S2MID0)
D ARCVAL(A6,W1END2)

TOP.XI371.MC09 NONE 24 45 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,GND)
B ARCVAL(B4,N2END1)
C ARCVAL(B4,S2MID0)
D ARCVAL(B4,W1END2)

TOP.XI371.MC0B NONE 24 46 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B4,E6MID1)
B ARCVAL(B4,F6)
C ARCVAL(B4,N6MID1)
D ARCVAL(B4,Q6)

TOP.XI371.MC1A NONE 24 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,E2MID0)
B ARCVAL(B5,FX5)
C ARCVAL(B5,S2END0)
D ARCVAL(B5,S2MID1)

TOP.XI373.MC1A NONE 24 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,E2MID0)
B ARCVAL(D1,FX7)
C ARCVAL(D1,S2END0)
D ARCVAL(D1,S2MID1)

TOP.XI373.MC0B NONE 24 49 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,F1)
B ARCVAL(D0,Q1)
C ARCVAL(D0,S6MID0)
D ARCVAL(D0,W6MID0)

TOP.XI373.MC09 NONE 24 50 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D0,GND)
B ARCVAL(D0,N2END1)
C ARCVAL(D0,S2MID0)
D ARCVAL(D0,W1END2)

TOP.XI374.MC09 NONE 24 51 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,GND)
B ARCVAL(C2,N2END1)
C ARCVAL(C2,S2MID0)
D ARCVAL(C2,W1END2)

TOP.XI374.MC0B NONE 24 52 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C2,E6MID0)
B ARCVAL(C2,F1)
C ARCVAL(C2,N6MID0)
D ARCVAL(C2,Q1)

TOP.XI374.MC1A NONE 24 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,E2MID0)
B ARCVAL(C3,FX6)
C ARCVAL(C3,S2END0)
D ARCVAL(C3,S2MID1)

TOP.XI385.MC19 NONE 25 0 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D7,E1END1)
B ARCVAL(D7,GND)
C ARCVAL(D7,N2END7)
D ARCVAL(D7,S2MID6)

TOP.XI385.MC12 NONE 25 1 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,E2END7)
B ARCVAL(D7,E2MID7)
C ARCVAL(D7,N2END7)
D ARCVAL(D7,N2MID7)
E ARCVAL(D7,Q6)
F ARCVAL(D7,S2MID7)
G ARCVAL(D7,W2END7)
H ARCVAL(D7,W2MID7)

TOP.XI385.MC10 NONE 25 2 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D7,E1END1)
B ARCVAL(D7,E1END3)
C ARCVAL(D7,E2MID6)
D ARCVAL(D7,N1END3)
E ARCVAL(D7,S1END3)
F ARCVAL(D7,S6MID7)
G ARCVAL(D7,W1END1)
H ARCVAL(D7,W1END3)

TOP.XI386.MC10 NONE 25 3 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,E1END1)
B ARCVAL(C5,E1END3)
C ARCVAL(C5,E2MID6)
D ARCVAL(C5,N1END3)
E ARCVAL(C5,N6MID7)
F ARCVAL(C5,S1END3)
G ARCVAL(C5,W1END1)
H ARCVAL(C5,W1END3)

TOP.XI386.MC12 NONE 25 4 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C5,E2END7)
B ARCVAL(C5,E2MID7)
C ARCVAL(C5,N2END7)
D ARCVAL(C5,N2MID7)
E ARCVAL(C5,Q7)
F ARCVAL(C5,S2MID7)
G ARCVAL(C5,W2END7)
H ARCVAL(C5,W2MID7)

TOP.XI386.MC19 NONE 25 5 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C5,E1END1)
B ARCVAL(C5,GND)
C ARCVAL(C5,N2END7)
D ARCVAL(C5,S2MID6)

TOP.XI383.MC19 NONE 25 6 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A1,E1END1)
B ARCVAL(A1,GND)
C ARCVAL(A1,N2END7)
D ARCVAL(A1,S2MID6)

TOP.XI383.MC12 NONE 25 7 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,E2END7)
B ARCVAL(A1,E2MID7)
C ARCVAL(A1,N2END7)
D ARCVAL(A1,N2MID7)
E ARCVAL(A1,Q1)
F ARCVAL(A1,S2MID7)
G ARCVAL(A1,W2END7)
H ARCVAL(A1,W2MID7)

TOP.XI383.MC10 NONE 25 8 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A1,E1END1)
B ARCVAL(A1,E1END3)
C ARCVAL(A1,E2MID6)
D ARCVAL(A1,N1END3)
E ARCVAL(A1,S1END3)
F ARCVAL(A1,S6MID6)
G ARCVAL(A1,W1END1)
H ARCVAL(A1,W1END3)

TOP.XI384.MC10 NONE 25 9 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,E1END1)
B ARCVAL(B3,E1END3)
C ARCVAL(B3,E2MID6)
D ARCVAL(B3,N1END3)
E ARCVAL(B3,N6MID6)
F ARCVAL(B3,S1END3)
G ARCVAL(B3,W1END1)
H ARCVAL(B3,W1END3)

TOP.XI384.MC12 NONE 25 10 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B3,E2END7)
B ARCVAL(B3,E2MID7)
C ARCVAL(B3,N2END7)
D ARCVAL(B3,N2MID7)
E ARCVAL(B3,Q0)
F ARCVAL(B3,S2MID7)
G ARCVAL(B3,W2END7)
H ARCVAL(B3,W2MID7)

TOP.XI384.MC19 NONE 25 11 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B3,E1END1)
B ARCVAL(B3,GND)
C ARCVAL(B3,N2END7)
D ARCVAL(B3,S2MID6)

TOP.XI381.MC19 NONE 25 12 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D4,GND)
B ARCVAL(D4,N2END5)
C ARCVAL(D4,S1END0)
D ARCVAL(D4,S2MID4)

TOP.XI381.MC12 NONE 25 13 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,E2END5)
B ARCVAL(D4,E2MID5)
C ARCVAL(D4,N2END5)
D ARCVAL(D4,N2MID5)
E ARCVAL(D4,Q5)
F ARCVAL(D4,S2MID5)
G ARCVAL(D4,W2END5)
H ARCVAL(D4,W2MID5)

TOP.XI381.MC10 NONE 25 14 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D4,E1END2)
B ARCVAL(D4,E2MID4)
C ARCVAL(D4,N1END0)
D ARCVAL(D4,N1END2)
E ARCVAL(D4,S1END0)
F ARCVAL(D4,S1END2)
G ARCVAL(D4,S6MID5)
H ARCVAL(D4,W1END2)

TOP.XI382.MC10 NONE 25 15 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,E1END2)
B ARCVAL(C7,E2MID4)
C ARCVAL(C7,N1END0)
D ARCVAL(C7,N1END2)
E ARCVAL(C7,N6MID5)
F ARCVAL(C7,S1END0)
G ARCVAL(C7,S1END2)
H ARCVAL(C7,W1END2)

TOP.XI382.MC12 NONE 25 16 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C7,E2END5)
B ARCVAL(C7,E2MID5)
C ARCVAL(C7,N2END5)
D ARCVAL(C7,N2MID5)
E ARCVAL(C7,Q4)
F ARCVAL(C7,S2MID5)
G ARCVAL(C7,W2END5)
H ARCVAL(C7,W2MID5)

TOP.XI382.MC19 NONE 25 17 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C7,GND)
B ARCVAL(C7,N2END5)
C ARCVAL(C7,S1END0)
D ARCVAL(C7,S2MID4)

TOP.XI380.MC19 NONE 25 18 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A3,GND)
B ARCVAL(A3,N2END5)
C ARCVAL(A3,S1END0)
D ARCVAL(A3,S2MID4)

TOP.XI380.MC12 NONE 25 19 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,E2END5)
B ARCVAL(A3,E2MID5)
C ARCVAL(A3,N2END5)
D ARCVAL(A3,N2MID5)
E ARCVAL(A3,Q3)
F ARCVAL(A3,S2MID5)
G ARCVAL(A3,W2END5)
H ARCVAL(A3,W2MID5)

TOP.XI380.MC10 NONE 25 20 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A3,E1END2)
B ARCVAL(A3,E2MID4)
C ARCVAL(A3,N1END0)
D ARCVAL(A3,N1END2)
E ARCVAL(A3,S1END0)
F ARCVAL(A3,S1END2)
G ARCVAL(A3,S6MID4)
H ARCVAL(A3,W1END2)

TOP.XI379.MC10 NONE 25 21 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,E1END2)
B ARCVAL(B1,E2MID4)
C ARCVAL(B1,N1END0)
D ARCVAL(B1,N1END2)
E ARCVAL(B1,N6MID4)
F ARCVAL(B1,S1END0)
G ARCVAL(B1,S1END2)
H ARCVAL(B1,W1END2)

TOP.XI379.MC12 NONE 25 22 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B1,E2END5)
B ARCVAL(B1,E2MID5)
C ARCVAL(B1,N2END5)
D ARCVAL(B1,N2MID5)
E ARCVAL(B1,Q2)
F ARCVAL(B1,S2MID5)
G ARCVAL(B1,W2END5)
H ARCVAL(B1,W2MID5)

TOP.XI379.MC19 NONE 25 23 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B1,GND)
B ARCVAL(B1,N2END5)
C ARCVAL(B1,S1END0)
D ARCVAL(B1,S2MID4)

TOP.XI389.NET97 NONE 25 24 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG1_SD,FX)

TOP.XI389.MC1A NONE 25 25 0 0 1 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A ARCVAL(E7,N2END4)
B ARCVAL(E7,S1END2)
C ARCVAL(E7,S2MID3)

TOP.XI389.NET104 NONE 25 26 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG0_SD,FX)

TOP.XI390.NET104 NONE 25 27 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG0_SD,F)

TOP.XI390.MC1A NONE 25 28 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(E6,CE2)
B ARCVAL(E6,N2END4)
C ARCVAL(E6,S1END1)
D ARCVAL(E6,S2MID3)

TOP.XI390.NET97 NONE 25 29 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG1_SD,F)

TOP.XI377.MC19 NONE 25 30 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A4,GND)
B ARCVAL(A4,N1END3)
C ARCVAL(A4,N2END3)
D ARCVAL(A4,S2MID2)

TOP.XI377.MC12 NONE 25 31 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,E2END3)
B ARCVAL(A4,E2MID3)
C ARCVAL(A4,N2END3)
D ARCVAL(A4,N2MID3)
E ARCVAL(A4,Q4)
F ARCVAL(A4,S2MID3)
G ARCVAL(A4,W2END3)
H ARCVAL(A4,W2MID3)

TOP.XI377.MC10 NONE 25 32 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A4,E1END1)
B ARCVAL(A4,E2MID2)
C ARCVAL(A4,N1END1)
D ARCVAL(A4,N1END3)
E ARCVAL(A4,S1END1)
F ARCVAL(A4,S1END3)
G ARCVAL(A4,S6MID3)
H ARCVAL(A4,W1END1)

TOP.XI378.MC10 NONE 25 33 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,E1END1)
B ARCVAL(B7,E2MID2)
C ARCVAL(B7,N1END1)
D ARCVAL(B7,N1END3)
E ARCVAL(B7,N6MID3)
F ARCVAL(B7,S1END1)
G ARCVAL(B7,S1END3)
H ARCVAL(B7,W1END1)

TOP.XI378.MC12 NONE 25 34 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B7,E2END3)
B ARCVAL(B7,E2MID3)
C ARCVAL(B7,N2END3)
D ARCVAL(B7,N2MID3)
E ARCVAL(B7,Q5)
F ARCVAL(B7,S2MID3)
G ARCVAL(B7,W2END3)
H ARCVAL(B7,W2MID3)

TOP.XI378.MC19 NONE 25 35 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B7,GND)
B ARCVAL(B7,N1END3)
C ARCVAL(B7,N2END3)
D ARCVAL(B7,S2MID2)

TOP.XI375.MC19 NONE 25 36 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D3,GND)
B ARCVAL(D3,N1END3)
C ARCVAL(D3,N2END3)
D ARCVAL(D3,S2MID2)

TOP.XI375.MC12 NONE 25 37 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,E2END3)
B ARCVAL(D3,E2MID3)
C ARCVAL(D3,N2END3)
D ARCVAL(D3,N2MID3)
E ARCVAL(D3,Q2)
F ARCVAL(D3,S2MID3)
G ARCVAL(D3,W2END3)
H ARCVAL(D3,W2MID3)

TOP.XI375.MC10 NONE 25 38 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D3,E1END1)
B ARCVAL(D3,E2MID2)
C ARCVAL(D3,N1END1)
D ARCVAL(D3,N1END3)
E ARCVAL(D3,S1END1)
F ARCVAL(D3,S1END3)
G ARCVAL(D3,S6MID2)
H ARCVAL(D3,W1END1)

TOP.XI376.MC10 NONE 25 39 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,E1END1)
B ARCVAL(C1,E2MID2)
C ARCVAL(C1,N1END1)
D ARCVAL(C1,N1END3)
E ARCVAL(C1,N6MID2)
F ARCVAL(C1,S1END1)
G ARCVAL(C1,S1END3)
H ARCVAL(C1,W1END1)

TOP.XI376.MC12 NONE 25 40 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C1,E2END3)
B ARCVAL(C1,E2MID3)
C ARCVAL(C1,N2END3)
D ARCVAL(C1,N2MID3)
E ARCVAL(C1,Q3)
F ARCVAL(C1,S2MID3)
G ARCVAL(C1,W2END3)
H ARCVAL(C1,W2MID3)

TOP.XI376.MC19 NONE 25 41 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C1,GND)
B ARCVAL(C1,N1END3)
C ARCVAL(C1,N2END3)
D ARCVAL(C1,S2MID2)

TOP.XI372.MC19 NONE 25 42 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(A7,GND)
B ARCVAL(A7,N2END1)
C ARCVAL(A7,S2MID0)
D ARCVAL(A7,W1END2)

TOP.XI372.MC12 NONE 25 43 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,E2END1)
B ARCVAL(A7,E2MID1)
C ARCVAL(A7,N2END1)
D ARCVAL(A7,N2MID1)
E ARCVAL(A7,Q7)
F ARCVAL(A7,S2MID1)
G ARCVAL(A7,W2END1)
H ARCVAL(A7,W2MID1)

TOP.XI372.MC10 NONE 25 44 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(A7,E1END0)
B ARCVAL(A7,E1END2)
C ARCVAL(A7,E2MID0)
D ARCVAL(A7,N1END0)
E ARCVAL(A7,S1END0)
F ARCVAL(A7,S6MID1)
G ARCVAL(A7,W1END0)
H ARCVAL(A7,W1END2)

TOP.XI371.MC10 NONE 25 45 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,E1END0)
B ARCVAL(B5,E1END2)
C ARCVAL(B5,E2MID0)
D ARCVAL(B5,N1END0)
E ARCVAL(B5,N6MID1)
F ARCVAL(B5,S1END0)
G ARCVAL(B5,W1END0)
H ARCVAL(B5,W1END2)

TOP.XI371.MC12 NONE 25 46 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(B5,E2END1)
B ARCVAL(B5,E2MID1)
C ARCVAL(B5,N2END1)
D ARCVAL(B5,N2MID1)
E ARCVAL(B5,Q6)
F ARCVAL(B5,S2MID1)
G ARCVAL(B5,W2END1)
H ARCVAL(B5,W2MID1)

TOP.XI371.MC19 NONE 25 47 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(B5,GND)
B ARCVAL(B5,N2END1)
C ARCVAL(B5,S2MID0)
D ARCVAL(B5,W1END2)

TOP.XI373.MC19 NONE 25 48 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(D1,GND)
B ARCVAL(D1,N2END1)
C ARCVAL(D1,S2MID0)
D ARCVAL(D1,W1END2)

TOP.XI373.MC12 NONE 25 49 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,E2END1)
B ARCVAL(D1,E2MID1)
C ARCVAL(D1,N2END1)
D ARCVAL(D1,N2MID1)
E ARCVAL(D1,Q0)
F ARCVAL(D1,S2MID1)
G ARCVAL(D1,W2END1)
H ARCVAL(D1,W2MID1)

TOP.XI373.MC10 NONE 25 50 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(D1,E1END0)
B ARCVAL(D1,E1END2)
C ARCVAL(D1,E2MID0)
D ARCVAL(D1,N1END0)
E ARCVAL(D1,S1END0)
F ARCVAL(D1,S6MID0)
G ARCVAL(D1,W1END0)
H ARCVAL(D1,W1END2)

TOP.XI374.MC10 NONE 25 51 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,E1END0)
B ARCVAL(C3,E1END2)
C ARCVAL(C3,E2MID0)
D ARCVAL(C3,N1END0)
E ARCVAL(C3,N6MID0)
F ARCVAL(C3,S1END0)
G ARCVAL(C3,W1END0)
H ARCVAL(C3,W1END2)

TOP.XI374.MC12 NONE 25 52 0 0 1 0 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(C3,E2END1)
B ARCVAL(C3,E2MID1)
C ARCVAL(C3,N2END1)
D ARCVAL(C3,N2MID1)
E ARCVAL(C3,Q1)
F ARCVAL(C3,S2MID1)
G ARCVAL(C3,W2END1)
H ARCVAL(C3,W2MID1)

TOP.XI374.MC19 NONE 25 53 0 0 1 0 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(C3,GND)
B ARCVAL(C3,N2END1)
C ARCVAL(C3,S2MID0)
D ARCVAL(C3,W1END2)

MC1_F1MUXLUT5_S3 NONE 26 0 0 0 0 0 0 7 7 3
A
*
~
B
*
~
C

A
B
~
*
C
~
*

A PROPERTY(SLICE3.LSFMUX1,FUNC5)
B PORTS(SLICE3.LUTG1,E)
C PROPERTY(SLICE3.DEMUX1,E)

MC1_CMISEL1_S3 NONE 26 1 0 0 0 0 0 6 6 3
A
*
B
*
~
C

A
B
*
C
~
*

A PORTS(SLICE3.LUTF1,MI)
B PROPERTY(SLICE3.CMIMUX1,MI)
C PROPERTY(SLICE3.LSFXMUX1,FUNC7)

MC1_FX1MUXRIP_N_S3 NONE 26 2 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE3.LSFXMUX1,FUNC7)
B PORTS(SLICE3.LUTF1,MI)
C PROPERTY(SLICE3.CMIMUX1,MI)
D PROPERTY(SLICE3.LSFXMUX1,LUTG)

MC1_FX1MUXLUT4G_S3 NONE 26 3 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE3.LSFXMUX1,FUNC7)
B PORTS(SLICE3.LUTF1,MI)
C PROPERTY(SLICE3.CMIMUX1,MI)
D PROPERTY(SLICE3.LSFXMUX1,SUM)

MC1_FFMODE_S3 NONE 26 4 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.DFFMODE,LATCH)

MC1_SYNCMODE_S3 NONE 26 5 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.SRMODE,SYNC)

MC1_RIPMODE1_S3 NONE 26 6 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE3.MODE,RIPPLE)
B PROPERTY(SLICE3.INJECT1,YES)

MC1_TESTSH_S3 NONE 26 7 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.TESTMODE,SHIFT)

MC1_DESEL1_S3 NONE 26 8 0 0 0 0 0 10 8 4
(
A
*
B
*
~
C
)
+
D

A
B
*
C
~
*
D
+

A PORTS(SLICE3.LUTG1,E)
B PROPERTY(SLICE3.DEMUX1,E)
C PROPERTY(SLICE3.LSFMUX1,FUNC5)
D PROPERTY(SLICE3.MODE,RIPPLE)

MC1_DISGSR_S3 NONE 26 9 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.GSR,DISABLE)

MC1_FFMODE_S1 NONE 26 10 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.DFFMODE,LATCH)

MC1_CMISEL0_S3 NONE 26 11 0 0 0 0 0 6 6 3
A
*
B
*
~
C

A
B
*
C
~
*

A PORTS(SLICE3.LUTF0,MI)
B PROPERTY(SLICE3.CMIMUX0,MI)
C PROPERTY(SLICE3.LSFXMUX0,FUNC6)

MC1_FX0MUXLUT4G_S3 NONE 26 12 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE3.LSFXMUX0,FUNC6)
B PORTS(SLICE3.LUTF0,MI)
C PROPERTY(SLICE3.CMIMUX0,MI)
D PROPERTY(SLICE3.LSFXMUX0,SUM)

MC1_FX0MUXRIP_N_S3 NONE 26 13 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE3.LSFXMUX0,FUNC6)
B PORTS(SLICE3.LUTF0,MI)
C PROPERTY(SLICE3.CMIMUX0,MI)
D PROPERTY(SLICE3.LSFXMUX0,LUTG)

MC1_RIPMODE0_S3 NONE 26 14 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE3.MODE,RIPPLE)
B PROPERTY(SLICE3.INJECT0,YES)

MC1_CLK_1 NONE 26 15 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.CLKMUX,INV)

MC1_CLK_3 NONE 26 16 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.CLKMUX,INV)

MC1_DESEL0_S3 NONE 26 17 0 0 0 0 0 10 8 4
(
A
*
B
*
~
C
)
+
D

A
B
*
C
~
*
D
+

A PORTS(SLICE3.LUTG0,E)
B PROPERTY(SLICE3.DEMUX0,E)
C PROPERTY(SLICE3.LSFMUX0,FUNC5)
D PROPERTY(SLICE3.MODE,RIPPLE)

MC1_CLK_2 NONE 26 18 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.CLKMUX,INV)

MC1_CLK_0 NONE 26 19 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.CLKMUX,INV)

MC1_CMISEL1_S2 NONE 26 20 0 0 0 0 0 6 6 3
A
*
B
*
~
C

A
B
*
C
~
*

A PORTS(SLICE2.LUTF1,MI)
B PROPERTY(SLICE2.CMIMUX1,MI)
C PROPERTY(SLICE2.LSFXMUX1,FUNC7)

MC1_FX1MUXRIP_N_S2 NONE 26 21 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE2.LSFXMUX1,FUNC7)
B PORTS(SLICE2.LUTF1,MI)
C PROPERTY(SLICE2.CMIMUX1,MI)
D PROPERTY(SLICE2.LSFXMUX1,LUTG)

MC1_FX1MUXLUT4G_S2 NONE 26 22 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE2.LSFXMUX1,FUNC7)
B PORTS(SLICE2.LUTF1,MI)
C PROPERTY(SLICE2.CMIMUX1,MI)
D PROPERTY(SLICE2.LSFXMUX1,SUM)

MC1_TESTSH_S1 NONE 26 23 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.TESTMODE,SHIFT)

MC1_SYNCMODE_S1 NONE 26 24 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.SRMODE,SYNC)

MC1_RIPMODE1_S2 NONE 26 25 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE2.MODE,RIPPLE)
B PROPERTY(SLICE2.INJECT1,YES)

MC1_DESEL1_S2 NONE 26 26 0 0 0 0 0 10 8 4
(
A
*
B
*
~
C
)
+
D

A
B
*
C
~
*
D
+

A PORTS(SLICE2.LUTG1,E)
B PROPERTY(SLICE2.DEMUX1,E)
C PROPERTY(SLICE2.LSFMUX1,FUNC5)
D PROPERTY(SLICE2.MODE,RIPPLE)

MC1_F0MUXLUT5_S3 NONE 26 27 0 0 0 0 0 7 7 3
A
*
~
B
*
~
C

A
B
~
*
C
~
*

A PROPERTY(SLICE3.LSFMUX0,FUNC5)
B PORTS(SLICE3.LUTG0,E)
C PROPERTY(SLICE3.DEMUX0,E)

MC1_DISGSR_S1 NONE 26 28 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.GSR,DISABLE)

MC1_FFMODE_S2 NONE 26 29 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.DFFMODE,LATCH)

MC1_CMISEL0_S2 NONE 26 30 0 0 0 0 0 6 6 3
A
*
B
*
~
C

A
B
*
C
~
*

A PORTS(SLICE2.LUTF0,MI)
B PROPERTY(SLICE2.CMIMUX0,MI)
C PROPERTY(SLICE2.LSFXMUX0,FUNC6)

MC1_FX0MUXLUT4G_S2 NONE 26 31 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE2.LSFXMUX0,FUNC6)
B PORTS(SLICE2.LUTF0,MI)
C PROPERTY(SLICE2.CMIMUX0,MI)
D PROPERTY(SLICE2.LSFXMUX0,SUM)

MC1_FX0MUXRIP_N_S2 NONE 26 32 0 0 0 0 0 11 9 4
(
A
*
~
B
*
~
C
)
+
D

A
B
~
*
C
~
*
D
+

A PROPERTY(SLICE2.LSFXMUX0,FUNC6)
B PORTS(SLICE2.LUTF0,MI)
C PROPERTY(SLICE2.CMIMUX0,MI)
D PROPERTY(SLICE2.LSFXMUX0,LUTG)

MC1_F0MUXLUT5_S2 NONE 26 33 0 0 0 0 0 7 7 3
A
*
~
B
*
~
C

A
B
~
*
C
~
*

A PROPERTY(SLICE2.LSFMUX0,FUNC5)
B PORTS(SLICE2.LUTG0,E)
C PROPERTY(SLICE2.DEMUX0,E)

MC1_RIPMODE0_S2 NONE 26 34 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE2.MODE,RIPPLE)
B PROPERTY(SLICE2.INJECT0,YES)

MC1_F1MUXLUT5_S2 NONE 26 35 0 0 0 0 0 7 7 3
A
*
~
B
*
~
C

A
B
~
*
C
~
*

A PROPERTY(SLICE2.LSFMUX1,FUNC5)
B PORTS(SLICE2.LUTG1,E)
C PROPERTY(SLICE2.DEMUX1,E)

MC1_DESEL0_S2 NONE 26 36 0 0 0 0 0 10 8 4
(
A
*
B
*
~
C
)
+
D

A
B
*
C
~
*
D
+

A PORTS(SLICE2.LUTG0,E)
B PROPERTY(SLICE2.DEMUX0,E)
C PROPERTY(SLICE2.LSFMUX0,FUNC5)
D PROPERTY(SLICE2.MODE,RIPPLE)

MC1_DISRAM NONE 26 37 0 0 0 0 0 5 5 3
A
+
B
+
C

A
B
+
C
+

A PROPERTY(SLICE0.MODE,DPRAM)
B PROPERTY(SLICE1.MODE,DPRAM)
C PROPERTY(SLICE2.MODE,RAMW)

MC1_FXMUXON_S1 NONE 26 38 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.MSFXMUX,ON)

MC1_SYNCMODE_S2 NONE 26 39 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.SRMODE,SYNC)

MC1_TESTSH_S2 NONE 26 40 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.TESTMODE,SHIFT)

MC1_RIPMODE1_S1 NONE 26 41 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE1.MODE,RIPPLE)
B PROPERTY(SLICE1.INJECT1,YES)

MC1_RIPMODE0_S1 NONE 26 42 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE1.MODE,RIPPLE)
B PROPERTY(SLICE1.INJECT0,YES)

MC1_DISGSR_S2 NONE 26 43 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.GSR,DISABLE)

MC1_FFMODE_S0 NONE 26 44 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.DFFMODE,LATCH)

MC1_SYNCMODE_S0 NONE 26 45 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.SRMODE,SYNC)

MC1_FXMUXON_S0 NONE 26 46 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.MSFXMUX,ON)

MC1_TESTSH_S0 NONE 26 47 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.TESTMODE,SHIFT)

MC1_RIPMODE1_S0 NONE 26 48 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE0.MODE,RIPPLE)
B PROPERTY(SLICE0.INJECT1,YES)

MC1_RIPMODE0_S0 NONE 26 49 0 0 0 0 0 4 4 2
A
*
~
B

A
B
~
*

A PROPERTY(SLICE0.MODE,RIPPLE)
B PROPERTY(SLICE0.INJECT0,YES)

MC1_DISGSR_S0 NONE 26 50 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.GSR,DISABLE)

NET888 NONE 26 51 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET895 NONE 26 52 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

NET902 NONE 26 53 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

LUTF1_S3_15 NONE 27 0 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,15)

LUTF1_S3_11 NONE 27 1 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,11)

LUTF1_S3_9 NONE 27 2 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,9)

LUTF1_S3_5 NONE 27 3 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,5)

LUTF1_S3_3 NONE 27 4 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,3)

LUTG1_S3_12 NONE 27 5 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,12)

LUTG1_S3_11 NONE 27 6 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,11)

LUTG1_S3_4 NONE 27 7 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,4)

LUTG1_S3_3 NONE 27 8 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,3)

LUTG1_S3_0 NONE 27 9 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,0)

LUTF0_S3_15 NONE 27 10 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,15)

LUTF0_S3_8 NONE 27 11 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,8)

LUTF0_S3_7 NONE 27 12 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,7)

LUTF0_S3_0 NONE 27 13 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,0)

LUTG0_S3_15 NONE 27 14 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,15)

LUTG0_S3_10 NONE 27 15 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,10)

LUTG0_S3_9 NONE 27 16 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,9)

LUTG0_S3_5 NONE 27 17 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,5)

LUTG0_S3_3 NONE 27 18 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,3)

LUTF1_S2_12 NONE 27 19 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,12)

LUTF1_S2_10 NONE 27 20 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,10)

LUTF1_S2_6 NONE 27 21 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,6)

LUTF1_S2_4 NONE 27 22 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,4)

LUTF1_S2_0 NONE 27 23 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,0)

LUTG1_S2_15 NONE 27 24 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,15)

LUTG1_S2_8 NONE 27 25 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,8)

LUTG1_S2_7 NONE 27 26 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,7)

LUTG1_S2_0 NONE 27 27 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,0)

MC1_SR1_S0 NONE 27 28 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG1_REGSET,RESET)

LUTF0_S2_12 NONE 27 29 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,12)

LUTF0_S2_11 NONE 27 30 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,11)

LUTF0_S2_4 NONE 27 31 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,4)

LUTF0_S2_3 NONE 27 32 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,3)

LUTG0_S2_14 NONE 27 33 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,14)

LUTG0_S2_13 NONE 27 34 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,13)

LUTG0_S2_6 NONE 27 35 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,6)

LUTG0_S2_4 NONE 27 36 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,4)

DISRAMSED_0 NONE 27 37 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

LUT1_S1_15 NONE 27 38 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,15)

LUT1_S1_13 NONE 27 39 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,13)

LUT1_S1_11 NONE 27 40 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,11)

LUT1_S1_9 NONE 27 41 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,9)

LUT1_S1_7 NONE 27 42 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,7)

LUT1_S1_5 NONE 27 43 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,5)

LUT1_S1_3 NONE 27 44 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,3)

LUT1_S1_1 NONE 27 45 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,1)

LUT0_S1_15 NONE 27 46 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,15)

LUT0_S1_13 NONE 27 47 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,13)

LUT0_S1_11 NONE 27 48 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,11)

LUT0_S1_9 NONE 27 49 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,9)

LUT0_S1_7 NONE 27 50 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,7)

LUT0_S1_5 NONE 27 51 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,5)

LUT0_S1_3 NONE 27 52 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,3)

LUT0_S1_1 NONE 27 53 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,1)

LUTF1_S3_14 NONE 28 0 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,14)

LUTF1_S3_10 NONE 28 1 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,10)

LUTF1_S3_8 NONE 28 2 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,8)

LUTF1_S3_4 NONE 28 3 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,4)

LUTF1_S3_2 NONE 28 4 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,2)

LUTG1_S3_13 NONE 28 5 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,13)

LUTG1_S3_10 NONE 28 6 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,10)

LUTG1_S3_5 NONE 28 7 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,5)

LUTG1_S3_2 NONE 28 8 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,2)

LUTG1_S3_1 NONE 28 9 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,1)

LUTF0_S3_14 NONE 28 10 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,14)

LUTF0_S3_9 NONE 28 11 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,9)

LUTF0_S3_6 NONE 28 12 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,6)

LUTF0_S3_1 NONE 28 13 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,1)

LUTG0_S3_14 NONE 28 14 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,14)

LUTG0_S3_11 NONE 28 15 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,11)

LUTG0_S3_8 NONE 28 16 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,8)

LUTG0_S3_4 NONE 28 17 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,4)

LUTG0_S3_2 NONE 28 18 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,2)

LUTF1_S2_13 NONE 28 19 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,13)

LUTF1_S2_11 NONE 28 20 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,11)

LUTF1_S2_7 NONE 28 21 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,7)

LUTF1_S2_5 NONE 28 22 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,5)

LUTF1_S2_1 NONE 28 23 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,1)

LUTG1_S2_14 NONE 28 24 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,14)

LUTG1_S2_9 NONE 28 25 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,9)

LUTG1_S2_6 NONE 28 26 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,6)

LUTG1_S2_1 NONE 28 27 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,1)

MC1_SR0_S0 NONE 28 28 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE0.REG0_REGSET,RESET)

LUTF0_S2_13 NONE 28 29 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,13)

LUTF0_S2_10 NONE 28 30 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,10)

LUTF0_S2_5 NONE 28 31 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,5)

LUTF0_S2_2 NONE 28 32 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,2)

LUTG0_S2_15 NONE 28 33 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,15)

LUTG0_S2_12 NONE 28 34 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,12)

LUTG0_S2_7 NONE 28 35 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,7)

LUTG0_S2_5 NONE 28 36 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,5)

DISRAMSED_1 NONE 28 37 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

LUT1_S1_14 NONE 28 38 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,14)

LUT1_S1_12 NONE 28 39 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,12)

LUT1_S1_10 NONE 28 40 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,10)

LUT1_S1_8 NONE 28 41 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,8)

LUT1_S1_6 NONE 28 42 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,6)

LUT1_S1_4 NONE 28 43 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,4)

LUT1_S1_2 NONE 28 44 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,2)

LUT1_S1_0 NONE 28 45 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT1,0)

LUT0_S1_14 NONE 28 46 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,14)

LUT0_S1_12 NONE 28 47 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,12)

LUT0_S1_10 NONE 28 48 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,10)

LUT0_S1_8 NONE 28 49 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,8)

LUT0_S1_6 NONE 28 50 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,6)

LUT0_S1_4 NONE 28 51 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,4)

LUT0_S1_2 NONE 28 52 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,2)

LUT0_S1_0 NONE 28 53 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE1,LUT0,0)

MC1_FX0_S3 NONE 29 0 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.REG0_SD,FX)

LUTF1_S3_13 NONE 29 1 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,13)

LUTF1_S3_7 NONE 29 2 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,7)

MC1_SR1_S3 NONE 29 3 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.REG1_REGSET,RESET)

LUTF1_S3_1 NONE 29 4 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,1)

LUTG1_S3_14 NONE 29 5 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,14)

LUTG1_S3_9 NONE 29 6 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,9)

LUTG1_S3_6 NONE 29 7 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,6)

MC1_FX1_S3 NONE 29 8 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.REG1_SD,FX)

MC1_SR1_S1 NONE 29 9 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.REG1_REGSET,RESET)

LUTF0_S3_13 NONE 29 10 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,13)

LUTF0_S3_10 NONE 29 11 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,10)

LUTF0_S3_5 NONE 29 12 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,5)

LUTF0_S3_2 NONE 29 13 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,2)

MC1_FX0_S1 NONE 29 14 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.REG0_SD,FX)

LUTG0_S3_12 NONE 29 15 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,12)

LUTG0_S3_7 NONE 29 16 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,7)

MC1_DI1_S1 NONE 29 17 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.REG1_SD,F)

LUTG0_S3_1 NONE 29 18 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,1)

LUTF1_S2_14 NONE 29 19 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,14)

MC1_FX0_S2 NONE 29 20 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.REG0_SD,FX)

LUTF1_S2_8 NONE 29 21 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,8)

MC1_SR1_S2 NONE 29 22 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.REG1_REGSET,RESET)

LUTF1_S2_2 NONE 29 23 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,2)

LUTG1_S2_13 NONE 29 24 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,13)

LUTG1_S2_10 NONE 29 25 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,10)

LUTG1_S2_5 NONE 29 26 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,5)

LUTG1_S2_2 NONE 29 27 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,2)

MC1_DI1_S2 NONE 29 28 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.REG1_SD,F)

LUTF0_S2_14 NONE 29 29 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,14)

LUTF0_S2_9 NONE 29 30 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,9)

LUTF0_S2_6 NONE 29 31 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,6)

LUTF0_S2_1 NONE 29 32 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,1)

LUTG0_S2_1 NONE 29 33 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,1)

LUTG0_S2_11 NONE 29 34 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,11)

LUTG0_S2_8 NONE 29 35 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,8)

LUTG0_S2_3 NONE 29 36 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,3)

DISRAMSED_2 NONE 29 37 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

LUT1_S0_14 NONE 29 38 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,14)

LUT1_S0_12 NONE 29 39 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,12)

LUT1_S0_10 NONE 29 40 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,10)

LUT1_S0_8 NONE 29 41 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,8)

LUT1_S0_6 NONE 29 42 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,6)

LUT1_S0_4 NONE 29 43 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,4)

LUT1_S0_2 NONE 29 44 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,2)

LUT1_S0_0 NONE 29 45 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,0)

LUT0_S0_14 NONE 29 46 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,14)

LUT0_S0_12 NONE 29 47 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,12)

LUT0_S0_10 NONE 29 48 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,10)

LUT0_S0_8 NONE 29 49 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,8)

LUT0_S0_6 NONE 29 50 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,6)

LUT0_S0_4 NONE 29 51 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,4)

LUT0_S0_2 NONE 29 52 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,2)

LUT0_S0_0 NONE 29 53 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,0)

MC1_SR0_S3 NONE 30 0 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.REG0_REGSET,RESET)

LUTF1_S3_12 NONE 30 1 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,12)

LUTF1_S3_6 NONE 30 2 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,6)

MC1_DI0_S3 NONE 30 3 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.REG0_SD,F)

LUTF1_S3_0 NONE 30 4 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF1,0)

LUTG1_S3_15 NONE 30 5 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,15)

LUTG1_S3_8 NONE 30 6 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,8)

LUTG1_S3_7 NONE 30 7 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG1,7)

MC1_DI1_S3 NONE 30 8 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE3.REG1_SD,F)

MC1_SR0_S1 NONE 30 9 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.REG0_REGSET,RESET)

LUTF0_S3_12 NONE 30 10 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,12)

LUTF0_S3_11 NONE 30 11 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,11)

LUTF0_S3_4 NONE 30 12 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,4)

LUTF0_S3_3 NONE 30 13 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTF0,3)

MC1_DI0_S1 NONE 30 14 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.REG0_SD,F)

LUTG0_S3_13 NONE 30 15 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,13)

LUTG0_S3_6 NONE 30 16 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,6)

MC1_FX1_S1 NONE 30 17 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE1.REG1_SD,FX)

LUTG0_S3_0 NONE 30 18 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE3,LUTG0,0)

LUTF1_S2_15 NONE 30 19 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,15)

MC1_DI0_S2 NONE 30 20 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.REG0_SD,F)

LUTF1_S2_9 NONE 30 21 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,9)

MC1_SR0_S2 NONE 30 22 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.REG0_REGSET,RESET)

LUTF1_S2_3 NONE 30 23 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF1,3)

LUTG1_S2_12 NONE 30 24 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,12)

LUTG1_S2_11 NONE 30 25 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,11)

LUTG1_S2_4 NONE 30 26 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,4)

LUTG1_S2_3 NONE 30 27 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG1,3)

MC1_FX1_S2 NONE 30 28 0 0 0 0 0 1 1 1
A

A

A PROPERTY(SLICE2.REG1_SD,FX)

LUTF0_S2_15 NONE 30 29 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,15)

LUTF0_S2_8 NONE 30 30 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,8)

LUTF0_S2_7 NONE 30 31 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,7)

LUTF0_S2_0 NONE 30 32 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTF0,0)

LUTG0_S2_0 NONE 30 33 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,0)

LUTG0_S2_10 NONE 30 34 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,10)

LUTG0_S2_9 NONE 30 35 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,9)

LUTG0_S2_2 NONE 30 36 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE2,LUTG0,2)

DISRAMSED_3 NONE 30 37 0 0 0 0 0 1 1 1
FALSE

FALSE

A FALSE

LUT1_S0_15 NONE 30 38 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,15)

LUT1_S0_13 NONE 30 39 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,13)

LUT1_S0_11 NONE 30 40 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,11)

LUT1_S0_9 NONE 30 41 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,9)

LUT1_S0_7 NONE 30 42 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,7)

LUT1_S0_5 NONE 30 43 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,5)

LUT1_S0_3 NONE 30 44 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,3)

LUT1_S0_1 NONE 30 45 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT1,1)

LUT0_S0_15 NONE 30 46 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,15)

LUT0_S0_13 NONE 30 47 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,13)

LUT0_S0_11 NONE 30 48 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,11)

LUT0_S0_9 NONE 30 49 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,9)

LUT0_S0_7 NONE 30 50 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,7)

LUT0_S0_5 NONE 30 51 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,5)

LUT0_S0_3 NONE 30 52 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,3)

LUT0_S0_1 NONE 30 53 0 0 0 0 0 1 1 1
A

A

A MEMORY(SLICE0,LUT0,1)


pll0 0 0 247
MC1_PIO2PLL_3 PIB 26 1 16 0 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_3)

MC1_PIO2PLL_2 PIB 26 2 16 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_2)
B ARCVAL(FBCLK,PIO2PLL_2)

MC1_PIO2PLL_1 PIB 26 6 16 0 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_1)

MC1_PIO2PLL_0 PIB 26 43 16 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_0)
B ARCVAL(FBCLK,PIO2PLL_0)

MC1_PIO2PLL_7 MISCS_MIC_IO_LR_CORNER_UL 1 26 0 18 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_7)

MC1_PIO2PLL_6 MISCS_MIC_IO_LR_CORNER_UL 1 24 0 18 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_6)
B ARCVAL(FBCLK,PIO2PLL_6)

MC1_PIO2PLL_5 MISCS_MIC_IO_LR_CORNER_UL 1 29 0 18 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_5)

MC1_PIO2PLL_4 MISCS_MIC_IO_LR_CORNER_UL 1 27 0 18 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_4)
B ARCVAL(FBCLK,PIO2PLL_4)

MC1_DELC1_5 PIB 26 1 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,5)

MC1_DELC1_6 PIB 26 2 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,6)

MC1_DIVC1_6 PIB 26 3 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,6)

MC1_CLKC1_TRIM_3 PIB 26 4 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_POL,RISING)

MC1_CLKC1_TRIM_2 PIB 26 5 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_DELAY,4)

MC1_CLKC1_TRIM_1 PIB 26 6 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_DELAY,2)

MC1_CLKC1_TRIM_0 PIB 26 7 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_DELAY,1)

MC1_DIVC0_OUTMUX PIB 26 8 0 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C0,DISABLE)
B PROPERTY(PLL.ODIV_MUXC0,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC0_PLL)

MC1_DIVC1_OUTMUX PIB 26 9 0 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C1,DISABLE)
B PROPERTY(PLL.ODIV_MUXC1,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC1_PLL)

MC1_RESERVED_7 PIB 26 10 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_8 PIB 26 11 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_9 PIB 26 12 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_10 PIB 26 13 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_11 PIB 26 14 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_FBK_DIV_5 PIB 26 15 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,5)

MC1_FBK_DIV_6 PIB 26 16 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,6)

MC1_REF_DIV_0 PIB 26 17 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,0)

MC1_REF_DIV_2 PIB 26 18 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,2)

MC1_REF_DIV_1 PIB 26 19 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,1)

MC1_REF_DIV_4 PIB 26 22 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,4)

MC1_REF_DIV_3 PIB 26 23 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,3)

MC1_REF_DIV_6 PIB 26 27 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,6)

MC1_REF_DIV_5 PIB 26 28 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,5)

MC1_DIRECTION PIB 26 29 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DYN_SEL_1 PIB 26 30 0 0 0 1 0 10 8 4
A
*
(
~
B
+
C
*
D
)

A
B
~
C
D
*
+
*

A COMP(PLL)
B PROPERTY(PLL.DPHASE_SOURCE,FUSE)
C PROPERTY(PLL.DPHASE_SOURCE,FUSE)
D SELECTOR(PLL,DYN_SEL,1)

MC1_DYN_SOURCE PIB 26 33 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)

MC1_DYN_SEL_0 PIB 26 34 0 0 0 1 0 10 8 4
A
*
(
~
B
+
C
*
D
)

A
B
~
C
D
*
+
*

A COMP(PLL)
B PROPERTY(PLL.DPHASE_SOURCE,FUSE)
C PROPERTY(PLL.DPHASE_SOURCE,FUSE)
D SELECTOR(PLL,DYN_SEL,0)

MC1_DIVC1_PREMUX_1 PIB 26 36 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC1,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC1,REFCLK)

MC1_DIVC1_PREMUX_0 PIB 26 38 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC1,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC1,REFCLK)

MC1_DELC1_4 PIB 26 39 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,4)

MC1_FBK_DIV_2 PIB 26 42 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,2)

MC1_FBK_DIV_1 PIB 26 43 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,1)

MC1_FBK_DIV_0 PIB 26 45 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,0)

MC1_DIVC1_4 PIB 26 47 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,4)

MC1_DIVC1_5 PIB 26 48 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,5)

MC1_FBK_DIV_4 PIB 26 51 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,4)

MC1_FBK_DIV_3 PIB 26 52 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,3)

MC1_GMCSEL_3 MISCS_MIC_IO_L 1 75 0 2 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(PLL.GMC_TEST,8)
B PROPERTY(PLL.GMC_TEST,9)
C PROPERTY(PLL.GMC_TEST,10)
D PROPERTY(PLL.GMC_TEST,11)
E PROPERTY(PLL.GMC_TEST,12)
F PROPERTY(PLL.GMC_TEST,13)
G PROPERTY(PLL.GMC_TEST,14)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GMCSEL_2 MISCS_MIC_IO_L 1 74 0 2 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(PLL.GMC_TEST,4)
B PROPERTY(PLL.GMC_TEST,5)
C PROPERTY(PLL.GMC_TEST,6)
D PROPERTY(PLL.GMC_TEST,7)
E PROPERTY(PLL.GMC_TEST,12)
F PROPERTY(PLL.GMC_TEST,13)
G PROPERTY(PLL.GMC_TEST,14)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GMCSEL_1 MISCS_MIC_IO_L 1 77 0 2 0 1 0 16 16 8
(
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(

A PROPERTY(PLL.GMC_TEST,2)
B PROPERTY(PLL.GMC_TEST,3)
C PROPERTY(PLL.GMC_TEST,6)
D PROPERTY(PLL.GMC_TEST,7)
E PROPERTY(PLL.GMC_TEST,10)
F PROPERTY(PLL.GMC_TEST,11)
G PROPERTY(PLL.GMC_TEST,14)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GMCSEL_0 MISCS_MIC_IO_L 1 76 0 2 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(PLL.GMC_TEST,1)
B PROPERTY(PLL.GMC_TEST,3)
C PROPERTY(PLL.GMC_TEST,5)
D PROPERTY(PLL.GMC_TEST,7)
E PROPERTY(PLL.GMC_TEST,9)
F PROPERTY(PLL.GMC_TEST,11)
G PROPERTY(PLL.GMC_TEST,13)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GPROG_2 MISCS_MIC_IO_L 1 79 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.GMC_GAIN,4)
B PROPERTY(PLL.GMC_GAIN,5)
C PROPERTY(PLL.GMC_GAIN,6)
D PROPERTY(PLL.GMC_GAIN,7)

MC1_GPROG_1 MISCS_MIC_IO_L 1 78 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.GMC_GAIN,2)
B PROPERTY(PLL.GMC_GAIN,3)
C PROPERTY(PLL.GMC_GAIN,6)
D PROPERTY(PLL.GMC_GAIN,7)

MC1_GPROG_0 MISCS_MIC_IO_L 1 81 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.GMC_GAIN,1)
B PROPERTY(PLL.GMC_GAIN,3)
C PROPERTY(PLL.GMC_GAIN,5)
D PROPERTY(PLL.GMC_GAIN,7)

MC1_GMCREF_SEL_1 MISCS_MIC_IO_L 1 83 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.MFG_GMCREF_SEL,2)
B PROPERTY(PLL.MFG_GMCREF_SEL,3)

MC1_GMCREF_SEL_0 MISCS_MIC_IO_L 1 80 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.MFG_GMCREF_SEL,1)
B PROPERTY(PLL.MFG_GMCREF_SEL,3)

MC1_GMC_PRESET MISCS_MIC_IO_L 1 85 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_GMC_PRESET,1)

MC1_GMC_RESET MISCS_MIC_IO_L 1 82 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_GMC_RESET,1)

MC1_PHIC4_0 MISCS_MIC_IO_L 1 87 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC4_FPHASE,1)
B PROPERTY(PLL.CLKC4_FPHASE,3)
C PROPERTY(PLL.CLKC4_FPHASE,5)
D PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_PHIC4_1 MISCS_MIC_IO_L 1 84 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC4_FPHASE,2)
B PROPERTY(PLL.CLKC4_FPHASE,3)
C PROPERTY(PLL.CLKC4_FPHASE,6)
D PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_PHIC4_2 MISCS_MIC_IO_L 1 89 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC4_FPHASE,4)
B PROPERTY(PLL.CLKC4_FPHASE,5)
C PROPERTY(PLL.CLKC4_FPHASE,6)
D PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_PHIC3_2 MISCS_MIC_IO_L 1 86 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC3_FPHASE,4)
B PROPERTY(PLL.CLKC3_FPHASE,5)
C PROPERTY(PLL.CLKC3_FPHASE,6)
D PROPERTY(PLL.CLKC3_FPHASE,7)

MC1_PHIC3_1 MISCS_MIC_IO_L 1 91 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC3_FPHASE,2)
B PROPERTY(PLL.CLKC3_FPHASE,3)
C PROPERTY(PLL.CLKC3_FPHASE,6)
D PROPERTY(PLL.CLKC3_FPHASE,7)

MC1_PHIC3_0 MISCS_MIC_IO_L 1 88 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC3_FPHASE,1)
B PROPERTY(PLL.CLKC3_FPHASE,3)
C PROPERTY(PLL.CLKC3_FPHASE,5)
D PROPERTY(PLL.CLKC3_FPHASE,7)

MC1_PHIC2_0 MISCS_MIC_IO_L 1 93 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC2_FPHASE,1)
B PROPERTY(PLL.CLKC2_FPHASE,3)
C PROPERTY(PLL.CLKC2_FPHASE,5)
D PROPERTY(PLL.CLKC2_FPHASE,7)

MC1_PHIC2_1 MISCS_MIC_IO_L 1 90 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC2_FPHASE,2)
B PROPERTY(PLL.CLKC2_FPHASE,3)
C PROPERTY(PLL.CLKC2_FPHASE,6)
D PROPERTY(PLL.CLKC2_FPHASE,7)

MC1_PHIC2_2 MISCS_MIC_IO_L 1 95 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC2_FPHASE,4)
B PROPERTY(PLL.CLKC2_FPHASE,5)
C PROPERTY(PLL.CLKC2_FPHASE,6)
D PROPERTY(PLL.CLKC2_FPHASE,7)

MC1_PHIC1_2 MISCS_MIC_IO_L 1 92 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC1_FPHASE,4)
B PROPERTY(PLL.CLKC1_FPHASE,5)
C PROPERTY(PLL.CLKC1_FPHASE,6)
D PROPERTY(PLL.CLKC1_FPHASE,7)

MC1_PHIC1_1 MISCS_MIC_IO_L 1 97 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC1_FPHASE,2)
B PROPERTY(PLL.CLKC1_FPHASE,3)
C PROPERTY(PLL.CLKC1_FPHASE,6)
D PROPERTY(PLL.CLKC1_FPHASE,7)

MC1_PHIC1_0 MISCS_MIC_IO_L 1 94 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC1_FPHASE,1)
B PROPERTY(PLL.CLKC1_FPHASE,3)
C PROPERTY(PLL.CLKC1_FPHASE,5)
D PROPERTY(PLL.CLKC1_FPHASE,7)

MC1_PHIC0_0 MISCS_MIC_IO_L 1 99 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC0_FPHASE,1)
B PROPERTY(PLL.CLKC0_FPHASE,3)
C PROPERTY(PLL.CLKC0_FPHASE,5)
D PROPERTY(PLL.CLKC0_FPHASE,7)

MC1_PHIC0_1 MISCS_MIC_IO_L 1 96 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC0_FPHASE,2)
B PROPERTY(PLL.CLKC0_FPHASE,3)
C PROPERTY(PLL.CLKC0_FPHASE,6)
D PROPERTY(PLL.CLKC0_FPHASE,7)

MC1_PHIC0_2 MISCS_MIC_IO_L 1 101 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC0_FPHASE,4)
B PROPERTY(PLL.CLKC0_FPHASE,5)
C PROPERTY(PLL.CLKC0_FPHASE,6)
D PROPERTY(PLL.CLKC0_FPHASE,7)

MC1_KPROG_0 MISCS_MIC_IO_L 1 98 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.KVCO,1)
B PROPERTY(PLL.KVCO,3)
C PROPERTY(PLL.KVCO,5)
D PROPERTY(PLL.KVCO,7)

MC1_KPROG_1 MISCS_MIC_IO_L 1 103 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.KVCO,2)
B PROPERTY(PLL.KVCO,3)
C PROPERTY(PLL.KVCO,6)
D PROPERTY(PLL.KVCO,7)

MC1_DPROG_1 MISCS_MIC_IO_L 1 100 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.LPF_CAPACITOR,2)
B PROPERTY(PLL.LPF_CAPACITOR,3)

MC1_FORCE_VFILTER MISCS_MIC_IO_L 1 105 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_FORCE_VFILTER,1)

MC1_LF_RESGRND MISCS_MIC_IO_L 1 102 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_LF_RESGRND,1)

MC1_EN_FILTEROPAMP MISCS_MIC_IO_L 1 107 0 2 0 1 0 4 4 2
A
*
~
B

A
B
~
*

A COMP(PLL)
B PROPERTY(PLL.MFG_EN_FILTEROPAMP,DISABLE)

MC1_LF_PRESET MISCS_MIC_IO_L 1 104 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_LF_PRESET,1)

MC1_IPROG_0 MISCS_MIC_IO_L 1 109 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,0)

MC1_IPROG_1 MISCS_MIC_IO_L 1 106 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,1)

MC1_IPROG_2 MISCS_MIC_IO_L 1 111 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,2)

MC1_IPROG_3 MISCS_MIC_IO_L 1 108 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,3)

MC1_IPROG_4 MISCS_MIC_IO_L 1 113 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,4)

MC1_RPROG_0 MISCS_MIC_IO_L 1 110 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,0)

MC1_RPROG_1 MISCS_MIC_IO_L 1 115 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,1)

MC1_RPROG_2 MISCS_MIC_IO_L 1 112 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,2)

MC1_RPROG_3 MISCS_MIC_IO_L 1 117 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,3)

MC1_RPROG_4 MISCS_MIC_IO_L 1 114 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,4)

MC1_RPROG_5 MISCS_MIC_IO_L 1 119 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,5)

MC1_RPROG_6 MISCS_MIC_IO_L 1 116 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,6)

MC1_FLOAT_ICP MISCS_MIC_IO_L 1 121 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_FLOAT_ICP,1)

MC1_TEST_ICP MISCS_MIC_IO_L 1 118 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_ICP_TEST,1)

MC1_EN_UP MISCS_MIC_IO_L 1 123 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_EN_UP,1)

MC1_CLKC0_TRIM_0 MISCS_MIC_IO_L 1 120 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_DELAY,1)

MC1_CLKC0_TRIM_1 MISCS_MIC_IO_L 1 125 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_DELAY,2)

MC1_CLKC0_TRIM_2 MISCS_MIC_IO_L 1 122 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_DELAY,4)

MC1_CLKC0_TRIM_3 MISCS_MIC_IO_L 1 127 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_POL,RISING)

MC1_DIVC0_6 MISCS_MIC_IO_L 1 124 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,6)

MC1_DELC0_6 MISCS_MIC_IO_L 1 129 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,6)

MC1_DELC0_5 MISCS_MIC_IO_L 1 126 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,5)

MC1_DIVC0_5 MISCS_MIC_IO_L 1 131 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,5)

MC1_DIVC0_4 MISCS_MIC_IO_L 1 133 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,4)

MC1_DELC0_4 MISCS_MIC_IO_L 1 128 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,4)

MC1_DIVC0_PREMUX_0 MISCS_MIC_IO_L 1 130 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC0,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC0,REFCLK)

MC1_DIVC0_PREMUX_1 MISCS_MIC_IO_L 1 135 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC0,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC0,REFCLK)

MC1_DELC0_1 MISCS_MIC_IO_L 1 132 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,1)

MC1_DIVC0_1 MISCS_MIC_IO_L 1 137 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,1)

MC1_DELC0_3 MISCS_MIC_IO_L 1 134 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,3)

MC1_DIVC0_3 MISCS_MIC_IO_L 1 139 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,3)

MC1_DIVC0_2 MISCS_MIC_IO_L 1 136 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,2)

MC1_DELC0_2 MISCS_MIC_IO_L 1 141 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,2)

MC1_DIVC0_0 MISCS_MIC_IO_L 1 138 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,0)

MC1_DELC0_0 MISCS_MIC_IO_L 1 143 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,0)

MC1_DIVC1_0 MISCS_MIC_IO_L 1 140 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,0)

MC1_DELC1_0 MISCS_MIC_IO_L 1 145 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,0)

MC1_DIVC1_1 MISCS_MIC_IO_L 1 142 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,1)

MC1_DELC1_1 MISCS_MIC_IO_L 1 147 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,1)

MC1_DELC1_2 MISCS_MIC_IO_L 1 144 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,2)

MC1_DIVC1_2 MISCS_MIC_IO_L 1 149 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,2)

MC1_DIVC1_3 MISCS_MIC_IO_L 1 146 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,3)

MC1_DELC1_3 MISCS_MIC_IO_L 1 151 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,3)

MC1_ENABLE_SYNC MISCS_MIC_IO_L 1 148 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.SYNC_ENABLE,ENABLE)

MC1_CLKC2_TRIM_1 MISCS_MIC_IO_L 1 150 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_DELAY,2)

MC1_CLKC2_TRIM_2 MISCS_MIC_IO_L 1 155 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_DELAY,4)

MC1_CLKC2_TRIM_3 MISCS_MIC_IO_L 1 152 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_POL,RISING)

MC1_DIVC2_6 MISCS_MIC_IO_L 1 157 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,6)

MC1_DELC2_6 MISCS_MIC_IO_L 1 154 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,6)

MC1_LF_RESET MISCS_MIC_IO_L 1 159 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_LF_RESET,1)

MC1_KPROG_2 MISCS_MIC_IO_L 1 156 0 2 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.KVCO,4)
B PROPERTY(PLL.KVCO,5)
C PROPERTY(PLL.KVCO,6)
D PROPERTY(PLL.KVCO,7)

MC1_DPROG_0 MISCS_MIC_IO_L 1 160 0 2 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.LPF_CAPACITOR,1)
B PROPERTY(PLL.LPF_CAPACITOR,3)

MC1_DELC2_5 MISCS_MIC_IO_L 1 161 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,5)

MC1_DIVC2_5 MISCS_MIC_IO_L 1 158 0 2 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,5)

MC1_CLKC2_TRIM_0 MISCS_MIC_IO_L 1 153 0 2 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_DELAY,1)

MC1_RESERVED_14 MISCS_MIC_IO_B 0 31 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_15 MISCS_MIC_IO_B 0 30 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_CLKC3_TRIM_1 MISCS_MIC_IO_B 0 29 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_DELAY,2)

MC1_INT_LOCK_STICKY MISCS_MIC_IO_B 0 28 3 0 0 1 0 4 4 2
A
*
~
B

A
B
~
*

A COMP(PLL)
B PROPERTY(PLL.INT_LOCK_STICKY,DISABLE)

MC1_CLKC3_TRIM_0 MISCS_MIC_IO_B 0 27 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_DELAY,1)

MC1_LOCK_1 MISCS_MIC_IO_B 0 26 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.FREQ_LOCK_ACCURACY,2)
B PROPERTY(PLL.FREQ_LOCK_ACCURACY,3)

MC1_CLKC4_TRIM_0 MISCS_MIC_IO_B 0 25 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_DELAY,1)

MC1_DIVC2_PREMUX_1 MISCS_MIC_IO_B 0 24 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC2,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC2,REFCLK)

MC1_CLKC4_TRIM_1 MISCS_MIC_IO_B 0 23 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_DELAY,2)

MC1_DIVC2_PREMUX_0 MISCS_MIC_IO_B 0 22 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC2,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC2,REFCLK)

MC1_CLKC4_TRIM_2 MISCS_MIC_IO_B 0 21 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_DELAY,4)

MC1_DIVC2_4 MISCS_MIC_IO_B 0 20 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,4)

MC1_CLKC4_TRIM_3 MISCS_MIC_IO_B 0 19 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_POL,RISING)

MC1_DELC2_4 MISCS_MIC_IO_B 0 18 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,4)

MC1_DIVC4_6 MISCS_MIC_IO_B 0 17 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,6)

MC1_LOCK_0 MISCS_MIC_IO_B 0 16 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.FREQ_LOCK_ACCURACY,1)
B PROPERTY(PLL.FREQ_LOCK_ACCURACY,3)

MC1_DIVC4_PREMUX_0 MISCS_MIC_IO_B 0 15 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC4,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC4,REFCLK)

MC1_LOCK_SEL_0 MISCS_MIC_IO_B 0 14 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.PLL_LOCK_MODE,1)
B PROPERTY(PLL.PLL_LOCK_MODE,3)
C PROPERTY(PLL.PLL_LOCK_MODE,5)
D PROPERTY(PLL.PLL_LOCK_MODE,7)

MC1_DIVC4_PREMUX_1 MISCS_MIC_IO_B 0 13 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC4,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC4,REFCLK)

MC1_LOCK_SEL_2 MISCS_MIC_IO_B 0 12 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.PLL_LOCK_MODE,4)
B PROPERTY(PLL.PLL_LOCK_MODE,5)
C PROPERTY(PLL.PLL_LOCK_MODE,6)
D PROPERTY(PLL.PLL_LOCK_MODE,7)

MC1_FBK_SEL_WAKEUP_1 MISCS_MIC_IO_B 0 11 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.INT_FEEDBK_PATH,CLKC0_INT)
B PROPERTY(PLL.INT_FEEDBK_PATH,CLKC1_INT)
C PROPERTY(PLL.INT_FEEDBK_PATH,CLKC4_INT)
D PROPERTY(PLL.INT_FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_0 MISCS_MIC_IO_B 0 10 3 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,PIO2PLL_2)
B ARCVAL(FBCLK,PIO2PLL_6)
C ARCVAL(FBCLK,ECLK_1)
D ARCVAL(FBCLK,ECLK_3)
E ARCVAL(FBCLK,PIO2PLL_8)
F PROPERTY(PLL.FEEDBK_PATH,CLKC1_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC3_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_WAKEUP_0 MISCS_MIC_IO_B 0 9 3 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(FBCLK,PIO2PLL_8)
B PROPERTY(PLL.INT_FEEDBK_PATH,CLKC1_INT)
C PROPERTY(PLL.INT_FEEDBK_PATH,CLKC3_INT)
D PROPERTY(PLL.INT_FEEDBK_PATH,VCO_PHASE_0)

MC1_INTFB MISCS_MIC_IO_B 0 8 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.INTFB_WAKE,ENABLE)

MC1_RESERVED_3 MISCS_MIC_IO_B 0 7 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC34RST_ENA,ENABLE)

MC1_FBK_SEL_1 MISCS_MIC_IO_B 0 6 3 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,PIO2PLL_4)
B ARCVAL(FBCLK,PIO2PLL_6)
C ARCVAL(FBCLK,ECLK_2)
D ARCVAL(FBCLK,ECLK_3)
E PROPERTY(PLL.FEEDBK_PATH,CLKC0_INT)
F PROPERTY(PLL.FEEDBK_PATH,CLKC1_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC4_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_DIVC3_6 MISCS_MIC_IO_B 0 4 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,6)

MC1_LOCK_SEL_1 MISCS_MIC_IO_B 0 3 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.PLL_LOCK_MODE,2)
B PROPERTY(PLL.PLL_LOCK_MODE,3)
C PROPERTY(PLL.PLL_LOCK_MODE,6)
D PROPERTY(PLL.PLL_LOCK_MODE,7)

MC1_CLKC3_TRIM_3 MISCS_MIC_IO_B 0 2 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_POL,RISING)

MC1_CLKC3_TRIM_2 MISCS_MIC_IO_B 0 0 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_DELAY,4)

MC1_DYN_SEL_2 MISCS_MIC_IO_B 1 30 3 0 0 1 0 10 8 4
A
*
(
~
B
+
C
*
D
)

A
B
~
C
D
*
+
*

A COMP(PLL)
B PROPERTY(PLL.DPHASE_SOURCE,FUSE)
C PROPERTY(PLL.DPHASE_SOURCE,FUSE)
D SELECTOR(PLL,DYN_SEL,2)

MC1_DIVC4_5 MISCS_MIC_IO_B 1 28 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,5)

MC1_RESERVED_5 MISCS_MIC_IO_B 1 27 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MRST_ENA,ENABLE)

MC1_DELC4_6 MISCS_MIC_IO_B 1 25 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,6)

MC1_DELC4_5 MISCS_MIC_IO_B 1 23 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,5)

MC1_REF_SEL_0 MISCS_MIC_IO_B 1 22 3 0 1 1 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(REFCLK,PIO2PLL_1)
B ARCVAL(REFCLK,PIO2PLL_3)
C ARCVAL(REFCLK,PIO2PLL_5)
D ARCVAL(REFCLK,PIO2PLL_7)
E ARCVAL(REFCLK,PIO2PLL_9)
F ARCVAL(REFCLK,REFCLK_11)
G ARCVAL(REFCLK,GND)

MC1_PLLRST_ENA MISCS_MIC_IO_B 1 21 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.PLLRST_ENA,ENABLE)

MC1_LOAD_REG MISCS_MIC_IO_B 1 20 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DELC4_4 MISCS_MIC_IO_B 1 19 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,4)

MC1_RESERVED_4 MISCS_MIC_IO_B 1 18 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2RST_ENA,ENABLE)

MC1_PLLPDN MISCS_MIC_IO_B 1 16 3 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A COMP(PLL)
B ARCVAL(CLKI_PLL,JCLKC0_PLL)
C ARCVAL(CLKI_PLL,JCLKC1_PLL)
D ARCVAL(CLKI_PLL,JCLKC2_PLL)
E ARCVAL(CLKI_PLL,JCLKC3_PLL)
F ARCVAL(CLKI_PLL,JCLKC4_PLL)

MC1_DIVC4_4 MISCS_MIC_IO_B 1 15 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,4)

MC1_RESERVED_1 MISCS_MIC_IO_B 1 14 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.STDBY_VCO_ENA,ENABLE)

MC1_DELC3_3 MISCS_MIC_IO_B 1 13 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,3)

MC1_DIVC3_4 MISCS_MIC_IO_B 1 12 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,4)

MC1_TRIMC2_BYPASS_N MISCS_MIC_IO_B 1 11 3 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC2_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC2_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC2_TRIM_DELAY,4)

MC1_DELC3_1 MISCS_MIC_IO_B 1 10 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,1)

MC1_DIVC3_5 MISCS_MIC_IO_B 1 9 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,5)

MC1_DIVC3_OUTMUX MISCS_MIC_IO_B 1 8 3 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C3,DISABLE)
B PROPERTY(PLL.ODIV_MUXC3,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC3_PLL)

MC1_DELC3_5 MISCS_MIC_IO_B 1 7 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,5)

MC1_DELC3_2 MISCS_MIC_IO_B 1 6 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,2)

MC1_TRIMC3_BYPASS_N MISCS_MIC_IO_B 1 5 3 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC3_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC3_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC3_TRIM_DELAY,4)

MC1_DIVC3_2 MISCS_MIC_IO_B 1 4 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,2)

MC1_TRIMC4_BYPASS_N MISCS_MIC_IO_B 1 3 3 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC4_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC4_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC4_TRIM_DELAY,4)

MC1_TRIMC0_BYPASS_N MISCS_MIC_IO_B 1 2 3 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC0_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC0_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC0_TRIM_DELAY,4)

MC1_DELC3_6 MISCS_MIC_IO_B 1 1 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,6)

MC1_DIVC3_3 MISCS_MIC_IO_B 1 0 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,3)

MC1_DELC3_4 MISCS_MIC_IO_B 2 31 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,4)

MC1_DIVC3_PREMUX_0 MISCS_MIC_IO_B 2 30 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC3,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC3,REFCLK)

MC1_STDBY MISCS_MIC_IO_B 2 24 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.STDBY_ENABLE,ENABLE)

MC1_REF_SEL_3 MISCS_MIC_IO_B 2 23 3 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(REFCLK,PIO2PLL_8)
B ARCVAL(REFCLK,PIO2PLL_9)
C ARCVAL(REFCLK,REFCLK_11)
D ARCVAL(REFCLK,REFCLK_10)
E ARCVAL(REFCLK,OSC)
F ARCVAL(REFCLK,GND)

MC1_RESERVED_0 MISCS_MIC_IO_B 2 22 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.NORESET,ENABLE)

MC1_REF_SEL_2 MISCS_MIC_IO_B 2 21 3 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(REFCLK,PIO2PLL_4)
B ARCVAL(REFCLK,PIO2PLL_5)
C ARCVAL(REFCLK,PIO2PLL_6)
D ARCVAL(REFCLK,PIO2PLL_7)
E ARCVAL(REFCLK,OSC)
F ARCVAL(REFCLK,GND)

MC1_RESERVED_6 MISCS_MIC_IO_B 2 20 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_REF_SEL_1 MISCS_MIC_IO_B 2 19 3 0 1 1 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(REFCLK,PIO2PLL_2)
B ARCVAL(REFCLK,PIO2PLL_3)
C ARCVAL(REFCLK,PIO2PLL_6)
D ARCVAL(REFCLK,PIO2PLL_7)
E ARCVAL(REFCLK,REFCLK_10)
F ARCVAL(REFCLK,REFCLK_11)
G ARCVAL(REFCLK,GND)

MC1_RESERVED_2 MISCS_MIC_IO_B 2 18 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.VCO_NORESET,ENABLE)

MC1_DIVC2_3 MISCS_MIC_IO_B 2 16 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,3)

MC1_DELC2_2 MISCS_MIC_IO_B 2 15 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,2)

MC1_DIVC2_2 MISCS_MIC_IO_B 2 14 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,2)

MC1_DELC2_3 MISCS_MIC_IO_B 2 12 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,3)

MC1_MFGOUT2_SEL_1 MISCS_MIC_IO_B 2 11 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG2_TEST,2)
B PROPERTY(PLL.MFG2_TEST,3)
C PROPERTY(PLL.MFG2_TEST,6)
D PROPERTY(PLL.MFG2_TEST,7)

MC1_ENCLK_1 MISCS_MIC_IO_B 2 10 3 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC1_ENABLE,ENABLE)
B WIRE(PLL_CLKC1)

MC1_MFGOUT2_SEL_2 MISCS_MIC_IO_B 2 9 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG2_TEST,4)
B PROPERTY(PLL.MFG2_TEST,5)
C PROPERTY(PLL.MFG2_TEST,6)
D PROPERTY(PLL.MFG2_TEST,7)

MC1_ENCLK_0 MISCS_MIC_IO_B 2 8 3 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC0_ENABLE,ENABLE)
B WIRE(PLL_CLKC0)

MC1_DELC2_0 MISCS_MIC_IO_B 2 7 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,0)

MC1_MFGOUT1_SEL_0 MISCS_MIC_IO_B 2 6 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG1_TEST,1)
B PROPERTY(PLL.MFG1_TEST,3)
C PROPERTY(PLL.MFG1_TEST,5)
D PROPERTY(PLL.MFG1_TEST,7)

MC1_DELC3_0 MISCS_MIC_IO_B 2 5 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,0)

MC1_MFGOUT1_SEL_1 MISCS_MIC_IO_B 2 4 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG1_TEST,2)
B PROPERTY(PLL.MFG1_TEST,3)
C PROPERTY(PLL.MFG1_TEST,6)
D PROPERTY(PLL.MFG1_TEST,7)

MC1_DIVC3_0 MISCS_MIC_IO_B 2 3 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,0)

MC1_MFGOUT1_SEL_2 MISCS_MIC_IO_B 2 2 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG1_TEST,4)
B PROPERTY(PLL.MFG1_TEST,5)
C PROPERTY(PLL.MFG1_TEST,6)
D PROPERTY(PLL.MFG1_TEST,7)

MC1_DIVC3_1 MISCS_MIC_IO_B 2 1 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,1)

MC1_MFGOUT2_SEL_0 MISCS_MIC_IO_B 2 0 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG2_TEST,1)
B PROPERTY(PLL.MFG2_TEST,3)
C PROPERTY(PLL.MFG2_TEST,5)
D PROPERTY(PLL.MFG2_TEST,7)

MC1_DIVC3_PREMUX_1 MISCS_MIC_IO_B 3 31 3 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC3,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC3,REFCLK)

MC1_RESERVED_12 MISCS_MIC_IO_B 3 30 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_13 MISCS_MIC_IO_B 3 29 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_DIVC2_OUTMUX MISCS_MIC_IO_B 3 28 3 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C2,DISABLE)
B PROPERTY(PLL.ODIV_MUXC2,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC2_PLL)

MC1_DELC2_1 MISCS_MIC_IO_B 3 26 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,1)

MC1_DELC4_0 MISCS_MIC_IO_B 3 7 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,0)

MC1_DIVC2_1 MISCS_MIC_IO_B 3 22 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,1)

MC1_DIVC2_0 MISCS_MIC_IO_B 3 20 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,0)

MC1_FBK_SEL_WAKEUP_2 MISCS_MIC_IO_B 3 18 3 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.INT_FEEDBK_PATH,CLKC2_INT)
B PROPERTY(PLL.INT_FEEDBK_PATH,CLKC3_INT)
C PROPERTY(PLL.INT_FEEDBK_PATH,CLKC4_INT)
D PROPERTY(PLL.INT_FEEDBK_PATH,VCO_PHASE_0)

MC1_ROTATE MISCS_MIC_IO_B 3 16 3 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_FBK_SEL_3 MISCS_MIC_IO_B 3 15 3 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,FBCLK_8)
B ARCVAL(FBCLK,PIO2PLL_8)
C PROPERTY(PLL.FEEDBK_PATH,CLKC0_INT)
D PROPERTY(PLL.FEEDBK_PATH,CLKC1_INT)
E PROPERTY(PLL.FEEDBK_PATH,CLKC2_INT)
F PROPERTY(PLL.FEEDBK_PATH,CLKC3_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC4_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_2 MISCS_MIC_IO_B 3 13 3 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,ECLK_0)
B ARCVAL(FBCLK,ECLK_1)
C ARCVAL(FBCLK,ECLK_2)
D ARCVAL(FBCLK,ECLK_3)
E PROPERTY(PLL.FEEDBK_PATH,CLKC2_INT)
F PROPERTY(PLL.FEEDBK_PATH,CLKC3_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC4_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_TRIMC1_BYPASS_N MISCS_MIC_IO_B 3 12 3 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC1_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC1_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC1_TRIM_DELAY,4)

MC1_DIVC4_1 MISCS_MIC_IO_B 3 11 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,1)

MC1_DELC4_3 MISCS_MIC_IO_B 3 10 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,3)

MC1_DIVC4_0 MISCS_MIC_IO_B 3 9 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,0)

MC1_DIVC4_3 MISCS_MIC_IO_B 3 8 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,3)

MC1_DIVC4_2 MISCS_MIC_IO_B 3 6 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,2)

MC1_ENCLK_4 MISCS_MIC_IO_B 3 5 3 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC4_ENABLE,ENABLE)
B WIRE(PLL_CLKC4)

MC1_DELC4_2 MISCS_MIC_IO_B 3 4 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,2)

MC1_ENCLK_3 MISCS_MIC_IO_B 3 3 3 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC3_ENABLE,ENABLE)
B WIRE(PLL_CLKC3)

MC1_DIVC4_OUTMUX MISCS_MIC_IO_B 3 2 3 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C4,DISABLE)
B PROPERTY(PLL.ODIV_MUXC4,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC4_PLL)

MC1_ENCLK_2 MISCS_MIC_IO_B 3 1 3 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC2_ENABLE,ENABLE)
B WIRE(PLL_CLKC2)

MC1_DELC4_1 MISCS_MIC_IO_B 3 0 3 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,1)

MC1_P37_PDN MISCS_MIC_IO_B 3 14 3 0 0 1 0 21 21 11
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)
B PROPERTY(PLL.CLKC0_FPHASE,3)
C PROPERTY(PLL.CLKC1_FPHASE,3)
D PROPERTY(PLL.CLKC2_FPHASE,3)
E PROPERTY(PLL.CLKC3_FPHASE,3)
F PROPERTY(PLL.CLKC4_FPHASE,3)
G PROPERTY(PLL.CLKC0_FPHASE,7)
H PROPERTY(PLL.CLKC1_FPHASE,7)
I PROPERTY(PLL.CLKC2_FPHASE,7)
J PROPERTY(PLL.CLKC3_FPHASE,7)
K PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_P26_PDN MISCS_MIC_IO_B 3 23 3 0 0 1 0 21 21 11
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)
B PROPERTY(PLL.CLKC0_FPHASE,2)
C PROPERTY(PLL.CLKC1_FPHASE,2)
D PROPERTY(PLL.CLKC2_FPHASE,2)
E PROPERTY(PLL.CLKC3_FPHASE,2)
F PROPERTY(PLL.CLKC4_FPHASE,2)
G PROPERTY(PLL.CLKC0_FPHASE,6)
H PROPERTY(PLL.CLKC1_FPHASE,6)
I PROPERTY(PLL.CLKC2_FPHASE,6)
J PROPERTY(PLL.CLKC3_FPHASE,6)
K PROPERTY(PLL.CLKC4_FPHASE,6)

MC1_P15_PDN MISCS_MIC_IO_B 1 17 3 0 0 1 0 21 21 11
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)
B PROPERTY(PLL.CLKC0_FPHASE,1)
C PROPERTY(PLL.CLKC1_FPHASE,1)
D PROPERTY(PLL.CLKC2_FPHASE,1)
E PROPERTY(PLL.CLKC3_FPHASE,1)
F PROPERTY(PLL.CLKC4_FPHASE,1)
G PROPERTY(PLL.CLKC0_FPHASE,5)
H PROPERTY(PLL.CLKC1_FPHASE,5)
I PROPERTY(PLL.CLKC2_FPHASE,5)
J PROPERTY(PLL.CLKC3_FPHASE,5)
K PROPERTY(PLL.CLKC4_FPHASE,5)

MC1_DIV2_BYPASS_N_0 MISCS_MIC_IO_B 2 13 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_DIV2,ON)

MC1_DIV2_BYPASS_N_1 MISCS_MIC_IO_B 2 17 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_DIV2,ON)

MC1_DIV2_BYPASS_N_2 MISCS_MIC_IO_B 3 19 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_DIV2,ON)

MC1_DIV2_BYPASS_N_3 MISCS_MIC_IO_B 3 17 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_DIV2,ON)

MC1_DIV2_BYPASS_N_4 MISCS_MIC_IO_B 3 21 3 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_DIV2,ON)


pll2 0 0 247
MC1_PIO2PLL_3 PIB 26 52 -18 0 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_3)

MC1_PIO2PLL_2 PIB 26 51 -18 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_2)
B ARCVAL(FBCLK,PIO2PLL_2)

MC1_PIO2PLL_1 PIB 26 43 -18 0 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_1)

MC1_PIO2PLL_0 PIB 26 4 -18 0 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_0)
B ARCVAL(FBCLK,PIO2PLL_0)

MC1_PIO2PLL_7 MISCS_MIC_IO_LR_CORNER_UR 0 26 0 -19 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_7)

MC1_PIO2PLL_6 MISCS_MIC_IO_LR_CORNER_UR 0 24 0 -19 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_6)
B ARCVAL(FBCLK,PIO2PLL_6)

MC1_PIO2PLL_5 MISCS_MIC_IO_LR_CORNER_UR 0 29 0 -19 1 1 0 1 1 1
A

A

A ARCVAL(REFCLK,PIO2PLL_5)

MC1_PIO2PLL_4 MISCS_MIC_IO_LR_CORNER_UR 0 27 0 -19 1 1 0 3 3 2
A
+
B

A
B
+

A ARCVAL(REFCLK,PIO2PLL_4)
B ARCVAL(FBCLK,PIO2PLL_4)

MC1_REF_DIV_0 MISCS_MIC_IO_T 2 39 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,0)

MC1_REF_DIV_1 MISCS_MIC_IO_T 2 37 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,1)

MC1_REF_DIV_2 MISCS_MIC_IO_T 2 38 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,2)

MC1_REF_DIV_3 MISCS_MIC_IO_T 2 36 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,3)

MC1_REF_DIV_4 MISCS_MIC_IO_T 2 40 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,4)

MC1_REF_DIV_5 MISCS_MIC_IO_T 1 36 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,5)

MC1_REF_DIV_6 MISCS_MIC_IO_T 1 22 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,REFCLK_DIV,6)

MC1_RESERVED_15 MISCS_MIC_IO_T 0 26 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_14 MISCS_MIC_IO_T 0 28 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_13 MISCS_MIC_IO_T 0 30 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_12 MISCS_MIC_IO_T 0 32 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_11 MISCS_MIC_IO_T 0 34 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_10 MISCS_MIC_IO_T 0 36 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_9 MISCS_MIC_IO_T 0 38 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_8 MISCS_MIC_IO_T 2 31 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_7 MISCS_MIC_IO_T 3 41 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_4 MISCS_MIC_IO_T 1 25 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2RST_ENA,ENABLE)

MC1_RESERVED_5 MISCS_MIC_IO_T 0 41 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MRST_ENA,ENABLE)

MC1_RESERVED_3 MISCS_MIC_IO_T 0 42 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC34RST_ENA,ENABLE)

MC1_DYN_SEL_0 MISCS_MIC_IO_T 1 23 -1 0 0 1 0 10 8 4
A
*
(
~
B
+
C
*
D
)

A
B
~
C
D
*
+
*

A COMP(PLL)
B PROPERTY(PLL.DPHASE_SOURCE,FUSE)
C PROPERTY(PLL.DPHASE_SOURCE,FUSE)
D SELECTOR(PLL,DYN_SEL,0)

MC1_DYN_SEL_1 MISCS_MIC_IO_T 3 45 -1 0 0 1 0 10 8 4
A
*
(
~
B
+
C
*
D
)

A
B
~
C
D
*
+
*

A COMP(PLL)
B PROPERTY(PLL.DPHASE_SOURCE,FUSE)
C PROPERTY(PLL.DPHASE_SOURCE,FUSE)
D SELECTOR(PLL,DYN_SEL,1)

MC1_DYN_SEL_2 MISCS_MIC_IO_T 3 47 -1 0 0 1 0 10 8 4
A
*
(
~
B
+
C
*
D
)

A
B
~
C
D
*
+
*

A COMP(PLL)
B PROPERTY(PLL.DPHASE_SOURCE,FUSE)
C PROPERTY(PLL.DPHASE_SOURCE,FUSE)
D SELECTOR(PLL,DYN_SEL,2)

MC1_DIRECTION MISCS_MIC_IO_T 2 41 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_ROTATE MISCS_MIC_IO_T 3 42 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_FBK_SEL_0 MISCS_MIC_IO_T 3 40 -1 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,PIO2PLL_2)
B ARCVAL(FBCLK,PIO2PLL_6)
C ARCVAL(FBCLK,ECLK_1)
D ARCVAL(FBCLK,ECLK_3)
E ARCVAL(FBCLK,PIO2PLL_8)
F PROPERTY(PLL.FEEDBK_PATH,CLKC1_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC3_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_1 MISCS_MIC_IO_T 3 34 -1 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,PIO2PLL_4)
B ARCVAL(FBCLK,PIO2PLL_6)
C ARCVAL(FBCLK,ECLK_2)
D ARCVAL(FBCLK,ECLK_3)
E PROPERTY(PLL.FEEDBK_PATH,CLKC0_INT)
F PROPERTY(PLL.FEEDBK_PATH,CLKC1_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC4_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_2 MISCS_MIC_IO_T 3 53 -1 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,ECLK_0)
B ARCVAL(FBCLK,ECLK_1)
C ARCVAL(FBCLK,ECLK_2)
D ARCVAL(FBCLK,ECLK_3)
E PROPERTY(PLL.FEEDBK_PATH,CLKC2_INT)
F PROPERTY(PLL.FEEDBK_PATH,CLKC3_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC4_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_3 MISCS_MIC_IO_T 3 51 -1 0 1 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A ARCVAL(FBCLK,FBCLK_8)
B ARCVAL(FBCLK,PIO2PLL_8)
C PROPERTY(PLL.FEEDBK_PATH,CLKC0_INT)
D PROPERTY(PLL.FEEDBK_PATH,CLKC1_INT)
E PROPERTY(PLL.FEEDBK_PATH,CLKC2_INT)
F PROPERTY(PLL.FEEDBK_PATH,CLKC3_INT)
G PROPERTY(PLL.FEEDBK_PATH,CLKC4_INT)
H PROPERTY(PLL.FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_WAKEUP_0 MISCS_MIC_IO_T 3 37 -1 0 1 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A ARCVAL(FBCLK,PIO2PLL_8)
B PROPERTY(PLL.INT_FEEDBK_PATH,CLKC1_INT)
C PROPERTY(PLL.INT_FEEDBK_PATH,CLKC3_INT)
D PROPERTY(PLL.INT_FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_WAKEUP_1 MISCS_MIC_IO_T 0 46 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.INT_FEEDBK_PATH,CLKC0_INT)
B PROPERTY(PLL.INT_FEEDBK_PATH,CLKC1_INT)
C PROPERTY(PLL.INT_FEEDBK_PATH,CLKC4_INT)
D PROPERTY(PLL.INT_FEEDBK_PATH,VCO_PHASE_0)

MC1_FBK_SEL_WAKEUP_2 MISCS_MIC_IO_T 3 49 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.INT_FEEDBK_PATH,CLKC2_INT)
B PROPERTY(PLL.INT_FEEDBK_PATH,CLKC3_INT)
C PROPERTY(PLL.INT_FEEDBK_PATH,CLKC4_INT)
D PROPERTY(PLL.INT_FEEDBK_PATH,VCO_PHASE_0)

MC1_INTFB MISCS_MIC_IO_T 0 44 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.INTFB_WAKE,ENABLE)

MC1_PLLPDN MISCS_MIC_IO_T 0 47 -1 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A COMP(PLL)
B ARCVAL(CLKI_PLL,JCLKC0_PLL)
C ARCVAL(CLKI_PLL,JCLKC1_PLL)
D ARCVAL(CLKI_PLL,JCLKC2_PLL)
E ARCVAL(CLKI_PLL,JCLKC3_PLL)
F ARCVAL(CLKI_PLL,JCLKC4_PLL)

MC1_LOAD_REG MISCS_MIC_IO_T 0 43 -1 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_STDBY MISCS_MIC_IO_T 0 24 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.STDBY_ENABLE,ENABLE)

MC1_CLKC0_TRIM_0 MISCS_MIC_IO_T 0 39 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_DELAY,1)

MC1_CLKC0_TRIM_1 MISCS_MIC_IO_T 0 45 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_DELAY,2)

MC1_CLKC0_TRIM_2 MISCS_MIC_IO_T 2 26 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_DELAY,4)

MC1_CLKC0_TRIM_3 MISCS_MIC_IO_T 2 32 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_TRIM_POL,RISING)

MC1_MFGOUT2_SEL_0 MISCS_MIC_IO_T 0 33 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG2_TEST,1)
B PROPERTY(PLL.MFG2_TEST,3)
C PROPERTY(PLL.MFG2_TEST,5)
D PROPERTY(PLL.MFG2_TEST,7)

MC1_MFGOUT2_SEL_1 MISCS_MIC_IO_T 0 31 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG2_TEST,2)
B PROPERTY(PLL.MFG2_TEST,3)
C PROPERTY(PLL.MFG2_TEST,6)
D PROPERTY(PLL.MFG2_TEST,7)

MC1_MFGOUT2_SEL_2 MISCS_MIC_IO_T 0 29 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG2_TEST,4)
B PROPERTY(PLL.MFG2_TEST,5)
C PROPERTY(PLL.MFG2_TEST,6)
D PROPERTY(PLL.MFG2_TEST,7)

MC1_MFGOUT1_SEL_2 MISCS_MIC_IO_T 0 35 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG1_TEST,4)
B PROPERTY(PLL.MFG1_TEST,5)
C PROPERTY(PLL.MFG1_TEST,6)
D PROPERTY(PLL.MFG1_TEST,7)

MC1_MFGOUT1_SEL_1 MISCS_MIC_IO_T 0 37 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG1_TEST,2)
B PROPERTY(PLL.MFG1_TEST,3)
C PROPERTY(PLL.MFG1_TEST,6)
D PROPERTY(PLL.MFG1_TEST,7)

MC1_DELC0_0 MISCS_MIC_IO_T 2 50 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,0)

MC1_DIVC0_0 MISCS_MIC_IO_T 2 48 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,0)

MC1_DELC0_1 MISCS_MIC_IO_T 2 44 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,1)

MC1_DIVC0_1 MISCS_MIC_IO_T 2 46 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,1)

MC1_DELC0_2 MISCS_MIC_IO_T 1 26 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,2)

MC1_DIVC0_2 MISCS_MIC_IO_T 1 29 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,2)

MC1_DELC0_3 MISCS_MIC_IO_T 1 34 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,3)

MC1_DIVC0_3 MISCS_MIC_IO_T 1 38 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,3)

MC1_DELC0_6 MISCS_MIC_IO_T 1 33 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,6)

MC1_DIVC0_6 MISCS_MIC_IO_T 1 31 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,6)

MC1_DELC0_5 MISCS_MIC_IO_T 1 35 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,5)

MC1_DIVC0_5 MISCS_MIC_IO_T 1 37 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,5)

MC1_DELC0_4 MISCS_MIC_IO_T 1 28 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_CPHASE,4)

MC1_DIVC0_4 MISCS_MIC_IO_T 1 39 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC0_DIV,4)

MC1_DELC1_0 MISCS_MIC_IO_T 3 33 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,0)

MC1_DIVC1_0 MISCS_MIC_IO_T 3 35 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,0)

MC1_DELC1_1 MISCS_MIC_IO_T 3 26 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,1)

MC1_DIVC1_1 MISCS_MIC_IO_T 3 24 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,1)

MC1_DELC1_2 MISCS_MIC_IO_T 3 30 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,2)

MC1_DIVC1_2 MISCS_MIC_IO_T 3 32 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,2)

MC1_DELC1_3 MISCS_MIC_IO_T 2 33 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,3)

MC1_DELC1_4 MISCS_MIC_IO_T 0 52 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,4)

MC1_DIVC1_3 MISCS_MIC_IO_T 3 38 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,3)

MC1_DELC1_5 MISCS_MIC_IO_T 0 51 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,5)

MC1_DELC1_6 MISCS_MIC_IO_T 1 43 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_CPHASE,6)

MC1_DIVC1_4 MISCS_MIC_IO_T 0 22 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,4)

MC1_DIVC1_5 MISCS_MIC_IO_T 2 52 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,5)

MC1_DIVC1_6 MISCS_MIC_IO_T 0 48 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC1_DIV,6)

MC1_DELC3_5 MISCS_MIC_IO_T 1 50 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,5)

MC1_DIVC3_5 MISCS_MIC_IO_T 1 52 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,5)

MC1_DIVC3_6 MISCS_MIC_IO_T 1 46 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,6)

MC1_DELC3_6 MISCS_MIC_IO_T 1 48 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,6)

MC1_DELC4_1 MISCS_MIC_IO_T 3 29 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,1)

MC1_DIVC4_1 MISCS_MIC_IO_T 3 27 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,1)

MC1_DELC4_2 MISCS_MIC_IO_T 1 47 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,2)

MC1_DELC4_0 MISCS_MIC_IO_T 0 40 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,0)

MC1_DIVC4_2 MISCS_MIC_IO_T 1 49 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,2)

MC1_DELC4_3 MISCS_MIC_IO_T 1 53 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,3)

MC1_DIVC4_3 MISCS_MIC_IO_T 1 51 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,3)

MC1_DIVC4_6 MISCS_MIC_IO_T 1 44 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,6)

MC1_DELC4_6 MISCS_MIC_IO_T 1 40 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,6)

MC1_DIVC4_5 MISCS_MIC_IO_T 2 34 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,5)

MC1_DELC4_5 MISCS_MIC_IO_T 1 41 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,5)

MC1_DIVC4_0 MISCS_MIC_IO_T 3 25 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,0)

MC1_DIVC4_4 MISCS_MIC_IO_T 2 29 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_DIV,4)

MC1_DELC4_4 MISCS_MIC_IO_T 3 22 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC4_CPHASE,4)

MC1_DIVC0_PREMUX_0 MISCS_MIC_IO_T 1 30 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC0,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC0,REFCLK)

MC1_DIVC0_PREMUX_1 MISCS_MIC_IO_T 1 32 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC0,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC0,REFCLK)

MC1_DIVC1_PREMUX_1 MISCS_MIC_IO_T 2 35 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC1,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC1,REFCLK)

MC1_DIVC1_PREMUX_0 MISCS_MIC_IO_T 0 50 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC1,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC1,REFCLK)

MC1_DIVC4_PREMUX_0 MISCS_MIC_IO_T 3 23 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC4,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC4,REFCLK)

MC1_DIVC4_PREMUX_1 MISCS_MIC_IO_T 1 42 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC4,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC4,REFCLK)

MC1_DIVC0_OUTMUX MISCS_MIC_IO_T 1 24 -1 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C0,DISABLE)
B PROPERTY(PLL.ODIV_MUXC0,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC0_PLL)

MC1_DIVC1_OUTMUX MISCS_MIC_IO_T 3 28 -1 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C1,DISABLE)
B PROPERTY(PLL.ODIV_MUXC1,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC1_PLL)

MC1_DIVC4_OUTMUX MISCS_MIC_IO_T 3 31 -1 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C4,DISABLE)
B PROPERTY(PLL.ODIV_MUXC4,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC4_PLL)

MC1_ENCLK_0 MISCS_MIC_IO_T 0 49 -1 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC0_ENABLE,ENABLE)
B WIRE(PLL_CLKC0)

MC1_ENCLK_1 MISCS_MIC_IO_T 0 23 -1 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC1_ENABLE,ENABLE)
B WIRE(PLL_CLKC1)

MC1_ENCLK_2 MISCS_MIC_IO_T 2 30 -1 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC2_ENABLE,ENABLE)
B WIRE(PLL_CLKC2)

MC1_ENCLK_3 MISCS_MIC_IO_T 2 43 -1 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC3_ENABLE,ENABLE)
B WIRE(PLL_CLKC3)

MC1_ENCLK_4 MISCS_MIC_IO_T 2 45 -1 0 1 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.CLKC4_ENABLE,ENABLE)
B WIRE(PLL_CLKC4)

MC1_TRIMC0_BYPASS_N MISCS_MIC_IO_T 2 47 -1 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC0_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC0_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC0_TRIM_DELAY,4)

MC1_TRIMC1_BYPASS_N MISCS_MIC_IO_T 2 49 -1 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC1_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC1_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC1_TRIM_DELAY,4)

MC1_TRIMC2_BYPASS_N MISCS_MIC_IO_T 2 42 -1 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC2_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC2_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC2_TRIM_DELAY,4)

MC1_LOCK_0 MISCS_MIC_IO_T 3 48 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.FREQ_LOCK_ACCURACY,1)
B PROPERTY(PLL.FREQ_LOCK_ACCURACY,3)

MC1_LOCK_1 MISCS_MIC_IO_T 3 50 -1 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.FREQ_LOCK_ACCURACY,2)
B PROPERTY(PLL.FREQ_LOCK_ACCURACY,3)

MC1_INT_LOCK_STICKY MISCS_MIC_IO_T 2 25 -1 0 0 1 0 4 4 2
A
*
~
B

A
B
~
*

A COMP(PLL)
B PROPERTY(PLL.INT_LOCK_STICKY,DISABLE)

MC1_FBK_DIV_0 MISCS_MIC_IO_T 2 53 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,0)

MC1_FBK_DIV_1 MISCS_MIC_IO_T 2 27 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,1)

MC1_FBK_DIV_2 MISCS_MIC_IO_T 2 51 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,2)

MC1_FBK_DIV_3 MISCS_MIC_IO_T 3 44 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,3)

MC1_FBK_DIV_4 MISCS_MIC_IO_T 3 46 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,4)

MC1_FBK_DIV_5 MISCS_MIC_IO_T 3 52 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,5)

MC1_FBK_DIV_6 MISCS_MIC_IO_T 2 23 -1 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,FBCLK_DIV,6)

MC1_DYN_SOURCE MISCS_MIC_IO_T 3 43 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)

MC1_LOCK_SEL_0 MISCS_MIC_IO_T 2 28 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.PLL_LOCK_MODE,1)
B PROPERTY(PLL.PLL_LOCK_MODE,3)
C PROPERTY(PLL.PLL_LOCK_MODE,5)
D PROPERTY(PLL.PLL_LOCK_MODE,7)

MC1_LOCK_SEL_1 MISCS_MIC_IO_T 2 22 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.PLL_LOCK_MODE,2)
B PROPERTY(PLL.PLL_LOCK_MODE,3)
C PROPERTY(PLL.PLL_LOCK_MODE,6)
D PROPERTY(PLL.PLL_LOCK_MODE,7)

MC1_LOCK_SEL_2 MISCS_MIC_IO_T 2 24 -1 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.PLL_LOCK_MODE,4)
B PROPERTY(PLL.PLL_LOCK_MODE,5)
C PROPERTY(PLL.PLL_LOCK_MODE,6)
D PROPERTY(PLL.PLL_LOCK_MODE,7)

MC1_PLLRST_ENA MISCS_MIC_IO_T 0 53 -1 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.PLLRST_ENA,ENABLE)

MC1_DELC2_0 PIB 26 1 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,0)

MC1_DIVC2_0 PIB 26 2 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,0)

MC1_DIVC2_1 PIB 26 3 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,1)

MC1_DELC2_1 PIB 26 4 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,1)

MC1_DIVC2_2 PIB 26 5 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,2)

MC1_DIVC2_3 PIB 26 6 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,3)

MC1_DELC2_3 PIB 26 7 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,3)

MC1_DIVC2_PREMUX_1 PIB 26 8 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC2,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC2,REFCLK)

MC1_CLKC2_TRIM_3 PIB 26 9 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_POL,RISING)

MC1_DIVC2_6 PIB 26 10 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,6)

MC1_DELC2_6 PIB 26 11 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,6)

MC1_DELC2_5 PIB 26 12 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,5)

MC1_DIVC2_5 PIB 26 13 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,5)

MC1_DIVC2_OUTMUX PIB 26 14 0 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C2,DISABLE)
B PROPERTY(PLL.ODIV_MUXC2,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC2_PLL)

MC1_DIVC3_OUTMUX PIB 26 15 0 0 1 1 0 7 5 3
(
A
*
B
)
+
C

A
B
*
C
+

A PROPERTY(PLL.VCO_BYPASS_C3,DISABLE)
B PROPERTY(PLL.ODIV_MUXC3,REFCLK)
C ARCVAL(CLKI_PLL,JCLKC3_PLL)

MC1_CLKC3_TRIM_3 PIB 26 16 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_POL,RISING)

MC1_MFGOUT1_SEL_0 PIB 26 17 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.MFG1_TEST,1)
B PROPERTY(PLL.MFG1_TEST,3)
C PROPERTY(PLL.MFG1_TEST,5)
D PROPERTY(PLL.MFG1_TEST,7)

MC1_RESERVED_1 PIB 26 18 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.STDBY_VCO_ENA,ENABLE)

MC1_CLKC3_TRIM_2 PIB 26 19 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_DELAY,4)

MC1_CLKC3_TRIM_1 PIB 26 22 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_DELAY,2)

MC1_CLKC3_TRIM_0 PIB 26 23 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_TRIM_DELAY,1)

MC1_CLKC4_TRIM_2 PIB 26 27 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_DELAY,4)

MC1_CLKC4_TRIM_3 PIB 26 28 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_POL,RISING)

MC1_CLKC4_TRIM_0 PIB 26 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_DELAY,1)

MC1_CLKC4_TRIM_1 PIB 26 30 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_TRIM_DELAY,2)

MC1_TRIMC3_BYPASS_N PIB 26 33 0 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC3_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC3_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC3_TRIM_DELAY,4)

MC1_TRIMC4_BYPASS_N PIB 26 34 0 0 0 1 0 6 6 3
A
+
B
+
(
C

A
B
+
C
(
+

A PROPERTY(PLL.CLKC4_TRIM_DELAY,1)
B PROPERTY(PLL.CLKC4_TRIM_DELAY,2)
C PROPERTY(PLL.CLKC4_TRIM_DELAY,4)

MC1_CLKC2_TRIM_2 PIB 26 36 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_DELAY,4)

MC1_CLKC2_TRIM_1 PIB 26 38 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_DELAY,2)

MC1_CLKC2_TRIM_0 PIB 26 39 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_TRIM_DELAY,1)

MC1_CLKC1_TRIM_0 PIB 26 42 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_DELAY,1)

MC1_CLKC1_TRIM_1 PIB 26 43 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_DELAY,2)

MC1_CLKC1_TRIM_2 PIB 26 45 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_DELAY,4)

MC1_CLKC1_TRIM_3 PIB 26 47 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_TRIM_POL,RISING)

MC1_DIVC2_4 PIB 26 48 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_DIV,4)

MC1_DELC2_4 PIB 26 51 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,4)

MC1_DIVC2_PREMUX_0 PIB 26 52 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC2,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC2,REFCLK)

MC1_PHIC0_2 MISCS_MIC_IO_R 0 60 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC0_FPHASE,4)
B PROPERTY(PLL.CLKC0_FPHASE,5)
C PROPERTY(PLL.CLKC0_FPHASE,6)
D PROPERTY(PLL.CLKC0_FPHASE,7)

MC1_PHIC0_1 MISCS_MIC_IO_R 0 61 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC0_FPHASE,2)
B PROPERTY(PLL.CLKC0_FPHASE,3)
C PROPERTY(PLL.CLKC0_FPHASE,6)
D PROPERTY(PLL.CLKC0_FPHASE,7)

MC1_PHIC0_0 MISCS_MIC_IO_R 0 58 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC0_FPHASE,1)
B PROPERTY(PLL.CLKC0_FPHASE,3)
C PROPERTY(PLL.CLKC0_FPHASE,5)
D PROPERTY(PLL.CLKC0_FPHASE,7)

MC1_PHIC1_0 MISCS_MIC_IO_R 0 59 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC1_FPHASE,1)
B PROPERTY(PLL.CLKC1_FPHASE,3)
C PROPERTY(PLL.CLKC1_FPHASE,5)
D PROPERTY(PLL.CLKC1_FPHASE,7)

MC1_PHIC1_1 MISCS_MIC_IO_R 0 56 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC1_FPHASE,2)
B PROPERTY(PLL.CLKC1_FPHASE,3)
C PROPERTY(PLL.CLKC1_FPHASE,6)
D PROPERTY(PLL.CLKC1_FPHASE,7)

MC1_PHIC1_2 MISCS_MIC_IO_R 0 57 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC1_FPHASE,4)
B PROPERTY(PLL.CLKC1_FPHASE,5)
C PROPERTY(PLL.CLKC1_FPHASE,6)
D PROPERTY(PLL.CLKC1_FPHASE,7)

MC1_PHIC2_2 MISCS_MIC_IO_R 0 54 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC2_FPHASE,4)
B PROPERTY(PLL.CLKC2_FPHASE,5)
C PROPERTY(PLL.CLKC2_FPHASE,6)
D PROPERTY(PLL.CLKC2_FPHASE,7)

MC1_PHIC2_1 MISCS_MIC_IO_R 0 55 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC2_FPHASE,2)
B PROPERTY(PLL.CLKC2_FPHASE,3)
C PROPERTY(PLL.CLKC2_FPHASE,6)
D PROPERTY(PLL.CLKC2_FPHASE,7)

MC1_PHIC2_0 MISCS_MIC_IO_R 0 52 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC2_FPHASE,1)
B PROPERTY(PLL.CLKC2_FPHASE,3)
C PROPERTY(PLL.CLKC2_FPHASE,5)
D PROPERTY(PLL.CLKC2_FPHASE,7)

MC1_PHIC3_0 MISCS_MIC_IO_R 0 53 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC3_FPHASE,1)
B PROPERTY(PLL.CLKC3_FPHASE,3)
C PROPERTY(PLL.CLKC3_FPHASE,5)
D PROPERTY(PLL.CLKC3_FPHASE,7)

MC1_PHIC3_1 MISCS_MIC_IO_R 0 50 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC3_FPHASE,2)
B PROPERTY(PLL.CLKC3_FPHASE,3)
C PROPERTY(PLL.CLKC3_FPHASE,6)
D PROPERTY(PLL.CLKC3_FPHASE,7)

MC1_PHIC3_2 MISCS_MIC_IO_R 0 51 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC3_FPHASE,4)
B PROPERTY(PLL.CLKC3_FPHASE,5)
C PROPERTY(PLL.CLKC3_FPHASE,6)
D PROPERTY(PLL.CLKC3_FPHASE,7)

MC1_PHIC4_2 MISCS_MIC_IO_R 0 48 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC4_FPHASE,4)
B PROPERTY(PLL.CLKC4_FPHASE,5)
C PROPERTY(PLL.CLKC4_FPHASE,6)
D PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_PHIC4_1 MISCS_MIC_IO_R 0 49 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC4_FPHASE,2)
B PROPERTY(PLL.CLKC4_FPHASE,3)
C PROPERTY(PLL.CLKC4_FPHASE,6)
D PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_PHIC4_0 MISCS_MIC_IO_R 0 46 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.CLKC4_FPHASE,1)
B PROPERTY(PLL.CLKC4_FPHASE,3)
C PROPERTY(PLL.CLKC4_FPHASE,5)
D PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_GMC_RESET MISCS_MIC_IO_R 0 63 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_GMC_RESET,1)

MC1_GMC_PRESET MISCS_MIC_IO_R 0 62 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_GMC_PRESET,1)

MC1_GMCREF_SEL_0 MISCS_MIC_IO_R 0 65 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.MFG_GMCREF_SEL,1)
B PROPERTY(PLL.MFG_GMCREF_SEL,3)

MC1_GMCREF_SEL_1 MISCS_MIC_IO_R 0 64 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.MFG_GMCREF_SEL,2)
B PROPERTY(PLL.MFG_GMCREF_SEL,3)

MC1_GPROG_0 MISCS_MIC_IO_R 0 67 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.GMC_GAIN,1)
B PROPERTY(PLL.GMC_GAIN,3)
C PROPERTY(PLL.GMC_GAIN,5)
D PROPERTY(PLL.GMC_GAIN,7)

MC1_GPROG_1 MISCS_MIC_IO_R 0 66 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.GMC_GAIN,2)
B PROPERTY(PLL.GMC_GAIN,3)
C PROPERTY(PLL.GMC_GAIN,6)
D PROPERTY(PLL.GMC_GAIN,7)

MC1_GPROG_2 MISCS_MIC_IO_R 0 69 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.GMC_GAIN,4)
B PROPERTY(PLL.GMC_GAIN,5)
C PROPERTY(PLL.GMC_GAIN,6)
D PROPERTY(PLL.GMC_GAIN,7)

MC1_GMCSEL_0 MISCS_MIC_IO_R 0 68 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(PLL.GMC_TEST,1)
B PROPERTY(PLL.GMC_TEST,3)
C PROPERTY(PLL.GMC_TEST,5)
D PROPERTY(PLL.GMC_TEST,7)
E PROPERTY(PLL.GMC_TEST,9)
F PROPERTY(PLL.GMC_TEST,11)
G PROPERTY(PLL.GMC_TEST,13)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GMCSEL_1 MISCS_MIC_IO_R 0 71 0 0 0 1 0 16 16 8
(
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
(

A PROPERTY(PLL.GMC_TEST,2)
B PROPERTY(PLL.GMC_TEST,3)
C PROPERTY(PLL.GMC_TEST,6)
D PROPERTY(PLL.GMC_TEST,7)
E PROPERTY(PLL.GMC_TEST,10)
F PROPERTY(PLL.GMC_TEST,11)
G PROPERTY(PLL.GMC_TEST,14)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GMCSEL_2 MISCS_MIC_IO_R 0 70 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(PLL.GMC_TEST,4)
B PROPERTY(PLL.GMC_TEST,5)
C PROPERTY(PLL.GMC_TEST,6)
D PROPERTY(PLL.GMC_TEST,7)
E PROPERTY(PLL.GMC_TEST,12)
F PROPERTY(PLL.GMC_TEST,13)
G PROPERTY(PLL.GMC_TEST,14)
H PROPERTY(PLL.GMC_TEST,15)

MC1_GMCSEL_3 MISCS_MIC_IO_R 0 73 0 0 0 1 0 15 15 8
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+

A PROPERTY(PLL.GMC_TEST,8)
B PROPERTY(PLL.GMC_TEST,9)
C PROPERTY(PLL.GMC_TEST,10)
D PROPERTY(PLL.GMC_TEST,11)
E PROPERTY(PLL.GMC_TEST,12)
F PROPERTY(PLL.GMC_TEST,13)
G PROPERTY(PLL.GMC_TEST,14)
H PROPERTY(PLL.GMC_TEST,15)

MC1_IPROG_4 MISCS_MIC_IO_R 0 47 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,4)

MC1_IPROG_3 MISCS_MIC_IO_R 0 44 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,3)

MC1_IPROG_2 MISCS_MIC_IO_R 0 45 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,2)

MC1_EN_UP MISCS_MIC_IO_R 0 42 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_EN_UP,1)

MC1_TEST_ICP MISCS_MIC_IO_R 0 43 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_ICP_TEST,1)

MC1_RPROG_6 MISCS_MIC_IO_R 0 41 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,6)

MC1_RPROG_5 MISCS_MIC_IO_R 0 38 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,5)

MC1_RPROG_4 MISCS_MIC_IO_R 0 39 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,4)

MC1_RPROG_3 MISCS_MIC_IO_R 0 36 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,3)

MC1_RPROG_2 MISCS_MIC_IO_R 0 37 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,2)

MC1_RPROG_1 MISCS_MIC_IO_R 0 34 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,1)

MC1_RPROG_0 MISCS_MIC_IO_R 0 35 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,LPF_RESISTOR,0)

MC1_FLOAT_ICP MISCS_MIC_IO_R 0 32 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_FLOAT_ICP,1)

MC1_REF_SEL_0 MISCS_MIC_IO_R 0 33 0 0 1 1 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(REFCLK,PIO2PLL_1)
B ARCVAL(REFCLK,PIO2PLL_3)
C ARCVAL(REFCLK,PIO2PLL_5)
D ARCVAL(REFCLK,PIO2PLL_7)
E ARCVAL(REFCLK,PIO2PLL_9)
F ARCVAL(REFCLK,REFCLK_11)
G ARCVAL(REFCLK,GND)

MC1_REF_SEL_1 MISCS_MIC_IO_R 0 30 0 0 1 1 0 13 13 7
A
+
B
+
C
+
D
+
E
+
F
+
G

A
B
+
C
+
D
+
E
+
F
+
G
+

A ARCVAL(REFCLK,PIO2PLL_2)
B ARCVAL(REFCLK,PIO2PLL_3)
C ARCVAL(REFCLK,PIO2PLL_6)
D ARCVAL(REFCLK,PIO2PLL_7)
E ARCVAL(REFCLK,REFCLK_10)
F ARCVAL(REFCLK,REFCLK_11)
G ARCVAL(REFCLK,GND)

MC1_IPROG_1 MISCS_MIC_IO_R 0 31 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,1)

MC1_IPROG_0 MISCS_MIC_IO_R 0 28 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,ICP_CURRENT,0)

MC1_LF_PRESET MISCS_MIC_IO_R 0 29 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_LF_PRESET,1)

MC1_LF_RESGRND MISCS_MIC_IO_R 0 26 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_LF_RESGRND,1)

MC1_REF_SEL_3 MISCS_MIC_IO_R 0 27 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(REFCLK,PIO2PLL_8)
B ARCVAL(REFCLK,PIO2PLL_9)
C ARCVAL(REFCLK,REFCLK_11)
D ARCVAL(REFCLK,REFCLK_10)
E ARCVAL(REFCLK,OSC)
F ARCVAL(REFCLK,GND)

MC1_REF_SEL_2 MISCS_MIC_IO_R 0 24 0 0 1 1 0 11 11 6
A
+
B
+
C
+
D
+
E
+
F

A
B
+
C
+
D
+
E
+
F
+

A ARCVAL(REFCLK,PIO2PLL_4)
B ARCVAL(REFCLK,PIO2PLL_5)
C ARCVAL(REFCLK,PIO2PLL_6)
D ARCVAL(REFCLK,PIO2PLL_7)
E ARCVAL(REFCLK,OSC)
F ARCVAL(REFCLK,GND)

MC1_KPROG_0 MISCS_MIC_IO_R 0 25 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.KVCO,1)
B PROPERTY(PLL.KVCO,3)
C PROPERTY(PLL.KVCO,5)
D PROPERTY(PLL.KVCO,7)

MC1_KPROG_1 MISCS_MIC_IO_R 0 22 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.KVCO,2)
B PROPERTY(PLL.KVCO,3)
C PROPERTY(PLL.KVCO,6)
D PROPERTY(PLL.KVCO,7)

MC1_KPROG_2 MISCS_MIC_IO_R 0 23 0 0 0 1 0 7 7 4
A
+
B
+
C
+
D

A
B
+
C
+
D
+

A PROPERTY(PLL.KVCO,4)
B PROPERTY(PLL.KVCO,5)
C PROPERTY(PLL.KVCO,6)
D PROPERTY(PLL.KVCO,7)

MC1_LF_RESET MISCS_MIC_IO_R 0 20 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_LF_RESET,1)

MC1_DPROG_0 MISCS_MIC_IO_R 0 21 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.LPF_CAPACITOR,1)
B PROPERTY(PLL.LPF_CAPACITOR,3)

MC1_DPROG_1 MISCS_MIC_IO_R 0 18 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.LPF_CAPACITOR,2)
B PROPERTY(PLL.LPF_CAPACITOR,3)

MC1_FORCE_VFILTER MISCS_MIC_IO_R 0 19 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.MFG_FORCE_VFILTER,1)

MC1_ENABLE_SYNC MISCS_MIC_IO_R 0 16 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.SYNC_ENABLE,ENABLE)

MC1_RESERVED_2 MISCS_MIC_IO_R 0 17 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.VCO_NORESET,ENABLE)

MC1_RESERVED_6 MISCS_MIC_IO_R 0 15 0 0 0 1 0 1 1 1
FALSE

FALSE

A FALSE

MC1_RESERVED_0 MISCS_MIC_IO_R 0 14 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.NORESET,ENABLE)

MC1_DELC3_0 MISCS_MIC_IO_R 0 13 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,0)

MC1_DELC2_2 MISCS_MIC_IO_R 0 12 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC2_CPHASE,2)

MC1_DIVC3_1 MISCS_MIC_IO_R 0 11 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,1)

MC1_DIVC3_0 MISCS_MIC_IO_R 0 10 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,0)

MC1_DELC3_2 MISCS_MIC_IO_R 0 9 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,2)

MC1_DELC3_1 MISCS_MIC_IO_R 0 8 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,1)

MC1_DIVC3_2 MISCS_MIC_IO_R 0 6 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,2)

MC1_DIVC3_3 MISCS_MIC_IO_R 0 7 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,3)

MC1_DIVC3_PREMUX_1 MISCS_MIC_IO_R 0 5 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC3,CLKPLUS1)
B PROPERTY(PLL.PREDIV_MUXC3,REFCLK)

MC1_DELC3_3 MISCS_MIC_IO_R 0 4 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,3)

MC1_DELC3_4 MISCS_MIC_IO_R 0 3 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_CPHASE,4)

MC1_DIVC3_PREMUX_0 MISCS_MIC_IO_R 0 2 0 0 0 1 0 3 3 2
A
+
B

A
B
+

A PROPERTY(PLL.PREDIV_MUXC3,CLKMINUS1)
B PROPERTY(PLL.PREDIV_MUXC3,REFCLK)

MC1_EN_FILTEROPAMP MISCS_MIC_IO_R 0 1 0 0 0 1 0 4 4 2
A
*
~
B

A
B
~
*

A COMP(PLL)
B PROPERTY(PLL.MFG_EN_FILTEROPAMP,DISABLE)

MC1_DIVC3_4 MISCS_MIC_IO_R 0 0 0 0 0 1 0 1 1 1
A

A

A SELECTOR(PLL,CLKC3_DIV,4)

MC1_P37_PDN MISCS_MIC_IO_R 0 79 0 0 0 1 0 21 21 11
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)
B PROPERTY(PLL.CLKC0_FPHASE,3)
C PROPERTY(PLL.CLKC1_FPHASE,3)
D PROPERTY(PLL.CLKC2_FPHASE,3)
E PROPERTY(PLL.CLKC3_FPHASE,3)
F PROPERTY(PLL.CLKC4_FPHASE,3)
G PROPERTY(PLL.CLKC0_FPHASE,7)
H PROPERTY(PLL.CLKC1_FPHASE,7)
I PROPERTY(PLL.CLKC2_FPHASE,7)
J PROPERTY(PLL.CLKC3_FPHASE,7)
K PROPERTY(PLL.CLKC4_FPHASE,7)

MC1_P26_PDN MISCS_MIC_IO_R 0 78 0 0 0 1 0 21 21 11
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)
B PROPERTY(PLL.CLKC0_FPHASE,2)
C PROPERTY(PLL.CLKC1_FPHASE,2)
D PROPERTY(PLL.CLKC2_FPHASE,2)
E PROPERTY(PLL.CLKC3_FPHASE,2)
F PROPERTY(PLL.CLKC4_FPHASE,2)
G PROPERTY(PLL.CLKC0_FPHASE,6)
H PROPERTY(PLL.CLKC1_FPHASE,6)
I PROPERTY(PLL.CLKC2_FPHASE,6)
J PROPERTY(PLL.CLKC3_FPHASE,6)
K PROPERTY(PLL.CLKC4_FPHASE,6)

MC1_P15_PDN MISCS_MIC_IO_R 0 81 0 0 0 1 0 21 21 11
A
+
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K

A
B
+
C
+
D
+
E
+
F
+
G
+
H
+
I
+
J
+
K
+

A PROPERTY(PLL.DPHASE_SOURCE,ENABLE)
B PROPERTY(PLL.CLKC0_FPHASE,1)
C PROPERTY(PLL.CLKC1_FPHASE,1)
D PROPERTY(PLL.CLKC2_FPHASE,1)
E PROPERTY(PLL.CLKC3_FPHASE,1)
F PROPERTY(PLL.CLKC4_FPHASE,1)
G PROPERTY(PLL.CLKC0_FPHASE,5)
H PROPERTY(PLL.CLKC1_FPHASE,5)
I PROPERTY(PLL.CLKC2_FPHASE,5)
J PROPERTY(PLL.CLKC3_FPHASE,5)
K PROPERTY(PLL.CLKC4_FPHASE,5)

MC1_DIV2_BYPASS_N_0 MISCS_MIC_IO_R 0 76 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC0_DIV2,ON)

MC1_DIV2_BYPASS_N_1 MISCS_MIC_IO_R 0 75 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC1_DIV2,ON)

MC1_DIV2_BYPASS_N_2 MISCS_MIC_IO_R 0 72 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC2_DIV2,ON)

MC1_DIV2_BYPASS_N_3 MISCS_MIC_IO_R 0 77 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC3_DIV2,ON)

MC1_DIV2_BYPASS_N_4 MISCS_MIC_IO_R 0 74 0 0 0 1 0 1 1 1
A

A

A PROPERTY(PLL.CLKC4_DIV2,ON)



bil_info 35 38 4 1075 2052 64 1602 52
0 0 2
x0y0 pib 0 0 27 54 2 1998 -1

pll_pll_x0y0 pll0 0 0 0 0 0 0 0

0 1 1
x0y1 pib 0 1 27 54 2 1944 -1

0 2 3
mic_lr_x0y2 miscs_mic_io_l 0 2 2 162 0 1890 -1

x0y2 pib 0 2 27 54 2 1890 -1

iol4_l_x0y2 iol_pair_l 0 2 0 0 0 0 0

0 3 1
x0y3 pib 0 3 27 54 2 1836 -1

0 4 1
x0y4 pib 0 4 27 54 2 1782 -1

0 5 3
mic_lr_x0y5 miscs_mic_io_l 0 5 2 162 0 1728 -1

x0y5 pib 0 5 27 54 2 1728 -1

iol4_l_x0y5 iol_quad_l 0 5 0 0 0 0 0

0 6 1
x0y6 pib 0 6 27 54 2 1674 -1

0 7 1
x0y7 pib 0 7 27 54 2 1620 -1

0 8 3
mic_lr_x0y8 miscs_mic_io_l 0 8 2 162 0 1566 -1

x0y8 pib 0 8 27 54 2 1566 -1

iol4_l_x0y8 iol_quad_l 0 8 0 0 0 0 0

0 9 1
x0y9 pib 0 9 27 54 2 1512 -1

0 10 1
x0y10 pib 0 10 27 54 2 1458 -1

0 11 3
mic_lr_x0y11 miscs_mic_io_l 0 11 2 162 0 1404 -1

x0y11 pib 0 11 27 54 2 1404 -1

iol4_l_x0y11 iol_quad_l 0 11 0 0 0 0 0

0 12 1
x0y12 pib 0 12 27 54 2 1350 -1

0 13 1
x0y13 pib 0 13 27 54 2 1296 -1

0 14 3
mic_lr_x0y14 miscs_mic_io_l 0 14 2 162 0 1242 -1

x0y14 pib 0 14 27 54 2 1242 -1

iol4_l_x0y14 iol_quad_l 0 14 0 0 0 0 0

0 15 1
x0y15 pib 0 15 27 54 2 1188 -1

0 16 1
x0y16 pib 0 16 27 54 2 1134 -1

0 17 4
mic_lr_x0y17 miscs_mic_io_l 0 17 2 162 0 1080 -1

x0y17 pib 0 17 27 54 2 1080 -1

iol4_l_x0y17 iol_quad_l 0 17 0 0 0 0 0

ios_bankref_x0y17 ios_bankref_l 0 17 0 0 0 0 0

0 18 5
mic_cr_x0y18 miscs_mic_io_lr_corner_ul 0 18 2 54 0 1026 -1

x0y18 pib 0 18 27 54 2 1026 -1

ioclk_x0y18 ioclk_bk2 0 18 0 0 0 0 0

clkdiv_x0y18 clkdiv_bk2 0 18 0 0 0 0 0

gclk_premux_x0y18 gclk_premux_l 0 18 0 0 0 0 0

0 19 4
mic_cr_x0y19 miscs_mic_io_lr_corner_ul 0 19 2 54 0 972 -1

x0y19 pib 0 19 27 54 2 972 -1

ioclk_x0y19 ioclk_bk1 0 19 0 0 0 0 0

clkdiv_x0y19 clkdiv_bk1 0 19 0 0 0 0 0

0 20 1
x0y20 pib 0 20 27 54 2 918 -1

0 21 1
x0y21 pib 0 21 27 54 2 864 -1

0 22 3
mic_lr_x0y22 miscs_mic_io_l 0 22 2 162 0 810 -1

x0y22 pib 0 22 27 54 2 810 -1

iol4_l_x0y22 iol_quad_l 0 22 0 0 0 0 0

0 23 1
x0y23 pib 0 23 27 54 2 756 -1

0 24 1
x0y24 pib 0 24 27 54 2 702 -1

0 25 4
mic_lr_x0y25 miscs_mic_io_l 0 25 2 162 0 648 -1

x0y25 pib 0 25 27 54 2 648 -1

iol4_l_x0y25 iol_quad_l 0 25 0 0 0 0 0

ios_bankref_x0y25 ios_bankref_l 0 25 0 0 0 0 0

0 26 1
x0y26 pib 0 26 27 54 2 594 -1

0 27 1
x0y27 pib 0 27 27 54 2 540 -1

0 28 3
mic_lr_x0y28 miscs_mic_io_l 0 28 2 162 0 486 -1

x0y28 pib 0 28 27 54 2 486 -1

iol4_l_x0y28 iol_pair_l 0 28 0 0 0 0 0

0 29 1
x0y29 pib 0 29 27 54 2 432 -1

0 30 1
x0y30 pib 0 30 27 54 2 378 -1

0 31 3
mic_lr_x0y31 miscs_mic_io_l 0 31 2 162 0 324 -1

x0y31 pib 0 31 27 54 2 324 -1

iol4_l_x0y31 iol_quad_l 0 31 0 0 0 0 0

0 32 1
x0y32 pib 0 32 27 54 2 270 -1

0 33 1
x0y33 pib 0 33 27 54 2 216 -1

0 34 3
mic_lr_x0y34 miscs_mic_io_l 0 34 2 162 0 162 -1

x0y34 pib 0 34 27 54 2 162 -1

iol4_l_x0y34 iol_quad_l 0 34 0 0 0 0 0

0 35 1
x0y35 pib 0 35 27 54 2 108 -1

0 36 1
x0y36 pib 0 36 27 54 2 54 -1

0 37 5
mic_lr_x0y37 miscs_mic_io_l 0 37 2 162 0 0 -1

x0y37 pib 0 37 27 54 2 0 -1

config_x0y37 na 0 37 0 0 0 0 0

iol4_l_x0y37 iol_quad_l 0 37 0 0 0 0 0

osc_x0y37 osc 0 37 0 0 0 0 0

1 0 3
mic_tb_x1y0 miscs_mic_io_b 1 0 4 54 56 1998 -1

x1y0 pib 1 0 27 54 29 1998 -1

iol4_b_x1y0 iol_quad_b 1 0 0 0 0 0 0

1 1 1
x1y1 plb 1 1 31 54 29 1944 -1

1 2 1
x1y2 plb 1 2 31 54 29 1890 -1

1 3 1
x1y3 plb 1 3 31 54 29 1836 -1

1 4 1
x1y4 plb 1 4 31 54 29 1782 -1

1 5 1
x1y5 plb 1 5 31 54 29 1728 -1

1 6 1
x1y6 plb 1 6 31 54 29 1674 -1

1 7 1
x1y7 plb 1 7 31 54 29 1620 -1

1 8 1
x1y8 plb 1 8 31 54 29 1566 -1

1 9 1
x1y9 plb 1 9 31 54 29 1512 -1

1 10 1
x1y10 plb 1 10 31 54 29 1458 -1

1 11 1
x1y11 plb 1 11 31 54 29 1404 -1

1 12 1
x1y12 plb 1 12 31 54 29 1350 -1

1 13 1
x1y13 plb 1 13 31 54 29 1296 -1

1 14 1
x1y14 plb 1 14 31 54 29 1242 -1

1 15 1
x1y15 plb 1 15 31 54 29 1188 -1

1 16 1
x1y16 plb 1 16 31 54 29 1134 -1

1 17 1
x1y17 plb 1 17 31 54 29 1080 -1

1 18 1
x1y18 plb 1 18 31 54 29 1026 -1

1 19 1
x1y19 plb 1 19 31 54 29 972 -1

1 20 1
x1y20 plb 1 20 31 54 29 918 -1

1 21 1
x1y21 plb 1 21 31 54 29 864 -1

1 22 1
x1y22 plb 1 22 31 54 29 810 -1

1 23 1
x1y23 plb 1 23 31 54 29 756 -1

1 24 1
x1y24 plb 1 24 31 54 29 702 -1

1 25 1
x1y25 plb 1 25 31 54 29 648 -1

1 26 1
x1y26 plb 1 26 31 54 29 594 -1

1 27 1
x1y27 plb 1 27 31 54 29 540 -1

1 28 1
x1y28 plb 1 28 31 54 29 486 -1

1 29 1
x1y29 plb 1 29 31 54 29 432 -1

1 30 1
x1y30 plb 1 30 31 54 29 378 -1

1 31 1
x1y31 plb 1 31 31 54 29 324 -1

1 32 1
x1y32 plb 1 32 31 54 29 270 -1

1 33 1
x1y33 plb 1 33 31 54 29 216 -1

1 34 1
x1y34 plb 1 34 31 54 29 162 -1

1 35 1
x1y35 plb 1 35 31 54 29 108 -1

1 36 1
x1y36 plb 1 36 31 54 29 54 -1

1 37 3
mic_tb_x1y37 miscs_mic_io_t 1 37 4 54 56 0 -1

x1y37 pib 1 37 27 54 29 0 -1

iol4_t_x1y37 iol_quad_t 1 37 0 0 0 0 0

2 0 2
mic_tb_x2y0 miscs_mic_io_b 2 0 4 54 87 1998 -1

x2y0 pib 2 0 27 54 60 1998 -1

2 1 1
x2y1 plb 2 1 31 54 60 1944 -1

2 2 1
x2y2 plb 2 2 31 54 60 1890 -1

2 3 1
x2y3 plb 2 3 31 54 60 1836 -1

2 4 1
x2y4 plb 2 4 31 54 60 1782 -1

2 5 1
x2y5 plb 2 5 31 54 60 1728 -1

2 6 1
x2y6 plb 2 6 31 54 60 1674 -1

2 7 1
x2y7 plb 2 7 31 54 60 1620 -1

2 8 1
x2y8 plb 2 8 31 54 60 1566 -1

2 9 1
x2y9 plb 2 9 31 54 60 1512 -1

2 10 1
x2y10 plb 2 10 31 54 60 1458 -1

2 11 1
x2y11 plb 2 11 31 54 60 1404 -1

2 12 1
x2y12 plb 2 12 31 54 60 1350 -1

2 13 1
x2y13 plb 2 13 31 54 60 1296 -1

2 14 1
x2y14 plb 2 14 31 54 60 1242 -1

2 15 1
x2y15 plb 2 15 31 54 60 1188 -1

2 16 1
x2y16 plb 2 16 31 54 60 1134 -1

2 17 1
x2y17 plb 2 17 31 54 60 1080 -1

2 18 1
x2y18 plb 2 18 31 54 60 1026 -1

2 19 1
x2y19 plb 2 19 31 54 60 972 -1

2 20 1
x2y20 plb 2 20 31 54 60 918 -1

2 21 1
x2y21 plb 2 21 31 54 60 864 -1

2 22 1
x2y22 plb 2 22 31 54 60 810 -1

2 23 1
x2y23 plb 2 23 31 54 60 756 -1

2 24 1
x2y24 plb 2 24 31 54 60 702 -1

2 25 1
x2y25 plb 2 25 31 54 60 648 -1

2 26 1
x2y26 plb 2 26 31 54 60 594 -1

2 27 1
x2y27 plb 2 27 31 54 60 540 -1

2 28 1
x2y28 plb 2 28 31 54 60 486 -1

2 29 1
x2y29 plb 2 29 31 54 60 432 -1

2 30 1
x2y30 plb 2 30 31 54 60 378 -1

2 31 1
x2y31 plb 2 31 31 54 60 324 -1

2 32 1
x2y32 plb 2 32 31 54 60 270 -1

2 33 1
x2y33 plb 2 33 31 54 60 216 -1

2 34 1
x2y34 plb 2 34 31 54 60 162 -1

2 35 1
x2y35 plb 2 35 31 54 60 108 -1

2 36 1
x2y36 plb 2 36 31 54 60 54 -1

2 37 2
mic_tb_x2y37 miscs_mic_io_t 2 37 4 54 87 0 -1

x2y37 pib 2 37 27 54 60 0 -1

3 0 2
mic_tb_x3y0 miscs_mic_io_b 3 0 4 54 118 1998 -1

x3y0 pib 3 0 27 54 91 1998 -1

3 1 1
x3y1 plb 3 1 31 54 91 1944 -1

3 2 1
x3y2 plb 3 2 31 54 91 1890 -1

3 3 1
x3y3 plb 3 3 31 54 91 1836 -1

3 4 1
x3y4 plb 3 4 31 54 91 1782 -1

3 5 1
x3y5 plb 3 5 31 54 91 1728 -1

3 6 1
x3y6 plb 3 6 31 54 91 1674 -1

3 7 1
x3y7 plb 3 7 31 54 91 1620 -1

3 8 1
x3y8 plb 3 8 31 54 91 1566 -1

3 9 1
x3y9 plb 3 9 31 54 91 1512 -1

3 10 1
x3y10 plb 3 10 31 54 91 1458 -1

3 11 1
x3y11 plb 3 11 31 54 91 1404 -1

3 12 1
x3y12 plb 3 12 31 54 91 1350 -1

3 13 1
x3y13 plb 3 13 31 54 91 1296 -1

3 14 1
x3y14 plb 3 14 31 54 91 1242 -1

3 15 1
x3y15 plb 3 15 31 54 91 1188 -1

3 16 1
x3y16 plb 3 16 31 54 91 1134 -1

3 17 1
x3y17 plb 3 17 31 54 91 1080 -1

3 18 1
x3y18 plb 3 18 31 54 91 1026 -1

3 19 1
x3y19 plb 3 19 31 54 91 972 -1

3 20 1
x3y20 plb 3 20 31 54 91 918 -1

3 21 1
x3y21 plb 3 21 31 54 91 864 -1

3 22 1
x3y22 plb 3 22 31 54 91 810 -1

3 23 1
x3y23 plb 3 23 31 54 91 756 -1

3 24 1
x3y24 plb 3 24 31 54 91 702 -1

3 25 1
x3y25 plb 3 25 31 54 91 648 -1

3 26 1
x3y26 plb 3 26 31 54 91 594 -1

3 27 1
x3y27 plb 3 27 31 54 91 540 -1

3 28 1
x3y28 plb 3 28 31 54 91 486 -1

3 29 1
x3y29 plb 3 29 31 54 91 432 -1

3 30 1
x3y30 plb 3 30 31 54 91 378 -1

3 31 1
x3y31 plb 3 31 31 54 91 324 -1

3 32 1
x3y32 plb 3 32 31 54 91 270 -1

3 33 1
x3y33 plb 3 33 31 54 91 216 -1

3 34 1
x3y34 plb 3 34 31 54 91 162 -1

3 35 1
x3y35 plb 3 35 31 54 91 108 -1

3 36 1
x3y36 plb 3 36 31 54 91 54 -1

3 37 2
mic_tb_x3y37 miscs_mic_io_t 3 37 4 54 118 0 -1

x3y37 pib 3 37 27 54 91 0 -1

4 0 3
mic_tb_x4y0 miscs_mic_io_b 4 0 4 54 149 1998 -1

x4y0 pib 4 0 27 54 122 1998 -1

iol4_b_x4y0 iol_quad_b 4 0 0 0 0 0 0

4 1 1
x4y1 plb 4 1 31 54 122 1944 -1

4 2 1
x4y2 plb 4 2 31 54 122 1890 -1

4 3 1
x4y3 plb 4 3 31 54 122 1836 -1

4 4 1
x4y4 plb 4 4 31 54 122 1782 -1

4 5 1
x4y5 plb 4 5 31 54 122 1728 -1

4 6 1
x4y6 plb 4 6 31 54 122 1674 -1

4 7 1
x4y7 plb 4 7 31 54 122 1620 -1

4 8 1
x4y8 plb 4 8 31 54 122 1566 -1

4 9 1
x4y9 plb 4 9 31 54 122 1512 -1

4 10 1
x4y10 plb 4 10 31 54 122 1458 -1

4 11 1
x4y11 plb 4 11 31 54 122 1404 -1

4 12 1
x4y12 plb 4 12 31 54 122 1350 -1

4 13 1
x4y13 plb 4 13 31 54 122 1296 -1

4 14 1
x4y14 plb 4 14 31 54 122 1242 -1

4 15 1
x4y15 plb 4 15 31 54 122 1188 -1

4 16 1
x4y16 plb 4 16 31 54 122 1134 -1

4 17 1
x4y17 plb 4 17 31 54 122 1080 -1

4 18 1
x4y18 plb 4 18 31 54 122 1026 -1

4 19 1
x4y19 plb 4 19 31 54 122 972 -1

4 20 1
x4y20 plb 4 20 31 54 122 918 -1

4 21 1
x4y21 plb 4 21 31 54 122 864 -1

4 22 1
x4y22 plb 4 22 31 54 122 810 -1

4 23 1
x4y23 plb 4 23 31 54 122 756 -1

4 24 1
x4y24 plb 4 24 31 54 122 702 -1

4 25 1
x4y25 plb 4 25 31 54 122 648 -1

4 26 1
x4y26 plb 4 26 31 54 122 594 -1

4 27 1
x4y27 plb 4 27 31 54 122 540 -1

4 28 1
x4y28 plb 4 28 31 54 122 486 -1

4 29 1
x4y29 plb 4 29 31 54 122 432 -1

4 30 1
x4y30 plb 4 30 31 54 122 378 -1

4 31 1
x4y31 plb 4 31 31 54 122 324 -1

4 32 1
x4y32 plb 4 32 31 54 122 270 -1

4 33 1
x4y33 plb 4 33 31 54 122 216 -1

4 34 1
x4y34 plb 4 34 31 54 122 162 -1

4 35 1
x4y35 plb 4 35 31 54 122 108 -1

4 36 1
x4y36 plb 4 36 31 54 122 54 -1

4 37 3
mic_tb_x4y37 miscs_mic_io_t 4 37 4 54 149 0 -1

x4y37 pib 4 37 27 54 122 0 -1

iol4_t_x4y37 iol_quad_t 4 37 0 0 0 0 0

5 0 2
mic_tb_x5y0 miscs_mic_io_b 5 0 4 54 180 1998 -1

x5y0 pib 5 0 27 54 153 1998 -1

5 1 1
x5y1 plb 5 1 31 54 153 1944 -1

5 2 1
x5y2 plb 5 2 31 54 153 1890 -1

5 3 1
x5y3 plb 5 3 31 54 153 1836 -1

5 4 1
x5y4 plb 5 4 31 54 153 1782 -1

5 5 1
x5y5 plb 5 5 31 54 153 1728 -1

5 6 1
x5y6 plb 5 6 31 54 153 1674 -1

5 7 1
x5y7 plb 5 7 31 54 153 1620 -1

5 8 1
x5y8 plb 5 8 31 54 153 1566 -1

5 9 1
x5y9 plb 5 9 31 54 153 1512 -1

5 10 1
x5y10 plb 5 10 31 54 153 1458 -1

5 11 1
x5y11 plb 5 11 31 54 153 1404 -1

5 12 1
x5y12 plb 5 12 31 54 153 1350 -1

5 13 1
x5y13 plb 5 13 31 54 153 1296 -1

5 14 1
x5y14 plb 5 14 31 54 153 1242 -1

5 15 1
x5y15 plb 5 15 31 54 153 1188 -1

5 16 1
x5y16 plb 5 16 31 54 153 1134 -1

5 17 1
x5y17 plb 5 17 31 54 153 1080 -1

5 18 1
x5y18 plb 5 18 31 54 153 1026 -1

5 19 1
x5y19 plb 5 19 31 54 153 972 -1

5 20 1
x5y20 plb 5 20 31 54 153 918 -1

5 21 1
x5y21 plb 5 21 31 54 153 864 -1

5 22 1
x5y22 plb 5 22 31 54 153 810 -1

5 23 1
x5y23 plb 5 23 31 54 153 756 -1

5 24 1
x5y24 plb 5 24 31 54 153 702 -1

5 25 1
x5y25 plb 5 25 31 54 153 648 -1

5 26 1
x5y26 plb 5 26 31 54 153 594 -1

5 27 1
x5y27 plb 5 27 31 54 153 540 -1

5 28 1
x5y28 plb 5 28 31 54 153 486 -1

5 29 1
x5y29 plb 5 29 31 54 153 432 -1

5 30 1
x5y30 plb 5 30 31 54 153 378 -1

5 31 1
x5y31 plb 5 31 31 54 153 324 -1

5 32 1
x5y32 plb 5 32 31 54 153 270 -1

5 33 1
x5y33 plb 5 33 31 54 153 216 -1

5 34 1
x5y34 plb 5 34 31 54 153 162 -1

5 35 1
x5y35 plb 5 35 31 54 153 108 -1

5 36 1
x5y36 plb 5 36 31 54 153 54 -1

5 37 2
mic_tb_x5y37 miscs_mic_io_t 5 37 4 54 180 0 -1

x5y37 pib 5 37 27 54 153 0 -1

6 0 3
mic_tb_x6y0 miscs_mic_io_b 6 0 4 54 211 1998 -1

x6y0 pib 6 0 27 54 184 1998 -1

iol4_b_x6y0 iol_quad_b 6 0 0 0 0 0 0

6 1 1
x6y1 plb 6 1 31 54 184 1944 -1

6 2 1
x6y2 plb 6 2 31 54 184 1890 -1

6 3 1
x6y3 plb 6 3 31 54 184 1836 -1

6 4 1
x6y4 plb 6 4 31 54 184 1782 -1

6 5 1
x6y5 plb 6 5 31 54 184 1728 -1

6 6 1
x6y6 plb 6 6 31 54 184 1674 -1

6 7 1
x6y7 plb 6 7 31 54 184 1620 -1

6 8 1
x6y8 plb 6 8 31 54 184 1566 -1

6 9 1
x6y9 plb 6 9 31 54 184 1512 -1

6 10 1
x6y10 plb 6 10 31 54 184 1458 -1

6 11 1
x6y11 plb 6 11 31 54 184 1404 -1

6 12 1
x6y12 plb 6 12 31 54 184 1350 -1

6 13 1
x6y13 plb 6 13 31 54 184 1296 -1

6 14 1
x6y14 plb 6 14 31 54 184 1242 -1

6 15 1
x6y15 plb 6 15 31 54 184 1188 -1

6 16 1
x6y16 plb 6 16 31 54 184 1134 -1

6 17 1
x6y17 plb 6 17 31 54 184 1080 -1

6 18 1
x6y18 plb 6 18 31 54 184 1026 -1

6 19 1
x6y19 plb 6 19 31 54 184 972 -1

6 20 1
x6y20 plb 6 20 31 54 184 918 -1

6 21 1
x6y21 plb 6 21 31 54 184 864 -1

6 22 1
x6y22 plb 6 22 31 54 184 810 -1

6 23 1
x6y23 plb 6 23 31 54 184 756 -1

6 24 1
x6y24 plb 6 24 31 54 184 702 -1

6 25 1
x6y25 plb 6 25 31 54 184 648 -1

6 26 1
x6y26 plb 6 26 31 54 184 594 -1

6 27 1
x6y27 plb 6 27 31 54 184 540 -1

6 28 1
x6y28 plb 6 28 31 54 184 486 -1

6 29 1
x6y29 plb 6 29 31 54 184 432 -1

6 30 1
x6y30 plb 6 30 31 54 184 378 -1

6 31 1
x6y31 plb 6 31 31 54 184 324 -1

6 32 1
x6y32 plb 6 32 31 54 184 270 -1

6 33 1
x6y33 plb 6 33 31 54 184 216 -1

6 34 1
x6y34 plb 6 34 31 54 184 162 -1

6 35 1
x6y35 plb 6 35 31 54 184 108 -1

6 36 1
x6y36 plb 6 36 31 54 184 54 -1

6 37 3
mic_tb_x6y37 miscs_mic_io_t 6 37 4 54 211 0 -1

x6y37 pib 6 37 27 54 184 0 -1

iol4_t_x6y37 iol_quad_t 6 37 0 0 0 0 0

7 0 2
mic_tb_x7y0 miscs_mic_io_b 7 0 4 54 242 1998 -1

x7y0 pib 7 0 27 54 215 1998 -1

7 1 1
x7y1 plb 7 1 31 54 215 1944 -1

7 2 1
x7y2 plb 7 2 31 54 215 1890 -1

7 3 1
x7y3 plb 7 3 31 54 215 1836 -1

7 4 1
x7y4 plb 7 4 31 54 215 1782 -1

7 5 1
x7y5 plb 7 5 31 54 215 1728 -1

7 6 1
x7y6 plb 7 6 31 54 215 1674 -1

7 7 1
x7y7 plb 7 7 31 54 215 1620 -1

7 8 1
x7y8 plb 7 8 31 54 215 1566 -1

7 9 1
x7y9 plb 7 9 31 54 215 1512 -1

7 10 1
x7y10 plb 7 10 31 54 215 1458 -1

7 11 1
x7y11 plb 7 11 31 54 215 1404 -1

7 12 1
x7y12 plb 7 12 31 54 215 1350 -1

7 13 1
x7y13 plb 7 13 31 54 215 1296 -1

7 14 1
x7y14 plb 7 14 31 54 215 1242 -1

7 15 1
x7y15 plb 7 15 31 54 215 1188 -1

7 16 1
x7y16 plb 7 16 31 54 215 1134 -1

7 17 1
x7y17 plb 7 17 31 54 215 1080 -1

7 18 1
x7y18 plb 7 18 31 54 215 1026 -1

7 19 1
x7y19 plb 7 19 31 54 215 972 -1

7 20 1
x7y20 plb 7 20 31 54 215 918 -1

7 21 1
x7y21 plb 7 21 31 54 215 864 -1

7 22 1
x7y22 plb 7 22 31 54 215 810 -1

7 23 1
x7y23 plb 7 23 31 54 215 756 -1

7 24 1
x7y24 plb 7 24 31 54 215 702 -1

7 25 1
x7y25 plb 7 25 31 54 215 648 -1

7 26 1
x7y26 plb 7 26 31 54 215 594 -1

7 27 1
x7y27 plb 7 27 31 54 215 540 -1

7 28 1
x7y28 plb 7 28 31 54 215 486 -1

7 29 1
x7y29 plb 7 29 31 54 215 432 -1

7 30 1
x7y30 plb 7 30 31 54 215 378 -1

7 31 1
x7y31 plb 7 31 31 54 215 324 -1

7 32 1
x7y32 plb 7 32 31 54 215 270 -1

7 33 1
x7y33 plb 7 33 31 54 215 216 -1

7 34 1
x7y34 plb 7 34 31 54 215 162 -1

7 35 1
x7y35 plb 7 35 31 54 215 108 -1

7 36 1
x7y36 plb 7 36 31 54 215 54 -1

7 37 2
mic_tb_x7y37 miscs_mic_io_t 7 37 4 54 242 0 -1

x7y37 pib 7 37 27 54 215 0 -1

8 0 3
emb_x8y0 emb_slice 8 0 2 486 273 1566 -1

x8y0 pib 8 0 27 54 246 1998 -1

spine_x8y0 gclk_spine 8 0 0 0 0 0 0

8 1 2
x8y1 pib 8 1 27 54 246 1944 -1

spine_x8y1 gclk_spine 8 1 0 0 0 0 0

8 2 2
x8y2 pib 8 2 27 54 246 1890 -1

spine_x8y2 gclk_spine 8 2 0 0 0 0 0

8 3 2
x8y3 pib 8 3 27 54 246 1836 -1

spine_x8y3 gclk_spine 8 3 0 0 0 0 0

8 4 2
x8y4 pib 8 4 27 54 246 1782 -1

spine_x8y4 gclk_spine 8 4 0 0 0 0 0

8 5 2
x8y5 pib 8 5 27 54 246 1728 -1

spine_x8y5 gclk_spine 8 5 0 0 0 0 0

8 6 2
x8y6 pib 8 6 27 54 246 1674 -1

spine_x8y6 gclk_spine 8 6 0 0 0 0 0

8 7 2
x8y7 pib 8 7 27 54 246 1620 -1

spine_x8y7 gclk_spine 8 7 0 0 0 0 0

8 8 2
x8y8 pib 8 8 27 54 246 1566 -1

spine_x8y8 gclk_spine 8 8 0 0 0 0 0

8 9 3
emb_x8y9 emb_slice 8 9 2 486 273 1080 -1

x8y9 pib 8 9 27 54 246 1512 -1

spine_x8y9 gclk_spine 8 9 0 0 0 0 0

8 10 2
x8y10 pib 8 10 27 54 246 1458 -1

spine_x8y10 gclk_spine 8 10 0 0 0 0 0

8 11 2
x8y11 pib 8 11 27 54 246 1404 -1

spine_x8y11 gclk_spine 8 11 0 0 0 0 0

8 12 2
x8y12 pib 8 12 27 54 246 1350 -1

spine_x8y12 gclk_spine 8 12 0 0 0 0 0

8 13 2
x8y13 pib 8 13 27 54 246 1296 -1

spine_x8y13 gclk_spine 8 13 0 0 0 0 0

8 14 2
x8y14 pib 8 14 27 54 246 1242 -1

spine_x8y14 gclk_spine 8 14 0 0 0 0 0

8 15 2
x8y15 pib 8 15 27 54 246 1188 -1

spine_x8y15 gclk_spine 8 15 0 0 0 0 0

8 16 2
x8y16 pib 8 16 27 54 246 1134 -1

spine_x8y16 gclk_spine 8 16 0 0 0 0 0

8 17 2
x8y17 pib 8 17 27 54 246 1080 -1

spine_x8y17 gclk_spine 8 17 0 0 0 0 0

8 18 5
mic_cr_x8y18 miscs_mic_io_lr_corner_ur 8 18 2 54 273 1026 -1

x8y18 pib 8 18 27 54 246 1026 -1

gclk_ctmux_x8y18 gclk_ctmux_l 8 18 0 0 0 0 0

mult_x8y18 mult 8 18 0 0 0 0 0

spine_x8y18 gclk_spine 8 18 0 0 0 0 0

8 19 4
mic_cr_x8y19 miscs_mic_io_lr_corner_ur 8 19 2 54 273 972 -1

x8y19 pib 8 19 27 54 246 972 -1

gclk_ctmux_x8y19 gclk_ctmux_u 8 19 0 0 0 0 0

spine_x8y19 gclk_spine 8 19 0 0 0 0 0

8 20 3
emb_x8y20 emb_slice 8 20 2 486 273 486 -1

x8y20 pib 8 20 27 54 246 918 -1

spine_x8y20 gclk_spine 8 20 0 0 0 0 0

8 21 2
x8y21 pib 8 21 27 54 246 864 -1

spine_x8y21 gclk_spine 8 21 0 0 0 0 0

8 22 2
x8y22 pib 8 22 27 54 246 810 -1

spine_x8y22 gclk_spine 8 22 0 0 0 0 0

8 23 2
x8y23 pib 8 23 27 54 246 756 -1

spine_x8y23 gclk_spine 8 23 0 0 0 0 0

8 24 2
x8y24 pib 8 24 27 54 246 702 -1

spine_x8y24 gclk_spine 8 24 0 0 0 0 0

8 25 2
x8y25 pib 8 25 27 54 246 648 -1

spine_x8y25 gclk_spine 8 25 0 0 0 0 0

8 26 2
x8y26 pib 8 26 27 54 246 594 -1

spine_x8y26 gclk_spine 8 26 0 0 0 0 0

8 27 2
x8y27 pib 8 27 27 54 246 540 -1

spine_x8y27 gclk_spine 8 27 0 0 0 0 0

8 28 2
x8y28 pib 8 28 27 54 246 486 -1

spine_x8y28 gclk_spine 8 28 0 0 0 0 0

8 29 3
emb_x8y29 emb_slice 8 29 2 486 273 0 -1

x8y29 pib 8 29 27 54 246 432 -1

spine_x8y29 gclk_spine 8 29 0 0 0 0 0

8 30 2
x8y30 pib 8 30 27 54 246 378 -1

spine_x8y30 gclk_spine 8 30 0 0 0 0 0

8 31 2
x8y31 pib 8 31 27 54 246 324 -1

spine_x8y31 gclk_spine 8 31 0 0 0 0 0

8 32 2
x8y32 pib 8 32 27 54 246 270 -1

spine_x8y32 gclk_spine 8 32 0 0 0 0 0

8 33 2
x8y33 pib 8 33 27 54 246 216 -1

spine_x8y33 gclk_spine 8 33 0 0 0 0 0

8 34 2
x8y34 pib 8 34 27 54 246 162 -1

spine_x8y34 gclk_spine 8 34 0 0 0 0 0

8 35 2
x8y35 pib 8 35 27 54 246 108 -1

spine_x8y35 gclk_spine 8 35 0 0 0 0 0

8 36 2
x8y36 pib 8 36 27 54 246 54 -1

spine_x8y36 gclk_spine 8 36 0 0 0 0 0

8 37 2
x8y37 pib 8 37 27 54 246 0 -1

spine_x8y37 gclk_spine 8 37 0 0 0 0 0

9 0 4
mic_tb_x9y0 miscs_mic_io_b 9 0 4 54 302 1998 -1

x9y0 pib 9 0 27 54 275 1998 -1

iol4_b_x9y0 iol_quad_b 9 0 0 0 0 0 0

ios_bankref_x9y0 ios_bankref_bl 9 0 0 0 0 0 0

9 1 1
x9y1 plb 9 1 31 54 275 1944 -1

9 2 1
x9y2 plb 9 2 31 54 275 1890 -1

9 3 1
x9y3 plb 9 3 31 54 275 1836 -1

9 4 1
x9y4 plb 9 4 31 54 275 1782 -1

9 5 1
x9y5 plb 9 5 31 54 275 1728 -1

9 6 1
x9y6 plb 9 6 31 54 275 1674 -1

9 7 1
x9y7 plb 9 7 31 54 275 1620 -1

9 8 1
x9y8 plb 9 8 31 54 275 1566 -1

9 9 1
x9y9 plb 9 9 31 54 275 1512 -1

9 10 1
x9y10 plb 9 10 31 54 275 1458 -1

9 11 1
x9y11 plb 9 11 31 54 275 1404 -1

9 12 1
x9y12 plb 9 12 31 54 275 1350 -1

9 13 1
x9y13 plb 9 13 31 54 275 1296 -1

9 14 1
x9y14 plb 9 14 31 54 275 1242 -1

9 15 1
x9y15 plb 9 15 31 54 275 1188 -1

9 16 1
x9y16 plb 9 16 31 54 275 1134 -1

9 17 1
x9y17 plb 9 17 31 54 275 1080 -1

9 18 1
x9y18 plb 9 18 31 54 275 1026 -1

9 19 1
x9y19 plb 9 19 31 54 275 972 -1

9 20 1
x9y20 plb 9 20 31 54 275 918 -1

9 21 1
x9y21 plb 9 21 31 54 275 864 -1

9 22 1
x9y22 plb 9 22 31 54 275 810 -1

9 23 1
x9y23 plb 9 23 31 54 275 756 -1

9 24 1
x9y24 plb 9 24 31 54 275 702 -1

9 25 1
x9y25 plb 9 25 31 54 275 648 -1

9 26 1
x9y26 plb 9 26 31 54 275 594 -1

9 27 1
x9y27 plb 9 27 31 54 275 540 -1

9 28 1
x9y28 plb 9 28 31 54 275 486 -1

9 29 1
x9y29 plb 9 29 31 54 275 432 -1

9 30 1
x9y30 plb 9 30 31 54 275 378 -1

9 31 1
x9y31 plb 9 31 31 54 275 324 -1

9 32 1
x9y32 plb 9 32 31 54 275 270 -1

9 33 1
x9y33 plb 9 33 31 54 275 216 -1

9 34 1
x9y34 plb 9 34 31 54 275 162 -1

9 35 1
x9y35 plb 9 35 31 54 275 108 -1

9 36 1
x9y36 plb 9 36 31 54 275 54 -1

9 37 4
mic_tb_x9y37 miscs_mic_io_t 9 37 4 54 302 0 -1

x9y37 pib 9 37 27 54 275 0 -1

iol4_t_x9y37 iol_quad_t 9 37 0 0 0 0 0

ios_bankref_x9y37 ios_bankref_tl 9 37 0 0 0 0 0

10 0 2
mic_tb_x10y0 miscs_mic_io_b 10 0 4 54 333 1998 -1

x10y0 pib 10 0 27 54 306 1998 -1

10 1 1
x10y1 plb 10 1 31 54 306 1944 -1

10 2 1
x10y2 plb 10 2 31 54 306 1890 -1

10 3 1
x10y3 plb 10 3 31 54 306 1836 -1

10 4 1
x10y4 plb 10 4 31 54 306 1782 -1

10 5 1
x10y5 plb 10 5 31 54 306 1728 -1

10 6 1
x10y6 plb 10 6 31 54 306 1674 -1

10 7 1
x10y7 plb 10 7 31 54 306 1620 -1

10 8 1
x10y8 plb 10 8 31 54 306 1566 -1

10 9 1
x10y9 plb 10 9 31 54 306 1512 -1

10 10 1
x10y10 plb 10 10 31 54 306 1458 -1

10 11 1
x10y11 plb 10 11 31 54 306 1404 -1

10 12 1
x10y12 plb 10 12 31 54 306 1350 -1

10 13 1
x10y13 plb 10 13 31 54 306 1296 -1

10 14 1
x10y14 plb 10 14 31 54 306 1242 -1

10 15 1
x10y15 plb 10 15 31 54 306 1188 -1

10 16 1
x10y16 plb 10 16 31 54 306 1134 -1

10 17 1
x10y17 plb 10 17 31 54 306 1080 -1

10 18 1
x10y18 plb 10 18 31 54 306 1026 -1

10 19 1
x10y19 plb 10 19 31 54 306 972 -1

10 20 1
x10y20 plb 10 20 31 54 306 918 -1

10 21 1
x10y21 plb 10 21 31 54 306 864 -1

10 22 1
x10y22 plb 10 22 31 54 306 810 -1

10 23 1
x10y23 plb 10 23 31 54 306 756 -1

10 24 1
x10y24 plb 10 24 31 54 306 702 -1

10 25 1
x10y25 plb 10 25 31 54 306 648 -1

10 26 1
x10y26 plb 10 26 31 54 306 594 -1

10 27 1
x10y27 plb 10 27 31 54 306 540 -1

10 28 1
x10y28 plb 10 28 31 54 306 486 -1

10 29 1
x10y29 plb 10 29 31 54 306 432 -1

10 30 1
x10y30 plb 10 30 31 54 306 378 -1

10 31 1
x10y31 plb 10 31 31 54 306 324 -1

10 32 1
x10y32 plb 10 32 31 54 306 270 -1

10 33 1
x10y33 plb 10 33 31 54 306 216 -1

10 34 1
x10y34 plb 10 34 31 54 306 162 -1

10 35 1
x10y35 plb 10 35 31 54 306 108 -1

10 36 1
x10y36 plb 10 36 31 54 306 54 -1

10 37 2
mic_tb_x10y37 miscs_mic_io_t 10 37 4 54 333 0 -1

x10y37 pib 10 37 27 54 306 0 -1

11 0 3
mic_tb_x11y0 miscs_mic_io_b 11 0 4 54 364 1998 -1

x11y0 pib 11 0 27 54 337 1998 -1

iol4_b_x11y0 iol_quad_b 11 0 0 0 0 0 0

11 1 1
x11y1 plb 11 1 31 54 337 1944 -1

11 2 1
x11y2 plb 11 2 31 54 337 1890 -1

11 3 1
x11y3 plb 11 3 31 54 337 1836 -1

11 4 1
x11y4 plb 11 4 31 54 337 1782 -1

11 5 1
x11y5 plb 11 5 31 54 337 1728 -1

11 6 1
x11y6 plb 11 6 31 54 337 1674 -1

11 7 1
x11y7 plb 11 7 31 54 337 1620 -1

11 8 1
x11y8 plb 11 8 31 54 337 1566 -1

11 9 1
x11y9 plb 11 9 31 54 337 1512 -1

11 10 1
x11y10 plb 11 10 31 54 337 1458 -1

11 11 1
x11y11 plb 11 11 31 54 337 1404 -1

11 12 1
x11y12 plb 11 12 31 54 337 1350 -1

11 13 1
x11y13 plb 11 13 31 54 337 1296 -1

11 14 1
x11y14 plb 11 14 31 54 337 1242 -1

11 15 1
x11y15 plb 11 15 31 54 337 1188 -1

11 16 1
x11y16 plb 11 16 31 54 337 1134 -1

11 17 1
x11y17 plb 11 17 31 54 337 1080 -1

11 18 1
x11y18 plb 11 18 31 54 337 1026 -1

11 19 1
x11y19 plb 11 19 31 54 337 972 -1

11 20 1
x11y20 plb 11 20 31 54 337 918 -1

11 21 1
x11y21 plb 11 21 31 54 337 864 -1

11 22 1
x11y22 plb 11 22 31 54 337 810 -1

11 23 1
x11y23 plb 11 23 31 54 337 756 -1

11 24 1
x11y24 plb 11 24 31 54 337 702 -1

11 25 1
x11y25 plb 11 25 31 54 337 648 -1

11 26 1
x11y26 plb 11 26 31 54 337 594 -1

11 27 1
x11y27 plb 11 27 31 54 337 540 -1

11 28 1
x11y28 plb 11 28 31 54 337 486 -1

11 29 1
x11y29 plb 11 29 31 54 337 432 -1

11 30 1
x11y30 plb 11 30 31 54 337 378 -1

11 31 1
x11y31 plb 11 31 31 54 337 324 -1

11 32 1
x11y32 plb 11 32 31 54 337 270 -1

11 33 1
x11y33 plb 11 33 31 54 337 216 -1

11 34 1
x11y34 plb 11 34 31 54 337 162 -1

11 35 1
x11y35 plb 11 35 31 54 337 108 -1

11 36 1
x11y36 plb 11 36 31 54 337 54 -1

11 37 3
mic_tb_x11y37 miscs_mic_io_t 11 37 4 54 364 0 -1

x11y37 pib 11 37 27 54 337 0 -1

iol4_t_x11y37 iol_quad_t 11 37 0 0 0 0 0

12 0 2
mic_tb_x12y0 miscs_mic_io_b 12 0 4 54 395 1998 -1

x12y0 pib 12 0 27 54 368 1998 -1

12 1 1
x12y1 plb 12 1 31 54 368 1944 -1

12 2 1
x12y2 plb 12 2 31 54 368 1890 -1

12 3 1
x12y3 plb 12 3 31 54 368 1836 -1

12 4 1
x12y4 plb 12 4 31 54 368 1782 -1

12 5 1
x12y5 plb 12 5 31 54 368 1728 -1

12 6 1
x12y6 plb 12 6 31 54 368 1674 -1

12 7 1
x12y7 plb 12 7 31 54 368 1620 -1

12 8 1
x12y8 plb 12 8 31 54 368 1566 -1

12 9 1
x12y9 plb 12 9 31 54 368 1512 -1

12 10 1
x12y10 plb 12 10 31 54 368 1458 -1

12 11 1
x12y11 plb 12 11 31 54 368 1404 -1

12 12 1
x12y12 plb 12 12 31 54 368 1350 -1

12 13 1
x12y13 plb 12 13 31 54 368 1296 -1

12 14 1
x12y14 plb 12 14 31 54 368 1242 -1

12 15 1
x12y15 plb 12 15 31 54 368 1188 -1

12 16 1
x12y16 plb 12 16 31 54 368 1134 -1

12 17 1
x12y17 plb 12 17 31 54 368 1080 -1

12 18 1
x12y18 plb 12 18 31 54 368 1026 -1

12 19 1
x12y19 plb 12 19 31 54 368 972 -1

12 20 1
x12y20 plb 12 20 31 54 368 918 -1

12 21 1
x12y21 plb 12 21 31 54 368 864 -1

12 22 1
x12y22 plb 12 22 31 54 368 810 -1

12 23 1
x12y23 plb 12 23 31 54 368 756 -1

12 24 1
x12y24 plb 12 24 31 54 368 702 -1

12 25 1
x12y25 plb 12 25 31 54 368 648 -1

12 26 1
x12y26 plb 12 26 31 54 368 594 -1

12 27 1
x12y27 plb 12 27 31 54 368 540 -1

12 28 1
x12y28 plb 12 28 31 54 368 486 -1

12 29 1
x12y29 plb 12 29 31 54 368 432 -1

12 30 1
x12y30 plb 12 30 31 54 368 378 -1

12 31 1
x12y31 plb 12 31 31 54 368 324 -1

12 32 1
x12y32 plb 12 32 31 54 368 270 -1

12 33 1
x12y33 plb 12 33 31 54 368 216 -1

12 34 1
x12y34 plb 12 34 31 54 368 162 -1

12 35 1
x12y35 plb 12 35 31 54 368 108 -1

12 36 1
x12y36 plb 12 36 31 54 368 54 -1

12 37 2
mic_tb_x12y37 miscs_mic_io_t 12 37 4 54 395 0 -1

x12y37 pib 12 37 27 54 368 0 -1

13 0 5
mic_tb_x13y0 miscs_mic_io_b 13 0 4 54 426 1998 -1

x13y0 pib 13 0 27 54 399 1998 -1

ioclk_x13y0 ioclk_bk3 13 0 0 0 0 0 0

clkdiv_x13y0 clkdiv_bk3 13 0 0 0 0 0 0

gclk_premux_x13y0 gclk_premux_b 13 0 0 0 0 0 0

13 1 1
x13y1 plb 13 1 31 54 399 1944 -1

13 2 1
x13y2 plb 13 2 31 54 399 1890 -1

13 3 1
x13y3 plb 13 3 31 54 399 1836 -1

13 4 1
x13y4 plb 13 4 31 54 399 1782 -1

13 5 1
x13y5 plb 13 5 31 54 399 1728 -1

13 6 1
x13y6 plb 13 6 31 54 399 1674 -1

13 7 1
x13y7 plb 13 7 31 54 399 1620 -1

13 8 1
x13y8 plb 13 8 31 54 399 1566 -1

13 9 1
x13y9 plb 13 9 31 54 399 1512 -1

13 10 1
x13y10 plb 13 10 31 54 399 1458 -1

13 11 1
x13y11 plb 13 11 31 54 399 1404 -1

13 12 1
x13y12 plb 13 12 31 54 399 1350 -1

13 13 1
x13y13 plb 13 13 31 54 399 1296 -1

13 14 1
x13y14 plb 13 14 31 54 399 1242 -1

13 15 1
x13y15 plb 13 15 31 54 399 1188 -1

13 16 1
x13y16 plb 13 16 31 54 399 1134 -1

13 17 1
x13y17 plb 13 17 31 54 399 1080 -1

13 18 1
x13y18 plb 13 18 31 54 399 1026 -1

13 19 1
x13y19 plb 13 19 31 54 399 972 -1

13 20 1
x13y20 plb 13 20 31 54 399 918 -1

13 21 1
x13y21 plb 13 21 31 54 399 864 -1

13 22 1
x13y22 plb 13 22 31 54 399 810 -1

13 23 1
x13y23 plb 13 23 31 54 399 756 -1

13 24 1
x13y24 plb 13 24 31 54 399 702 -1

13 25 1
x13y25 plb 13 25 31 54 399 648 -1

13 26 1
x13y26 plb 13 26 31 54 399 594 -1

13 27 1
x13y27 plb 13 27 31 54 399 540 -1

13 28 1
x13y28 plb 13 28 31 54 399 486 -1

13 29 1
x13y29 plb 13 29 31 54 399 432 -1

13 30 1
x13y30 plb 13 30 31 54 399 378 -1

13 31 1
x13y31 plb 13 31 31 54 399 324 -1

13 32 1
x13y32 plb 13 32 31 54 399 270 -1

13 33 1
x13y33 plb 13 33 31 54 399 216 -1

13 34 1
x13y34 plb 13 34 31 54 399 162 -1

13 35 1
x13y35 plb 13 35 31 54 399 108 -1

13 36 1
x13y36 plb 13 36 31 54 399 54 -1

13 37 5
mic_tb_x13y37 miscs_mic_io_t 13 37 4 54 426 0 -1

x13y37 pib 13 37 27 54 399 0 -1

ioclk_x13y37 ioclk_bk8 13 37 0 0 0 0 0

clkdiv_x13y37 clkdiv_bk8 13 37 0 0 0 0 0

gclk_premux_x13y37 gclk_premux_t 13 37 0 0 0 0 0

14 0 3
mic_tb_x14y0 miscs_mic_io_b 14 0 4 54 457 1998 -1

x14y0 pib 14 0 27 54 430 1998 -1

iol4_b_x14y0 iol_quad_b 14 0 0 0 0 0 0

14 1 1
x14y1 plb 14 1 31 54 430 1944 -1

14 2 1
x14y2 plb 14 2 31 54 430 1890 -1

14 3 1
x14y3 plb 14 3 31 54 430 1836 -1

14 4 1
x14y4 plb 14 4 31 54 430 1782 -1

14 5 1
x14y5 plb 14 5 31 54 430 1728 -1

14 6 1
x14y6 plb 14 6 31 54 430 1674 -1

14 7 1
x14y7 plb 14 7 31 54 430 1620 -1

14 8 1
x14y8 plb 14 8 31 54 430 1566 -1

14 9 1
x14y9 plb 14 9 31 54 430 1512 -1

14 10 1
x14y10 plb 14 10 31 54 430 1458 -1

14 11 1
x14y11 plb 14 11 31 54 430 1404 -1

14 12 1
x14y12 plb 14 12 31 54 430 1350 -1

14 13 1
x14y13 plb 14 13 31 54 430 1296 -1

14 14 1
x14y14 plb 14 14 31 54 430 1242 -1

14 15 1
x14y15 plb 14 15 31 54 430 1188 -1

14 16 1
x14y16 plb 14 16 31 54 430 1134 -1

14 17 1
x14y17 plb 14 17 31 54 430 1080 -1

14 18 1
x14y18 plb 14 18 31 54 430 1026 -1

14 19 1
x14y19 plb 14 19 31 54 430 972 -1

14 20 1
x14y20 plb 14 20 31 54 430 918 -1

14 21 1
x14y21 plb 14 21 31 54 430 864 -1

14 22 1
x14y22 plb 14 22 31 54 430 810 -1

14 23 1
x14y23 plb 14 23 31 54 430 756 -1

14 24 1
x14y24 plb 14 24 31 54 430 702 -1

14 25 1
x14y25 plb 14 25 31 54 430 648 -1

14 26 1
x14y26 plb 14 26 31 54 430 594 -1

14 27 1
x14y27 plb 14 27 31 54 430 540 -1

14 28 1
x14y28 plb 14 28 31 54 430 486 -1

14 29 1
x14y29 plb 14 29 31 54 430 432 -1

14 30 1
x14y30 plb 14 30 31 54 430 378 -1

14 31 1
x14y31 plb 14 31 31 54 430 324 -1

14 32 1
x14y32 plb 14 32 31 54 430 270 -1

14 33 1
x14y33 plb 14 33 31 54 430 216 -1

14 34 1
x14y34 plb 14 34 31 54 430 162 -1

14 35 1
x14y35 plb 14 35 31 54 430 108 -1

14 36 1
x14y36 plb 14 36 31 54 430 54 -1

14 37 3
mic_tb_x14y37 miscs_mic_io_t 14 37 4 54 457 0 -1

x14y37 pib 14 37 27 54 430 0 -1

iol4_t_x14y37 iol_quad_t 14 37 0 0 0 0 0

15 0 2
mic_tb_x15y0 miscs_mic_io_b 15 0 4 54 488 1998 -1

x15y0 pib 15 0 27 54 461 1998 -1

15 1 1
x15y1 plb 15 1 31 54 461 1944 -1

15 2 1
x15y2 plb 15 2 31 54 461 1890 -1

15 3 1
x15y3 plb 15 3 31 54 461 1836 -1

15 4 1
x15y4 plb 15 4 31 54 461 1782 -1

15 5 1
x15y5 plb 15 5 31 54 461 1728 -1

15 6 1
x15y6 plb 15 6 31 54 461 1674 -1

15 7 1
x15y7 plb 15 7 31 54 461 1620 -1

15 8 1
x15y8 plb 15 8 31 54 461 1566 -1

15 9 1
x15y9 plb 15 9 31 54 461 1512 -1

15 10 1
x15y10 plb 15 10 31 54 461 1458 -1

15 11 1
x15y11 plb 15 11 31 54 461 1404 -1

15 12 1
x15y12 plb 15 12 31 54 461 1350 -1

15 13 1
x15y13 plb 15 13 31 54 461 1296 -1

15 14 1
x15y14 plb 15 14 31 54 461 1242 -1

15 15 1
x15y15 plb 15 15 31 54 461 1188 -1

15 16 1
x15y16 plb 15 16 31 54 461 1134 -1

15 17 1
x15y17 plb 15 17 31 54 461 1080 -1

15 18 1
x15y18 plb 15 18 31 54 461 1026 -1

15 19 1
x15y19 plb 15 19 31 54 461 972 -1

15 20 1
x15y20 plb 15 20 31 54 461 918 -1

15 21 1
x15y21 plb 15 21 31 54 461 864 -1

15 22 1
x15y22 plb 15 22 31 54 461 810 -1

15 23 1
x15y23 plb 15 23 31 54 461 756 -1

15 24 1
x15y24 plb 15 24 31 54 461 702 -1

15 25 1
x15y25 plb 15 25 31 54 461 648 -1

15 26 1
x15y26 plb 15 26 31 54 461 594 -1

15 27 1
x15y27 plb 15 27 31 54 461 540 -1

15 28 1
x15y28 plb 15 28 31 54 461 486 -1

15 29 1
x15y29 plb 15 29 31 54 461 432 -1

15 30 1
x15y30 plb 15 30 31 54 461 378 -1

15 31 1
x15y31 plb 15 31 31 54 461 324 -1

15 32 1
x15y32 plb 15 32 31 54 461 270 -1

15 33 1
x15y33 plb 15 33 31 54 461 216 -1

15 34 1
x15y34 plb 15 34 31 54 461 162 -1

15 35 1
x15y35 plb 15 35 31 54 461 108 -1

15 36 1
x15y36 plb 15 36 31 54 461 54 -1

15 37 2
mic_tb_x15y37 miscs_mic_io_t 15 37 4 54 488 0 -1

x15y37 pib 15 37 27 54 461 0 -1

16 0 3
emb_x16y0 emb_slice 16 0 2 486 519 1566 -1

x16y0 pib 16 0 27 54 492 1998 -1

emb32k_x16y0 emb32k_b0 16 0 0 0 0 0 0

16 1 1
x16y1 pib 16 1 27 54 492 1944 -1

16 2 1
x16y2 pib 16 2 27 54 492 1890 -1

16 3 1
x16y3 pib 16 3 27 54 492 1836 -1

16 4 1
x16y4 pib 16 4 27 54 492 1782 -1

16 5 1
x16y5 pib 16 5 27 54 492 1728 -1

16 6 1
x16y6 pib 16 6 27 54 492 1674 -1

16 7 1
x16y7 pib 16 7 27 54 492 1620 -1

16 8 1
x16y8 pib 16 8 27 54 492 1566 -1

16 9 2
emb_x16y9 emb_slice 16 9 2 486 519 1080 -1

x16y9 pib 16 9 27 54 492 1512 -1

16 10 1
x16y10 pib 16 10 27 54 492 1458 -1

16 11 1
x16y11 pib 16 11 27 54 492 1404 -1

16 12 1
x16y12 pib 16 12 27 54 492 1350 -1

16 13 1
x16y13 pib 16 13 27 54 492 1296 -1

16 14 1
x16y14 pib 16 14 27 54 492 1242 -1

16 15 1
x16y15 pib 16 15 27 54 492 1188 -1

16 16 1
x16y16 pib 16 16 27 54 492 1134 -1

16 17 1
x16y17 pib 16 17 27 54 492 1080 -1

16 18 4
mic_cr_x16y18 miscs_mic_io_lr_corner_ur 16 18 2 54 519 1026 -1

x16y18 pib 16 18 27 54 492 1026 -1

gclk_csb_x16y18 gclk_csb 16 18 0 0 0 0 0

mult_x16y18 mult 16 18 0 0 0 0 0

16 19 2
mic_cr_x16y19 miscs_mic_io_lr_corner_ur 16 19 2 54 519 972 -1

x16y19 pib 16 19 27 54 492 972 -1

16 20 2
emb_x16y20 emb_slice 16 20 2 486 519 486 -1

x16y20 pib 16 20 27 54 492 918 -1

16 21 1
x16y21 pib 16 21 27 54 492 864 -1

16 22 1
x16y22 pib 16 22 27 54 492 810 -1

16 23 1
x16y23 pib 16 23 27 54 492 756 -1

16 24 1
x16y24 pib 16 24 27 54 492 702 -1

16 25 1
x16y25 pib 16 25 27 54 492 648 -1

16 26 1
x16y26 pib 16 26 27 54 492 594 -1

16 27 1
x16y27 pib 16 27 27 54 492 540 -1

16 28 1
x16y28 pib 16 28 27 54 492 486 -1

16 29 2
emb_x16y29 emb_slice 16 29 2 486 519 0 -1

x16y29 pib 16 29 27 54 492 432 -1

16 30 1
x16y30 pib 16 30 27 54 492 378 -1

16 31 1
x16y31 pib 16 31 27 54 492 324 -1

16 32 1
x16y32 pib 16 32 27 54 492 270 -1

16 33 1
x16y33 pib 16 33 27 54 492 216 -1

16 34 1
x16y34 pib 16 34 27 54 492 162 -1

16 35 1
x16y35 pib 16 35 27 54 492 108 -1

16 36 1
x16y36 pib 16 36 27 54 492 54 -1

16 37 1
x16y37 pib 16 37 27 54 492 0 -1

17 0 3
mic_tb_x17y0 miscs_mic_io_b 17 0 4 54 548 1998 -1

x17y0 pib 17 0 27 54 521 1998 -1

iol4_b_x17y0 iol_quad_b 17 0 0 0 0 0 0

17 1 1
x17y1 plb 17 1 31 54 521 1944 -1

17 2 1
x17y2 plb 17 2 31 54 521 1890 -1

17 3 1
x17y3 plb 17 3 31 54 521 1836 -1

17 4 1
x17y4 plb 17 4 31 54 521 1782 -1

17 5 1
x17y5 plb 17 5 31 54 521 1728 -1

17 6 1
x17y6 plb 17 6 31 54 521 1674 -1

17 7 1
x17y7 plb 17 7 31 54 521 1620 -1

17 8 1
x17y8 plb 17 8 31 54 521 1566 -1

17 9 1
x17y9 plb 17 9 31 54 521 1512 -1

17 10 1
x17y10 plb 17 10 31 54 521 1458 -1

17 11 1
x17y11 plb 17 11 31 54 521 1404 -1

17 12 1
x17y12 plb 17 12 31 54 521 1350 -1

17 13 1
x17y13 plb 17 13 31 54 521 1296 -1

17 14 1
x17y14 plb 17 14 31 54 521 1242 -1

17 15 1
x17y15 plb 17 15 31 54 521 1188 -1

17 16 1
x17y16 plb 17 16 31 54 521 1134 -1

17 17 1
x17y17 plb 17 17 31 54 521 1080 -1

17 18 1
x17y18 plb 17 18 31 54 521 1026 -1

17 19 1
x17y19 plb 17 19 31 54 521 972 -1

17 20 1
x17y20 plb 17 20 31 54 521 918 -1

17 21 1
x17y21 plb 17 21 31 54 521 864 -1

17 22 1
x17y22 plb 17 22 31 54 521 810 -1

17 23 1
x17y23 plb 17 23 31 54 521 756 -1

17 24 1
x17y24 plb 17 24 31 54 521 702 -1

17 25 1
x17y25 plb 17 25 31 54 521 648 -1

17 26 1
x17y26 plb 17 26 31 54 521 594 -1

17 27 1
x17y27 plb 17 27 31 54 521 540 -1

17 28 1
x17y28 plb 17 28 31 54 521 486 -1

17 29 1
x17y29 plb 17 29 31 54 521 432 -1

17 30 1
x17y30 plb 17 30 31 54 521 378 -1

17 31 1
x17y31 plb 17 31 31 54 521 324 -1

17 32 1
x17y32 plb 17 32 31 54 521 270 -1

17 33 1
x17y33 plb 17 33 31 54 521 216 -1

17 34 1
x17y34 plb 17 34 31 54 521 162 -1

17 35 1
x17y35 plb 17 35 31 54 521 108 -1

17 36 1
x17y36 plb 17 36 31 54 521 54 -1

17 37 3
mic_tb_x17y37 miscs_mic_io_t 17 37 4 54 548 0 -1

x17y37 pib 17 37 27 54 521 0 -1

iol4_t_x17y37 iol_quad_t 17 37 0 0 0 0 0

18 0 2
mic_tb_x18y0 miscs_mic_io_b 18 0 4 54 579 1998 -1

x18y0 pib 18 0 27 54 552 1998 -1

18 1 1
x18y1 plb 18 1 31 54 552 1944 -1

18 2 1
x18y2 plb 18 2 31 54 552 1890 -1

18 3 1
x18y3 plb 18 3 31 54 552 1836 -1

18 4 1
x18y4 plb 18 4 31 54 552 1782 -1

18 5 1
x18y5 plb 18 5 31 54 552 1728 -1

18 6 1
x18y6 plb 18 6 31 54 552 1674 -1

18 7 1
x18y7 plb 18 7 31 54 552 1620 -1

18 8 1
x18y8 plb 18 8 31 54 552 1566 -1

18 9 1
x18y9 plb 18 9 31 54 552 1512 -1

18 10 1
x18y10 plb 18 10 31 54 552 1458 -1

18 11 1
x18y11 plb 18 11 31 54 552 1404 -1

18 12 1
x18y12 plb 18 12 31 54 552 1350 -1

18 13 1
x18y13 plb 18 13 31 54 552 1296 -1

18 14 1
x18y14 plb 18 14 31 54 552 1242 -1

18 15 1
x18y15 plb 18 15 31 54 552 1188 -1

18 16 1
x18y16 plb 18 16 31 54 552 1134 -1

18 17 1
x18y17 plb 18 17 31 54 552 1080 -1

18 18 1
x18y18 plb 18 18 31 54 552 1026 -1

18 19 1
x18y19 plb 18 19 31 54 552 972 -1

18 20 1
x18y20 plb 18 20 31 54 552 918 -1

18 21 1
x18y21 plb 18 21 31 54 552 864 -1

18 22 1
x18y22 plb 18 22 31 54 552 810 -1

18 23 1
x18y23 plb 18 23 31 54 552 756 -1

18 24 1
x18y24 plb 18 24 31 54 552 702 -1

18 25 1
x18y25 plb 18 25 31 54 552 648 -1

18 26 1
x18y26 plb 18 26 31 54 552 594 -1

18 27 1
x18y27 plb 18 27 31 54 552 540 -1

18 28 1
x18y28 plb 18 28 31 54 552 486 -1

18 29 1
x18y29 plb 18 29 31 54 552 432 -1

18 30 1
x18y30 plb 18 30 31 54 552 378 -1

18 31 1
x18y31 plb 18 31 31 54 552 324 -1

18 32 1
x18y32 plb 18 32 31 54 552 270 -1

18 33 1
x18y33 plb 18 33 31 54 552 216 -1

18 34 1
x18y34 plb 18 34 31 54 552 162 -1

18 35 1
x18y35 plb 18 35 31 54 552 108 -1

18 36 1
x18y36 plb 18 36 31 54 552 54 -1

18 37 2
mic_tb_x18y37 miscs_mic_io_t 18 37 4 54 579 0 -1

x18y37 pib 18 37 27 54 552 0 -1

19 0 4
mic_tb_x19y0 miscs_mic_io_b 19 0 4 54 610 1998 -1

x19y0 pib 19 0 27 54 583 1998 -1

ioclk_x19y0 ioclk_bk4 19 0 0 0 0 0 0

clkdiv_x19y0 clkdiv_bk4 19 0 0 0 0 0 0

19 1 1
x19y1 plb 19 1 31 54 583 1944 -1

19 2 1
x19y2 plb 19 2 31 54 583 1890 -1

19 3 1
x19y3 plb 19 3 31 54 583 1836 -1

19 4 1
x19y4 plb 19 4 31 54 583 1782 -1

19 5 1
x19y5 plb 19 5 31 54 583 1728 -1

19 6 1
x19y6 plb 19 6 31 54 583 1674 -1

19 7 1
x19y7 plb 19 7 31 54 583 1620 -1

19 8 1
x19y8 plb 19 8 31 54 583 1566 -1

19 9 1
x19y9 plb 19 9 31 54 583 1512 -1

19 10 1
x19y10 plb 19 10 31 54 583 1458 -1

19 11 1
x19y11 plb 19 11 31 54 583 1404 -1

19 12 1
x19y12 plb 19 12 31 54 583 1350 -1

19 13 1
x19y13 plb 19 13 31 54 583 1296 -1

19 14 1
x19y14 plb 19 14 31 54 583 1242 -1

19 15 1
x19y15 plb 19 15 31 54 583 1188 -1

19 16 1
x19y16 plb 19 16 31 54 583 1134 -1

19 17 1
x19y17 plb 19 17 31 54 583 1080 -1

19 18 1
x19y18 plb 19 18 31 54 583 1026 -1

19 19 1
x19y19 plb 19 19 31 54 583 972 -1

19 20 1
x19y20 plb 19 20 31 54 583 918 -1

19 21 1
x19y21 plb 19 21 31 54 583 864 -1

19 22 1
x19y22 plb 19 22 31 54 583 810 -1

19 23 1
x19y23 plb 19 23 31 54 583 756 -1

19 24 1
x19y24 plb 19 24 31 54 583 702 -1

19 25 1
x19y25 plb 19 25 31 54 583 648 -1

19 26 1
x19y26 plb 19 26 31 54 583 594 -1

19 27 1
x19y27 plb 19 27 31 54 583 540 -1

19 28 1
x19y28 plb 19 28 31 54 583 486 -1

19 29 1
x19y29 plb 19 29 31 54 583 432 -1

19 30 1
x19y30 plb 19 30 31 54 583 378 -1

19 31 1
x19y31 plb 19 31 31 54 583 324 -1

19 32 1
x19y32 plb 19 32 31 54 583 270 -1

19 33 1
x19y33 plb 19 33 31 54 583 216 -1

19 34 1
x19y34 plb 19 34 31 54 583 162 -1

19 35 1
x19y35 plb 19 35 31 54 583 108 -1

19 36 1
x19y36 plb 19 36 31 54 583 54 -1

19 37 4
mic_tb_x19y37 miscs_mic_io_t 19 37 4 54 610 0 -1

x19y37 pib 19 37 27 54 583 0 -1

ioclk_x19y37 ioclk_bk7 19 37 0 0 0 0 0

clkdiv_x19y37 clkdiv_bk7 19 37 0 0 0 0 0

20 0 3
mic_tb_x20y0 miscs_mic_io_b 20 0 4 54 641 1998 -1

x20y0 pib 20 0 27 54 614 1998 -1

iol4_b_x20y0 iol_quad_b 20 0 0 0 0 0 0

20 1 1
x20y1 plb 20 1 31 54 614 1944 -1

20 2 1
x20y2 plb 20 2 31 54 614 1890 -1

20 3 1
x20y3 plb 20 3 31 54 614 1836 -1

20 4 1
x20y4 plb 20 4 31 54 614 1782 -1

20 5 1
x20y5 plb 20 5 31 54 614 1728 -1

20 6 1
x20y6 plb 20 6 31 54 614 1674 -1

20 7 1
x20y7 plb 20 7 31 54 614 1620 -1

20 8 1
x20y8 plb 20 8 31 54 614 1566 -1

20 9 1
x20y9 plb 20 9 31 54 614 1512 -1

20 10 1
x20y10 plb 20 10 31 54 614 1458 -1

20 11 1
x20y11 plb 20 11 31 54 614 1404 -1

20 12 1
x20y12 plb 20 12 31 54 614 1350 -1

20 13 1
x20y13 plb 20 13 31 54 614 1296 -1

20 14 1
x20y14 plb 20 14 31 54 614 1242 -1

20 15 1
x20y15 plb 20 15 31 54 614 1188 -1

20 16 1
x20y16 plb 20 16 31 54 614 1134 -1

20 17 1
x20y17 plb 20 17 31 54 614 1080 -1

20 18 1
x20y18 plb 20 18 31 54 614 1026 -1

20 19 1
x20y19 plb 20 19 31 54 614 972 -1

20 20 1
x20y20 plb 20 20 31 54 614 918 -1

20 21 1
x20y21 plb 20 21 31 54 614 864 -1

20 22 1
x20y22 plb 20 22 31 54 614 810 -1

20 23 1
x20y23 plb 20 23 31 54 614 756 -1

20 24 1
x20y24 plb 20 24 31 54 614 702 -1

20 25 1
x20y25 plb 20 25 31 54 614 648 -1

20 26 1
x20y26 plb 20 26 31 54 614 594 -1

20 27 1
x20y27 plb 20 27 31 54 614 540 -1

20 28 1
x20y28 plb 20 28 31 54 614 486 -1

20 29 1
x20y29 plb 20 29 31 54 614 432 -1

20 30 1
x20y30 plb 20 30 31 54 614 378 -1

20 31 1
x20y31 plb 20 31 31 54 614 324 -1

20 32 1
x20y32 plb 20 32 31 54 614 270 -1

20 33 1
x20y33 plb 20 33 31 54 614 216 -1

20 34 1
x20y34 plb 20 34 31 54 614 162 -1

20 35 1
x20y35 plb 20 35 31 54 614 108 -1

20 36 1
x20y36 plb 20 36 31 54 614 54 -1

20 37 3
mic_tb_x20y37 miscs_mic_io_t 20 37 4 54 641 0 -1

x20y37 pib 20 37 27 54 614 0 -1

iol4_t_x20y37 iol_quad_t 20 37 0 0 0 0 0

21 0 2
mic_tb_x21y0 miscs_mic_io_b 21 0 4 54 672 1998 -1

x21y0 pib 21 0 27 54 645 1998 -1

21 1 1
x21y1 plb 21 1 31 54 645 1944 -1

21 2 1
x21y2 plb 21 2 31 54 645 1890 -1

21 3 1
x21y3 plb 21 3 31 54 645 1836 -1

21 4 1
x21y4 plb 21 4 31 54 645 1782 -1

21 5 1
x21y5 plb 21 5 31 54 645 1728 -1

21 6 1
x21y6 plb 21 6 31 54 645 1674 -1

21 7 1
x21y7 plb 21 7 31 54 645 1620 -1

21 8 1
x21y8 plb 21 8 31 54 645 1566 -1

21 9 1
x21y9 plb 21 9 31 54 645 1512 -1

21 10 1
x21y10 plb 21 10 31 54 645 1458 -1

21 11 1
x21y11 plb 21 11 31 54 645 1404 -1

21 12 1
x21y12 plb 21 12 31 54 645 1350 -1

21 13 1
x21y13 plb 21 13 31 54 645 1296 -1

21 14 1
x21y14 plb 21 14 31 54 645 1242 -1

21 15 1
x21y15 plb 21 15 31 54 645 1188 -1

21 16 1
x21y16 plb 21 16 31 54 645 1134 -1

21 17 1
x21y17 plb 21 17 31 54 645 1080 -1

21 18 1
x21y18 plb 21 18 31 54 645 1026 -1

21 19 1
x21y19 plb 21 19 31 54 645 972 -1

21 20 1
x21y20 plb 21 20 31 54 645 918 -1

21 21 1
x21y21 plb 21 21 31 54 645 864 -1

21 22 1
x21y22 plb 21 22 31 54 645 810 -1

21 23 1
x21y23 plb 21 23 31 54 645 756 -1

21 24 1
x21y24 plb 21 24 31 54 645 702 -1

21 25 1
x21y25 plb 21 25 31 54 645 648 -1

21 26 1
x21y26 plb 21 26 31 54 645 594 -1

21 27 1
x21y27 plb 21 27 31 54 645 540 -1

21 28 1
x21y28 plb 21 28 31 54 645 486 -1

21 29 1
x21y29 plb 21 29 31 54 645 432 -1

21 30 1
x21y30 plb 21 30 31 54 645 378 -1

21 31 1
x21y31 plb 21 31 31 54 645 324 -1

21 32 1
x21y32 plb 21 32 31 54 645 270 -1

21 33 1
x21y33 plb 21 33 31 54 645 216 -1

21 34 1
x21y34 plb 21 34 31 54 645 162 -1

21 35 1
x21y35 plb 21 35 31 54 645 108 -1

21 36 1
x21y36 plb 21 36 31 54 645 54 -1

21 37 2
mic_tb_x21y37 miscs_mic_io_t 21 37 4 54 672 0 -1

x21y37 pib 21 37 27 54 645 0 -1

22 0 3
mic_tb_x22y0 miscs_mic_io_b 22 0 4 54 703 1998 -1

x22y0 pib 22 0 27 54 676 1998 -1

iol4_b_x22y0 iol_quad_b 22 0 0 0 0 0 0

22 1 1
x22y1 plb 22 1 31 54 676 1944 -1

22 2 1
x22y2 plb 22 2 31 54 676 1890 -1

22 3 1
x22y3 plb 22 3 31 54 676 1836 -1

22 4 1
x22y4 plb 22 4 31 54 676 1782 -1

22 5 1
x22y5 plb 22 5 31 54 676 1728 -1

22 6 1
x22y6 plb 22 6 31 54 676 1674 -1

22 7 1
x22y7 plb 22 7 31 54 676 1620 -1

22 8 1
x22y8 plb 22 8 31 54 676 1566 -1

22 9 1
x22y9 plb 22 9 31 54 676 1512 -1

22 10 1
x22y10 plb 22 10 31 54 676 1458 -1

22 11 1
x22y11 plb 22 11 31 54 676 1404 -1

22 12 1
x22y12 plb 22 12 31 54 676 1350 -1

22 13 1
x22y13 plb 22 13 31 54 676 1296 -1

22 14 1
x22y14 plb 22 14 31 54 676 1242 -1

22 15 1
x22y15 plb 22 15 31 54 676 1188 -1

22 16 1
x22y16 plb 22 16 31 54 676 1134 -1

22 17 1
x22y17 plb 22 17 31 54 676 1080 -1

22 18 1
x22y18 plb 22 18 31 54 676 1026 -1

22 19 1
x22y19 plb 22 19 31 54 676 972 -1

22 20 1
x22y20 plb 22 20 31 54 676 918 -1

22 21 1
x22y21 plb 22 21 31 54 676 864 -1

22 22 1
x22y22 plb 22 22 31 54 676 810 -1

22 23 1
x22y23 plb 22 23 31 54 676 756 -1

22 24 1
x22y24 plb 22 24 31 54 676 702 -1

22 25 1
x22y25 plb 22 25 31 54 676 648 -1

22 26 1
x22y26 plb 22 26 31 54 676 594 -1

22 27 1
x22y27 plb 22 27 31 54 676 540 -1

22 28 1
x22y28 plb 22 28 31 54 676 486 -1

22 29 1
x22y29 plb 22 29 31 54 676 432 -1

22 30 1
x22y30 plb 22 30 31 54 676 378 -1

22 31 1
x22y31 plb 22 31 31 54 676 324 -1

22 32 1
x22y32 plb 22 32 31 54 676 270 -1

22 33 1
x22y33 plb 22 33 31 54 676 216 -1

22 34 1
x22y34 plb 22 34 31 54 676 162 -1

22 35 1
x22y35 plb 22 35 31 54 676 108 -1

22 36 1
x22y36 plb 22 36 31 54 676 54 -1

22 37 3
mic_tb_x22y37 miscs_mic_io_t 22 37 4 54 703 0 -1

x22y37 pib 22 37 27 54 676 0 -1

iol4_t_x22y37 iol_quad_t 22 37 0 0 0 0 0

23 0 2
mic_tb_x23y0 miscs_mic_io_b 23 0 4 54 734 1998 -1

x23y0 pib 23 0 27 54 707 1998 -1

23 1 1
x23y1 plb 23 1 31 54 707 1944 -1

23 2 1
x23y2 plb 23 2 31 54 707 1890 -1

23 3 1
x23y3 plb 23 3 31 54 707 1836 -1

23 4 1
x23y4 plb 23 4 31 54 707 1782 -1

23 5 1
x23y5 plb 23 5 31 54 707 1728 -1

23 6 1
x23y6 plb 23 6 31 54 707 1674 -1

23 7 1
x23y7 plb 23 7 31 54 707 1620 -1

23 8 1
x23y8 plb 23 8 31 54 707 1566 -1

23 9 1
x23y9 plb 23 9 31 54 707 1512 -1

23 10 1
x23y10 plb 23 10 31 54 707 1458 -1

23 11 1
x23y11 plb 23 11 31 54 707 1404 -1

23 12 1
x23y12 plb 23 12 31 54 707 1350 -1

23 13 1
x23y13 plb 23 13 31 54 707 1296 -1

23 14 1
x23y14 plb 23 14 31 54 707 1242 -1

23 15 1
x23y15 plb 23 15 31 54 707 1188 -1

23 16 1
x23y16 plb 23 16 31 54 707 1134 -1

23 17 1
x23y17 plb 23 17 31 54 707 1080 -1

23 18 1
x23y18 plb 23 18 31 54 707 1026 -1

23 19 1
x23y19 plb 23 19 31 54 707 972 -1

23 20 1
x23y20 plb 23 20 31 54 707 918 -1

23 21 1
x23y21 plb 23 21 31 54 707 864 -1

23 22 1
x23y22 plb 23 22 31 54 707 810 -1

23 23 1
x23y23 plb 23 23 31 54 707 756 -1

23 24 1
x23y24 plb 23 24 31 54 707 702 -1

23 25 1
x23y25 plb 23 25 31 54 707 648 -1

23 26 1
x23y26 plb 23 26 31 54 707 594 -1

23 27 1
x23y27 plb 23 27 31 54 707 540 -1

23 28 1
x23y28 plb 23 28 31 54 707 486 -1

23 29 1
x23y29 plb 23 29 31 54 707 432 -1

23 30 1
x23y30 plb 23 30 31 54 707 378 -1

23 31 1
x23y31 plb 23 31 31 54 707 324 -1

23 32 1
x23y32 plb 23 32 31 54 707 270 -1

23 33 1
x23y33 plb 23 33 31 54 707 216 -1

23 34 1
x23y34 plb 23 34 31 54 707 162 -1

23 35 1
x23y35 plb 23 35 31 54 707 108 -1

23 36 1
x23y36 plb 23 36 31 54 707 54 -1

23 37 2
mic_tb_x23y37 miscs_mic_io_t 23 37 4 54 734 0 -1

x23y37 pib 23 37 27 54 707 0 -1

24 0 3
emb_x24y0 emb_slice 24 0 2 486 765 1566 -1

x24y0 pib 24 0 27 54 738 1998 -1

spine_x24y0 gclk_spine 24 0 0 0 0 0 0

24 1 2
x24y1 pib 24 1 27 54 738 1944 -1

spine_x24y1 gclk_spine 24 1 0 0 0 0 0

24 2 2
x24y2 pib 24 2 27 54 738 1890 -1

spine_x24y2 gclk_spine 24 2 0 0 0 0 0

24 3 2
x24y3 pib 24 3 27 54 738 1836 -1

spine_x24y3 gclk_spine 24 3 0 0 0 0 0

24 4 2
x24y4 pib 24 4 27 54 738 1782 -1

spine_x24y4 gclk_spine 24 4 0 0 0 0 0

24 5 2
x24y5 pib 24 5 27 54 738 1728 -1

spine_x24y5 gclk_spine 24 5 0 0 0 0 0

24 6 2
x24y6 pib 24 6 27 54 738 1674 -1

spine_x24y6 gclk_spine 24 6 0 0 0 0 0

24 7 2
x24y7 pib 24 7 27 54 738 1620 -1

spine_x24y7 gclk_spine 24 7 0 0 0 0 0

24 8 2
x24y8 pib 24 8 27 54 738 1566 -1

spine_x24y8 gclk_spine 24 8 0 0 0 0 0

24 9 3
emb_x24y9 emb_slice 24 9 2 486 765 1080 -1

x24y9 pib 24 9 27 54 738 1512 -1

spine_x24y9 gclk_spine 24 9 0 0 0 0 0

24 10 2
x24y10 pib 24 10 27 54 738 1458 -1

spine_x24y10 gclk_spine 24 10 0 0 0 0 0

24 11 2
x24y11 pib 24 11 27 54 738 1404 -1

spine_x24y11 gclk_spine 24 11 0 0 0 0 0

24 12 2
x24y12 pib 24 12 27 54 738 1350 -1

spine_x24y12 gclk_spine 24 12 0 0 0 0 0

24 13 2
x24y13 pib 24 13 27 54 738 1296 -1

spine_x24y13 gclk_spine 24 13 0 0 0 0 0

24 14 2
x24y14 pib 24 14 27 54 738 1242 -1

spine_x24y14 gclk_spine 24 14 0 0 0 0 0

24 15 2
x24y15 pib 24 15 27 54 738 1188 -1

spine_x24y15 gclk_spine 24 15 0 0 0 0 0

24 16 2
x24y16 pib 24 16 27 54 738 1134 -1

spine_x24y16 gclk_spine 24 16 0 0 0 0 0

24 17 2
x24y17 pib 24 17 27 54 738 1080 -1

spine_x24y17 gclk_spine 24 17 0 0 0 0 0

24 18 5
mic_cr_x24y18 miscs_mic_io_lr_corner_ur 24 18 2 54 765 1026 -1

x24y18 pib 24 18 27 54 738 1026 -1

gclk_ctmux_x24y18 gclk_ctmux_l 24 18 0 0 0 0 0

mult_x24y18 mult 24 18 0 0 0 0 0

spine_x24y18 gclk_spine 24 18 0 0 0 0 0

24 19 4
mic_cr_x24y19 miscs_mic_io_lr_corner_ur 24 19 2 54 765 972 -1

x24y19 pib 24 19 27 54 738 972 -1

gclk_ctmux_x24y19 gclk_ctmux_u 24 19 0 0 0 0 0

spine_x24y19 gclk_spine 24 19 0 0 0 0 0

24 20 3
emb_x24y20 emb_slice 24 20 2 486 765 486 -1

x24y20 pib 24 20 27 54 738 918 -1

spine_x24y20 gclk_spine 24 20 0 0 0 0 0

24 21 2
x24y21 pib 24 21 27 54 738 864 -1

spine_x24y21 gclk_spine 24 21 0 0 0 0 0

24 22 2
x24y22 pib 24 22 27 54 738 810 -1

spine_x24y22 gclk_spine 24 22 0 0 0 0 0

24 23 2
x24y23 pib 24 23 27 54 738 756 -1

spine_x24y23 gclk_spine 24 23 0 0 0 0 0

24 24 2
x24y24 pib 24 24 27 54 738 702 -1

spine_x24y24 gclk_spine 24 24 0 0 0 0 0

24 25 2
x24y25 pib 24 25 27 54 738 648 -1

spine_x24y25 gclk_spine 24 25 0 0 0 0 0

24 26 2
x24y26 pib 24 26 27 54 738 594 -1

spine_x24y26 gclk_spine 24 26 0 0 0 0 0

24 27 2
x24y27 pib 24 27 27 54 738 540 -1

spine_x24y27 gclk_spine 24 27 0 0 0 0 0

24 28 2
x24y28 pib 24 28 27 54 738 486 -1

spine_x24y28 gclk_spine 24 28 0 0 0 0 0

24 29 3
emb_x24y29 emb_slice 24 29 2 486 765 0 -1

x24y29 pib 24 29 27 54 738 432 -1

spine_x24y29 gclk_spine 24 29 0 0 0 0 0

24 30 2
x24y30 pib 24 30 27 54 738 378 -1

spine_x24y30 gclk_spine 24 30 0 0 0 0 0

24 31 2
x24y31 pib 24 31 27 54 738 324 -1

spine_x24y31 gclk_spine 24 31 0 0 0 0 0

24 32 2
x24y32 pib 24 32 27 54 738 270 -1

spine_x24y32 gclk_spine 24 32 0 0 0 0 0

24 33 2
x24y33 pib 24 33 27 54 738 216 -1

spine_x24y33 gclk_spine 24 33 0 0 0 0 0

24 34 2
x24y34 pib 24 34 27 54 738 162 -1

spine_x24y34 gclk_spine 24 34 0 0 0 0 0

24 35 2
x24y35 pib 24 35 27 54 738 108 -1

spine_x24y35 gclk_spine 24 35 0 0 0 0 0

24 36 2
x24y36 pib 24 36 27 54 738 54 -1

spine_x24y36 gclk_spine 24 36 0 0 0 0 0

24 37 2
x24y37 pib 24 37 27 54 738 0 -1

spine_x24y37 gclk_spine 24 37 0 0 0 0 0

25 0 4
mic_tb_x25y0 miscs_mic_io_b 25 0 4 54 794 1998 -1

x25y0 pib 25 0 27 54 767 1998 -1

iol4_b_x25y0 iol_quad_b 25 0 0 0 0 0 0

ios_bankref_x25y0 ios_bankref_br 25 0 0 0 0 0 0

25 1 1
x25y1 plb 25 1 31 54 767 1944 -1

25 2 1
x25y2 plb 25 2 31 54 767 1890 -1

25 3 1
x25y3 plb 25 3 31 54 767 1836 -1

25 4 1
x25y4 plb 25 4 31 54 767 1782 -1

25 5 1
x25y5 plb 25 5 31 54 767 1728 -1

25 6 1
x25y6 plb 25 6 31 54 767 1674 -1

25 7 1
x25y7 plb 25 7 31 54 767 1620 -1

25 8 1
x25y8 plb 25 8 31 54 767 1566 -1

25 9 1
x25y9 plb 25 9 31 54 767 1512 -1

25 10 1
x25y10 plb 25 10 31 54 767 1458 -1

25 11 1
x25y11 plb 25 11 31 54 767 1404 -1

25 12 1
x25y12 plb 25 12 31 54 767 1350 -1

25 13 1
x25y13 plb 25 13 31 54 767 1296 -1

25 14 1
x25y14 plb 25 14 31 54 767 1242 -1

25 15 1
x25y15 plb 25 15 31 54 767 1188 -1

25 16 1
x25y16 plb 25 16 31 54 767 1134 -1

25 17 1
x25y17 plb 25 17 31 54 767 1080 -1

25 18 1
x25y18 plb 25 18 31 54 767 1026 -1

25 19 1
x25y19 plb 25 19 31 54 767 972 -1

25 20 1
x25y20 plb 25 20 31 54 767 918 -1

25 21 1
x25y21 plb 25 21 31 54 767 864 -1

25 22 1
x25y22 plb 25 22 31 54 767 810 -1

25 23 1
x25y23 plb 25 23 31 54 767 756 -1

25 24 1
x25y24 plb 25 24 31 54 767 702 -1

25 25 1
x25y25 plb 25 25 31 54 767 648 -1

25 26 1
x25y26 plb 25 26 31 54 767 594 -1

25 27 1
x25y27 plb 25 27 31 54 767 540 -1

25 28 1
x25y28 plb 25 28 31 54 767 486 -1

25 29 1
x25y29 plb 25 29 31 54 767 432 -1

25 30 1
x25y30 plb 25 30 31 54 767 378 -1

25 31 1
x25y31 plb 25 31 31 54 767 324 -1

25 32 1
x25y32 plb 25 32 31 54 767 270 -1

25 33 1
x25y33 plb 25 33 31 54 767 216 -1

25 34 1
x25y34 plb 25 34 31 54 767 162 -1

25 35 1
x25y35 plb 25 35 31 54 767 108 -1

25 36 1
x25y36 plb 25 36 31 54 767 54 -1

25 37 4
mic_tb_x25y37 miscs_mic_io_t 25 37 4 54 794 0 -1

x25y37 pib 25 37 27 54 767 0 -1

iol4_t_x25y37 iol_quad_t 25 37 0 0 0 0 0

ios_bankref_x25y37 ios_bankref_tr 25 37 0 0 0 0 0

26 0 2
mic_tb_x26y0 miscs_mic_io_b 26 0 4 54 825 1998 -1

x26y0 pib 26 0 27 54 798 1998 -1

26 1 1
x26y1 plb 26 1 31 54 798 1944 -1

26 2 1
x26y2 plb 26 2 31 54 798 1890 -1

26 3 1
x26y3 plb 26 3 31 54 798 1836 -1

26 4 1
x26y4 plb 26 4 31 54 798 1782 -1

26 5 1
x26y5 plb 26 5 31 54 798 1728 -1

26 6 1
x26y6 plb 26 6 31 54 798 1674 -1

26 7 1
x26y7 plb 26 7 31 54 798 1620 -1

26 8 1
x26y8 plb 26 8 31 54 798 1566 -1

26 9 1
x26y9 plb 26 9 31 54 798 1512 -1

26 10 1
x26y10 plb 26 10 31 54 798 1458 -1

26 11 1
x26y11 plb 26 11 31 54 798 1404 -1

26 12 1
x26y12 plb 26 12 31 54 798 1350 -1

26 13 1
x26y13 plb 26 13 31 54 798 1296 -1

26 14 1
x26y14 plb 26 14 31 54 798 1242 -1

26 15 1
x26y15 plb 26 15 31 54 798 1188 -1

26 16 1
x26y16 plb 26 16 31 54 798 1134 -1

26 17 1
x26y17 plb 26 17 31 54 798 1080 -1

26 18 1
x26y18 plb 26 18 31 54 798 1026 -1

26 19 1
x26y19 plb 26 19 31 54 798 972 -1

26 20 1
x26y20 plb 26 20 31 54 798 918 -1

26 21 1
x26y21 plb 26 21 31 54 798 864 -1

26 22 1
x26y22 plb 26 22 31 54 798 810 -1

26 23 1
x26y23 plb 26 23 31 54 798 756 -1

26 24 1
x26y24 plb 26 24 31 54 798 702 -1

26 25 1
x26y25 plb 26 25 31 54 798 648 -1

26 26 1
x26y26 plb 26 26 31 54 798 594 -1

26 27 1
x26y27 plb 26 27 31 54 798 540 -1

26 28 1
x26y28 plb 26 28 31 54 798 486 -1

26 29 1
x26y29 plb 26 29 31 54 798 432 -1

26 30 1
x26y30 plb 26 30 31 54 798 378 -1

26 31 1
x26y31 plb 26 31 31 54 798 324 -1

26 32 1
x26y32 plb 26 32 31 54 798 270 -1

26 33 1
x26y33 plb 26 33 31 54 798 216 -1

26 34 1
x26y34 plb 26 34 31 54 798 162 -1

26 35 1
x26y35 plb 26 35 31 54 798 108 -1

26 36 1
x26y36 plb 26 36 31 54 798 54 -1

26 37 2
mic_tb_x26y37 miscs_mic_io_t 26 37 4 54 825 0 -1

x26y37 pib 26 37 27 54 798 0 -1

27 0 2
mic_tb_x27y0 miscs_mic_io_b 27 0 4 54 856 1998 -1

x27y0 pib 27 0 27 54 829 1998 -1

27 1 1
x27y1 plb 27 1 31 54 829 1944 -1

27 2 1
x27y2 plb 27 2 31 54 829 1890 -1

27 3 1
x27y3 plb 27 3 31 54 829 1836 -1

27 4 1
x27y4 plb 27 4 31 54 829 1782 -1

27 5 1
x27y5 plb 27 5 31 54 829 1728 -1

27 6 1
x27y6 plb 27 6 31 54 829 1674 -1

27 7 1
x27y7 plb 27 7 31 54 829 1620 -1

27 8 1
x27y8 plb 27 8 31 54 829 1566 -1

27 9 1
x27y9 plb 27 9 31 54 829 1512 -1

27 10 1
x27y10 plb 27 10 31 54 829 1458 -1

27 11 1
x27y11 plb 27 11 31 54 829 1404 -1

27 12 1
x27y12 plb 27 12 31 54 829 1350 -1

27 13 1
x27y13 plb 27 13 31 54 829 1296 -1

27 14 1
x27y14 plb 27 14 31 54 829 1242 -1

27 15 1
x27y15 plb 27 15 31 54 829 1188 -1

27 16 1
x27y16 plb 27 16 31 54 829 1134 -1

27 17 1
x27y17 plb 27 17 31 54 829 1080 -1

27 18 1
x27y18 plb 27 18 31 54 829 1026 -1

27 19 1
x27y19 plb 27 19 31 54 829 972 -1

27 20 1
x27y20 plb 27 20 31 54 829 918 -1

27 21 1
x27y21 plb 27 21 31 54 829 864 -1

27 22 1
x27y22 plb 27 22 31 54 829 810 -1

27 23 1
x27y23 plb 27 23 31 54 829 756 -1

27 24 1
x27y24 plb 27 24 31 54 829 702 -1

27 25 1
x27y25 plb 27 25 31 54 829 648 -1

27 26 1
x27y26 plb 27 26 31 54 829 594 -1

27 27 1
x27y27 plb 27 27 31 54 829 540 -1

27 28 1
x27y28 plb 27 28 31 54 829 486 -1

27 29 1
x27y29 plb 27 29 31 54 829 432 -1

27 30 1
x27y30 plb 27 30 31 54 829 378 -1

27 31 1
x27y31 plb 27 31 31 54 829 324 -1

27 32 1
x27y32 plb 27 32 31 54 829 270 -1

27 33 1
x27y33 plb 27 33 31 54 829 216 -1

27 34 1
x27y34 plb 27 34 31 54 829 162 -1

27 35 1
x27y35 plb 27 35 31 54 829 108 -1

27 36 1
x27y36 plb 27 36 31 54 829 54 -1

27 37 2
mic_tb_x27y37 miscs_mic_io_t 27 37 4 54 856 0 -1

x27y37 pib 27 37 27 54 829 0 -1

28 0 3
mic_tb_x28y0 miscs_mic_io_b 28 0 4 54 887 1998 -1

x28y0 pib 28 0 27 54 860 1998 -1

iol4_b_x28y0 iol_quad_b 28 0 0 0 0 0 0

28 1 1
x28y1 plb 28 1 31 54 860 1944 -1

28 2 1
x28y2 plb 28 2 31 54 860 1890 -1

28 3 1
x28y3 plb 28 3 31 54 860 1836 -1

28 4 1
x28y4 plb 28 4 31 54 860 1782 -1

28 5 1
x28y5 plb 28 5 31 54 860 1728 -1

28 6 1
x28y6 plb 28 6 31 54 860 1674 -1

28 7 1
x28y7 plb 28 7 31 54 860 1620 -1

28 8 1
x28y8 plb 28 8 31 54 860 1566 -1

28 9 1
x28y9 plb 28 9 31 54 860 1512 -1

28 10 1
x28y10 plb 28 10 31 54 860 1458 -1

28 11 1
x28y11 plb 28 11 31 54 860 1404 -1

28 12 1
x28y12 plb 28 12 31 54 860 1350 -1

28 13 1
x28y13 plb 28 13 31 54 860 1296 -1

28 14 1
x28y14 plb 28 14 31 54 860 1242 -1

28 15 1
x28y15 plb 28 15 31 54 860 1188 -1

28 16 1
x28y16 plb 28 16 31 54 860 1134 -1

28 17 1
x28y17 plb 28 17 31 54 860 1080 -1

28 18 1
x28y18 plb 28 18 31 54 860 1026 -1

28 19 1
x28y19 plb 28 19 31 54 860 972 -1

28 20 1
x28y20 plb 28 20 31 54 860 918 -1

28 21 1
x28y21 plb 28 21 31 54 860 864 -1

28 22 1
x28y22 plb 28 22 31 54 860 810 -1

28 23 1
x28y23 plb 28 23 31 54 860 756 -1

28 24 1
x28y24 plb 28 24 31 54 860 702 -1

28 25 1
x28y25 plb 28 25 31 54 860 648 -1

28 26 1
x28y26 plb 28 26 31 54 860 594 -1

28 27 1
x28y27 plb 28 27 31 54 860 540 -1

28 28 1
x28y28 plb 28 28 31 54 860 486 -1

28 29 1
x28y29 plb 28 29 31 54 860 432 -1

28 30 1
x28y30 plb 28 30 31 54 860 378 -1

28 31 1
x28y31 plb 28 31 31 54 860 324 -1

28 32 1
x28y32 plb 28 32 31 54 860 270 -1

28 33 1
x28y33 plb 28 33 31 54 860 216 -1

28 34 1
x28y34 plb 28 34 31 54 860 162 -1

28 35 1
x28y35 plb 28 35 31 54 860 108 -1

28 36 1
x28y36 plb 28 36 31 54 860 54 -1

28 37 3
mic_tb_x28y37 miscs_mic_io_t 28 37 4 54 887 0 -1

x28y37 pib 28 37 27 54 860 0 -1

iol4_t_x28y37 iol_quad_t 28 37 0 0 0 0 0

29 0 2
mic_tb_x29y0 miscs_mic_io_b 29 0 4 54 918 1998 -1

x29y0 pib 29 0 27 54 891 1998 -1

29 1 1
x29y1 plb 29 1 31 54 891 1944 -1

29 2 1
x29y2 plb 29 2 31 54 891 1890 -1

29 3 1
x29y3 plb 29 3 31 54 891 1836 -1

29 4 1
x29y4 plb 29 4 31 54 891 1782 -1

29 5 1
x29y5 plb 29 5 31 54 891 1728 -1

29 6 1
x29y6 plb 29 6 31 54 891 1674 -1

29 7 1
x29y7 plb 29 7 31 54 891 1620 -1

29 8 1
x29y8 plb 29 8 31 54 891 1566 -1

29 9 1
x29y9 plb 29 9 31 54 891 1512 -1

29 10 1
x29y10 plb 29 10 31 54 891 1458 -1

29 11 1
x29y11 plb 29 11 31 54 891 1404 -1

29 12 1
x29y12 plb 29 12 31 54 891 1350 -1

29 13 1
x29y13 plb 29 13 31 54 891 1296 -1

29 14 1
x29y14 plb 29 14 31 54 891 1242 -1

29 15 1
x29y15 plb 29 15 31 54 891 1188 -1

29 16 1
x29y16 plb 29 16 31 54 891 1134 -1

29 17 1
x29y17 plb 29 17 31 54 891 1080 -1

29 18 1
x29y18 plb 29 18 31 54 891 1026 -1

29 19 1
x29y19 plb 29 19 31 54 891 972 -1

29 20 1
x29y20 plb 29 20 31 54 891 918 -1

29 21 1
x29y21 plb 29 21 31 54 891 864 -1

29 22 1
x29y22 plb 29 22 31 54 891 810 -1

29 23 1
x29y23 plb 29 23 31 54 891 756 -1

29 24 1
x29y24 plb 29 24 31 54 891 702 -1

29 25 1
x29y25 plb 29 25 31 54 891 648 -1

29 26 1
x29y26 plb 29 26 31 54 891 594 -1

29 27 1
x29y27 plb 29 27 31 54 891 540 -1

29 28 1
x29y28 plb 29 28 31 54 891 486 -1

29 29 1
x29y29 plb 29 29 31 54 891 432 -1

29 30 1
x29y30 plb 29 30 31 54 891 378 -1

29 31 1
x29y31 plb 29 31 31 54 891 324 -1

29 32 1
x29y32 plb 29 32 31 54 891 270 -1

29 33 1
x29y33 plb 29 33 31 54 891 216 -1

29 34 1
x29y34 plb 29 34 31 54 891 162 -1

29 35 1
x29y35 plb 29 35 31 54 891 108 -1

29 36 1
x29y36 plb 29 36 31 54 891 54 -1

29 37 2
mic_tb_x29y37 miscs_mic_io_t 29 37 4 54 918 0 -1

x29y37 pib 29 37 27 54 891 0 -1

30 0 2
mic_tb_x30y0 miscs_mic_io_b 30 0 4 54 949 1998 -1

x30y0 pib 30 0 27 54 922 1998 -1

30 1 1
x30y1 plb 30 1 31 54 922 1944 -1

30 2 1
x30y2 plb 30 2 31 54 922 1890 -1

30 3 1
x30y3 plb 30 3 31 54 922 1836 -1

30 4 1
x30y4 plb 30 4 31 54 922 1782 -1

30 5 1
x30y5 plb 30 5 31 54 922 1728 -1

30 6 1
x30y6 plb 30 6 31 54 922 1674 -1

30 7 1
x30y7 plb 30 7 31 54 922 1620 -1

30 8 1
x30y8 plb 30 8 31 54 922 1566 -1

30 9 1
x30y9 plb 30 9 31 54 922 1512 -1

30 10 1
x30y10 plb 30 10 31 54 922 1458 -1

30 11 1
x30y11 plb 30 11 31 54 922 1404 -1

30 12 1
x30y12 plb 30 12 31 54 922 1350 -1

30 13 1
x30y13 plb 30 13 31 54 922 1296 -1

30 14 1
x30y14 plb 30 14 31 54 922 1242 -1

30 15 1
x30y15 plb 30 15 31 54 922 1188 -1

30 16 1
x30y16 plb 30 16 31 54 922 1134 -1

30 17 1
x30y17 plb 30 17 31 54 922 1080 -1

30 18 1
x30y18 plb 30 18 31 54 922 1026 -1

30 19 1
x30y19 plb 30 19 31 54 922 972 -1

30 20 1
x30y20 plb 30 20 31 54 922 918 -1

30 21 1
x30y21 plb 30 21 31 54 922 864 -1

30 22 1
x30y22 plb 30 22 31 54 922 810 -1

30 23 1
x30y23 plb 30 23 31 54 922 756 -1

30 24 1
x30y24 plb 30 24 31 54 922 702 -1

30 25 1
x30y25 plb 30 25 31 54 922 648 -1

30 26 1
x30y26 plb 30 26 31 54 922 594 -1

30 27 1
x30y27 plb 30 27 31 54 922 540 -1

30 28 1
x30y28 plb 30 28 31 54 922 486 -1

30 29 1
x30y29 plb 30 29 31 54 922 432 -1

30 30 1
x30y30 plb 30 30 31 54 922 378 -1

30 31 1
x30y31 plb 30 31 31 54 922 324 -1

30 32 1
x30y32 plb 30 32 31 54 922 270 -1

30 33 1
x30y33 plb 30 33 31 54 922 216 -1

30 34 1
x30y34 plb 30 34 31 54 922 162 -1

30 35 1
x30y35 plb 30 35 31 54 922 108 -1

30 36 1
x30y36 plb 30 36 31 54 922 54 -1

30 37 2
mic_tb_x30y37 miscs_mic_io_t 30 37 4 54 949 0 -1

x30y37 pib 30 37 27 54 922 0 -1

31 0 3
mic_tb_x31y0 miscs_mic_io_b 31 0 4 54 980 1998 -1

x31y0 pib 31 0 27 54 953 1998 -1

iol4_b_x31y0 iol_quad_b 31 0 0 0 0 0 0

31 1 1
x31y1 plb 31 1 31 54 953 1944 -1

31 2 1
x31y2 plb 31 2 31 54 953 1890 -1

31 3 1
x31y3 plb 31 3 31 54 953 1836 -1

31 4 1
x31y4 plb 31 4 31 54 953 1782 -1

31 5 1
x31y5 plb 31 5 31 54 953 1728 -1

31 6 1
x31y6 plb 31 6 31 54 953 1674 -1

31 7 1
x31y7 plb 31 7 31 54 953 1620 -1

31 8 1
x31y8 plb 31 8 31 54 953 1566 -1

31 9 1
x31y9 plb 31 9 31 54 953 1512 -1

31 10 1
x31y10 plb 31 10 31 54 953 1458 -1

31 11 1
x31y11 plb 31 11 31 54 953 1404 -1

31 12 1
x31y12 plb 31 12 31 54 953 1350 -1

31 13 1
x31y13 plb 31 13 31 54 953 1296 -1

31 14 1
x31y14 plb 31 14 31 54 953 1242 -1

31 15 1
x31y15 plb 31 15 31 54 953 1188 -1

31 16 1
x31y16 plb 31 16 31 54 953 1134 -1

31 17 1
x31y17 plb 31 17 31 54 953 1080 -1

31 18 1
x31y18 plb 31 18 31 54 953 1026 -1

31 19 1
x31y19 plb 31 19 31 54 953 972 -1

31 20 1
x31y20 plb 31 20 31 54 953 918 -1

31 21 1
x31y21 plb 31 21 31 54 953 864 -1

31 22 1
x31y22 plb 31 22 31 54 953 810 -1

31 23 1
x31y23 plb 31 23 31 54 953 756 -1

31 24 1
x31y24 plb 31 24 31 54 953 702 -1

31 25 1
x31y25 plb 31 25 31 54 953 648 -1

31 26 1
x31y26 plb 31 26 31 54 953 594 -1

31 27 1
x31y27 plb 31 27 31 54 953 540 -1

31 28 1
x31y28 plb 31 28 31 54 953 486 -1

31 29 1
x31y29 plb 31 29 31 54 953 432 -1

31 30 1
x31y30 plb 31 30 31 54 953 378 -1

31 31 1
x31y31 plb 31 31 31 54 953 324 -1

31 32 1
x31y32 plb 31 32 31 54 953 270 -1

31 33 1
x31y33 plb 31 33 31 54 953 216 -1

31 34 1
x31y34 plb 31 34 31 54 953 162 -1

31 35 1
x31y35 plb 31 35 31 54 953 108 -1

31 36 1
x31y36 plb 31 36 31 54 953 54 -1

31 37 3
mic_tb_x31y37 miscs_mic_io_t 31 37 4 54 980 0 -1

x31y37 pib 31 37 27 54 953 0 -1

iol4_t_x31y37 iol_quad_t 31 37 0 0 0 0 0

32 0 2
mic_tb_x32y0 miscs_mic_io_b 32 0 4 54 1011 1998 -1

x32y0 pib 32 0 27 54 984 1998 -1

32 1 1
x32y1 plb 32 1 31 54 984 1944 -1

32 2 1
x32y2 plb 32 2 31 54 984 1890 -1

32 3 1
x32y3 plb 32 3 31 54 984 1836 -1

32 4 1
x32y4 plb 32 4 31 54 984 1782 -1

32 5 1
x32y5 plb 32 5 31 54 984 1728 -1

32 6 1
x32y6 plb 32 6 31 54 984 1674 -1

32 7 1
x32y7 plb 32 7 31 54 984 1620 -1

32 8 1
x32y8 plb 32 8 31 54 984 1566 -1

32 9 1
x32y9 plb 32 9 31 54 984 1512 -1

32 10 1
x32y10 plb 32 10 31 54 984 1458 -1

32 11 1
x32y11 plb 32 11 31 54 984 1404 -1

32 12 1
x32y12 plb 32 12 31 54 984 1350 -1

32 13 1
x32y13 plb 32 13 31 54 984 1296 -1

32 14 1
x32y14 plb 32 14 31 54 984 1242 -1

32 15 1
x32y15 plb 32 15 31 54 984 1188 -1

32 16 1
x32y16 plb 32 16 31 54 984 1134 -1

32 17 1
x32y17 plb 32 17 31 54 984 1080 -1

32 18 1
x32y18 plb 32 18 31 54 984 1026 -1

32 19 1
x32y19 plb 32 19 31 54 984 972 -1

32 20 1
x32y20 plb 32 20 31 54 984 918 -1

32 21 1
x32y21 plb 32 21 31 54 984 864 -1

32 22 1
x32y22 plb 32 22 31 54 984 810 -1

32 23 1
x32y23 plb 32 23 31 54 984 756 -1

32 24 1
x32y24 plb 32 24 31 54 984 702 -1

32 25 1
x32y25 plb 32 25 31 54 984 648 -1

32 26 1
x32y26 plb 32 26 31 54 984 594 -1

32 27 1
x32y27 plb 32 27 31 54 984 540 -1

32 28 1
x32y28 plb 32 28 31 54 984 486 -1

32 29 1
x32y29 plb 32 29 31 54 984 432 -1

32 30 1
x32y30 plb 32 30 31 54 984 378 -1

32 31 1
x32y31 plb 32 31 31 54 984 324 -1

32 32 1
x32y32 plb 32 32 31 54 984 270 -1

32 33 1
x32y33 plb 32 33 31 54 984 216 -1

32 34 1
x32y34 plb 32 34 31 54 984 162 -1

32 35 1
x32y35 plb 32 35 31 54 984 108 -1

32 36 1
x32y36 plb 32 36 31 54 984 54 -1

32 37 2
mic_tb_x32y37 miscs_mic_io_t 32 37 4 54 1011 0 -1

x32y37 pib 32 37 27 54 984 0 -1

33 0 2
mic_tb_x33y0 miscs_mic_io_b 33 0 4 54 1042 1998 -1

x33y0 pib 33 0 27 54 1015 1998 -1

33 1 1
x33y1 plb 33 1 31 54 1015 1944 -1

33 2 1
x33y2 plb 33 2 31 54 1015 1890 -1

33 3 1
x33y3 plb 33 3 31 54 1015 1836 -1

33 4 1
x33y4 plb 33 4 31 54 1015 1782 -1

33 5 1
x33y5 plb 33 5 31 54 1015 1728 -1

33 6 1
x33y6 plb 33 6 31 54 1015 1674 -1

33 7 1
x33y7 plb 33 7 31 54 1015 1620 -1

33 8 1
x33y8 plb 33 8 31 54 1015 1566 -1

33 9 1
x33y9 plb 33 9 31 54 1015 1512 -1

33 10 1
x33y10 plb 33 10 31 54 1015 1458 -1

33 11 1
x33y11 plb 33 11 31 54 1015 1404 -1

33 12 1
x33y12 plb 33 12 31 54 1015 1350 -1

33 13 1
x33y13 plb 33 13 31 54 1015 1296 -1

33 14 1
x33y14 plb 33 14 31 54 1015 1242 -1

33 15 1
x33y15 plb 33 15 31 54 1015 1188 -1

33 16 1
x33y16 plb 33 16 31 54 1015 1134 -1

33 17 1
x33y17 plb 33 17 31 54 1015 1080 -1

33 18 1
x33y18 plb 33 18 31 54 1015 1026 -1

33 19 1
x33y19 plb 33 19 31 54 1015 972 -1

33 20 1
x33y20 plb 33 20 31 54 1015 918 -1

33 21 1
x33y21 plb 33 21 31 54 1015 864 -1

33 22 1
x33y22 plb 33 22 31 54 1015 810 -1

33 23 1
x33y23 plb 33 23 31 54 1015 756 -1

33 24 1
x33y24 plb 33 24 31 54 1015 702 -1

33 25 1
x33y25 plb 33 25 31 54 1015 648 -1

33 26 1
x33y26 plb 33 26 31 54 1015 594 -1

33 27 1
x33y27 plb 33 27 31 54 1015 540 -1

33 28 1
x33y28 plb 33 28 31 54 1015 486 -1

33 29 1
x33y29 plb 33 29 31 54 1015 432 -1

33 30 1
x33y30 plb 33 30 31 54 1015 378 -1

33 31 1
x33y31 plb 33 31 31 54 1015 324 -1

33 32 1
x33y32 plb 33 32 31 54 1015 270 -1

33 33 1
x33y33 plb 33 33 31 54 1015 216 -1

33 34 1
x33y34 plb 33 34 31 54 1015 162 -1

33 35 1
x33y35 plb 33 35 31 54 1015 108 -1

33 36 1
x33y36 plb 33 36 31 54 1015 54 -1

33 37 2
mic_tb_x33y37 miscs_mic_io_t 33 37 4 54 1042 0 -1

x33y37 pib 33 37 27 54 1015 0 -1

34 0 2
x34y0 pib 34 0 27 54 1046 1998 -1

emb32k_x34y0 emb32k_b1 34 0 0 0 0 0 0

34 1 1
x34y1 pib 34 1 27 54 1046 1944 -1

34 2 4
mic_lr_x34y2 miscs_mic_io_r 34 2 2 162 1073 1890 -1

x34y2 pib 34 2 27 54 1046 1890 -1

iol4_r_x34y2 iol_quad_r 34 2 0 0 0 0 0

ios_bankref_x34y2 ios_bankref_r 34 2 0 0 0 0 0

34 3 1
x34y3 pib 34 3 27 54 1046 1836 -1

34 4 1
x34y4 pib 34 4 27 54 1046 1782 -1

34 5 3
mic_lr_x34y5 miscs_mic_io_r 34 5 2 162 1073 1728 -1

x34y5 pib 34 5 27 54 1046 1728 -1

iol4_r_x34y5 iol_quad_r 34 5 0 0 0 0 0

34 6 1
x34y6 pib 34 6 27 54 1046 1674 -1

34 7 1
x34y7 pib 34 7 27 54 1046 1620 -1

34 8 3
mic_lr_x34y8 miscs_mic_io_r 34 8 2 162 1073 1566 -1

x34y8 pib 34 8 27 54 1046 1566 -1

iol4_r_x34y8 iol_quad_r 34 8 0 0 0 0 0

34 9 1
x34y9 pib 34 9 27 54 1046 1512 -1

34 10 1
x34y10 pib 34 10 27 54 1046 1458 -1

34 11 3
mic_lr_x34y11 miscs_mic_io_r 34 11 2 162 1073 1404 -1

x34y11 pib 34 11 27 54 1046 1404 -1

iol4_r_x34y11 iol_quad_r 34 11 0 0 0 0 0

34 12 1
x34y12 pib 34 12 27 54 1046 1350 -1

34 13 1
x34y13 pib 34 13 27 54 1046 1296 -1

34 14 3
mic_lr_x34y14 miscs_mic_io_r 34 14 2 162 1073 1242 -1

x34y14 pib 34 14 27 54 1046 1242 -1

iol4_r_x34y14 iol_quad_r 34 14 0 0 0 0 0

34 15 1
x34y15 pib 34 15 27 54 1046 1188 -1

34 16 1
x34y16 pib 34 16 27 54 1046 1134 -1

34 17 4
mic_lr_x34y17 miscs_mic_io_r 34 17 2 162 1073 1080 -1

x34y17 pib 34 17 27 54 1046 1080 -1

iol4_r_x34y17 iol_quad_r 34 17 0 0 0 0 0

ios_bankref_x34y17 ios_bankref_r 34 17 0 0 0 0 0

34 18 5
mic_cr_x34y18 miscs_mic_io_lr_corner_ur 34 18 2 54 1073 1026 -1

x34y18 pib 34 18 27 54 1046 1026 -1

ioclk_x34y18 ioclk_bk5 34 18 0 0 0 0 0

clkdiv_x34y18 clkdiv_bk5 34 18 0 0 0 0 0

gclk_premux_x34y18 gclk_premux_r 34 18 0 0 0 0 0

34 19 4
mic_cr_x34y19 miscs_mic_io_lr_corner_ur 34 19 2 54 1073 972 -1

x34y19 pib 34 19 27 54 1046 972 -1

ioclk_x34y19 ioclk_bk6 34 19 0 0 0 0 0

clkdiv_x34y19 clkdiv_bk6 34 19 0 0 0 0 0

34 20 1
x34y20 pib 34 20 27 54 1046 918 -1

34 21 1
x34y21 pib 34 21 27 54 1046 864 -1

34 22 3
mic_lr_x34y22 miscs_mic_io_r 34 22 2 162 1073 810 -1

x34y22 pib 34 22 27 54 1046 810 -1

iol4_r_x34y22 iol_quad_r 34 22 0 0 0 0 0

34 23 1
x34y23 pib 34 23 27 54 1046 756 -1

34 24 1
x34y24 pib 34 24 27 54 1046 702 -1

34 25 3
mic_lr_x34y25 miscs_mic_io_r 34 25 2 162 1073 648 -1

x34y25 pib 34 25 27 54 1046 648 -1

iol4_r_x34y25 iol_quad_r 34 25 0 0 0 0 0

34 26 1
x34y26 pib 34 26 27 54 1046 594 -1

34 27 1
x34y27 pib 34 27 27 54 1046 540 -1

34 28 3
mic_lr_x34y28 miscs_mic_io_r 34 28 2 162 1073 486 -1

x34y28 pib 34 28 27 54 1046 486 -1

iol4_r_x34y28 iol_quad_r 34 28 0 0 0 0 0

34 29 1
x34y29 pib 34 29 27 54 1046 432 -1

34 30 1
x34y30 pib 34 30 27 54 1046 378 -1

34 31 3
mic_lr_x34y31 miscs_mic_io_r 34 31 2 162 1073 324 -1

x34y31 pib 34 31 27 54 1046 324 -1

iol4_r_x34y31 iol_quad_r 34 31 0 0 0 0 0

34 32 1
x34y32 pib 34 32 27 54 1046 270 -1

34 33 1
x34y33 pib 34 33 27 54 1046 216 -1

34 34 3
mic_lr_x34y34 miscs_mic_io_r 34 34 2 162 1073 162 -1

x34y34 pib 34 34 27 54 1046 162 -1

iol4_r_x34y34 iol_quad_r 34 34 0 0 0 0 0

34 35 1
x34y35 pib 34 35 27 54 1046 108 -1

34 36 1
x34y36 pib 34 36 27 54 1046 54 -1

34 37 4
mic_lr_x34y37 miscs_mic_io_r 34 37 2 162 1073 0 -1

x34y37 pib 34 37 27 54 1046 0 -1

iol4_r_x34y37 iol_pair_r 34 37 0 0 0 0 0

pll_pll_x34y37 pll2 34 37 0 0 0 0 0


clkdiv_bk1
clkdiv_bk2
clkdiv_bk3
clkdiv_bk4
clkdiv_bk5
clkdiv_bk6
clkdiv_bk7
clkdiv_bk8
emb32k_b0
emb32k_b1
emb_slice
gclk_csb
gclk_ctmux_l
gclk_ctmux_u
gclk_premux_b
gclk_premux_l
gclk_premux_r
gclk_premux_t
gclk_spine
ioclk_bk1
ioclk_bk2
ioclk_bk3
ioclk_bk4
ioclk_bk5
ioclk_bk6
ioclk_bk7
ioclk_bk8
iol_pair_l
iol_pair_r
iol_quad_b
iol_quad_l
iol_quad_r
iol_quad_t
ios_bankref_bl
ios_bankref_br
ios_bankref_l
ios_bankref_r
ios_bankref_tl
ios_bankref_tr
miscs_mic_io_b
miscs_mic_io_l
miscs_mic_io_lr_corner_ul
miscs_mic_io_lr_corner_ur
miscs_mic_io_r
miscs_mic_io_t
mult
na
osc
pib
plb
pll0
pll2

power%%20no
0 0 0 0
