
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `demo.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: demo.v
Parsing Verilog input from `demo.v' to AST representation.
Generating RTLIL representation for module `\cmd_bram'.
Generating RTLIL representation for module `\param_bram'.
Generating RTLIL representation for module `\gba_bw_intro_b1ram'.
Generating RTLIL representation for module `\gba_bw_intro_b2ram'.
Generating RTLIL representation for module `\gba_bw_intro_b3ram'.
Generating RTLIL representation for module `\gba_bw_intro_b4ram'.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json demo.json -blif demo.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   1 design levels: demo                
root of   0 design levels: gba_bw_intro_b4ram  
root of   0 design levels: gba_bw_intro_b3ram  
root of   0 design levels: gba_bw_intro_b2ram  
root of   0 design levels: gba_bw_intro_b1ram  
root of   0 design levels: param_bram          
root of   0 design levels: cmd_bram            
Automatically selected demo as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \demo
Used module:     \gba_bw_intro_b4ram
Used module:     \gba_bw_intro_b3ram
Used module:     \gba_bw_intro_b2ram
Used module:     \gba_bw_intro_b1ram
Used module:     \param_bram
Used module:     \cmd_bram

2.2.3. Analyzing design hierarchy..
Top module:  \demo
Used module:     \gba_bw_intro_b4ram
Used module:     \gba_bw_intro_b3ram
Used module:     \gba_bw_intro_b2ram
Used module:     \gba_bw_intro_b1ram
Used module:     \param_bram
Used module:     \cmd_bram
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 39 switch rules as full_case in process $proc$demo.v:293$6781 in module demo.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\demo.$proc$demo.v:212$6866'.
  Set init value: \state = 6'000000
  Set init value: \delay = 16'0000000000000000
  Set init value: \rst = 1'1
  Set init value: \scl = 1'1
  Set init value: \dc = 1'1
  Set init value: \mosi = 1'1
  Set init value: \cs = 1'1
  Set init value: \data = 8'00000000
  Set init value: \bit_counter = 3'111
  Set init value: \pixel_data = 16'0000000000000000
  Set init value: \pixel_bit_counter = 4'1111
  Set init value: \bw_pxls_ptr = 3'111
  Set init value: \cb_rd_en = 1'0
  Set init value: \cb_rd_addr = 5'00000
  Set init value: \pb_rd_en = 1'0
  Set init value: \pb_rd_addr = 7'0000000
  Set init value: \b1_rd_en = 1'0
  Set init value: \b1_rd_addr = 9'000000000
  Set init value: \b2_rd_en = 1'0
  Set init value: \b2_rd_addr = 9'000000000
  Set init value: \b3_rd_en = 1'0
  Set init value: \b3_rd_addr = 9'000000000
  Set init value: \b4_rd_en = 1'0
  Set init value: \b4_rd_addr = 6'000000
  Set init value: \b1_fin = 1'0
  Set init value: \b2_fin = 1'0
  Set init value: \b3_fin = 1'0
  Set init value: \b4_fin = 1'0
  Set init value: \params_left = 14'00000000000000
Found init rule in `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
  Set init value: \valid_out = 1'0
Found init rule in `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
  Set init value: \valid_out = 1'0
Found init rule in `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
  Set init value: \valid_out = 1'0
Found init rule in `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
  Set init value: \valid_out = 1'0
Found init rule in `\param_bram.$proc$param_bram.v:14$230'.
  Set init value: \valid_out = 1'0
Found init rule in `\cmd_bram.$proc$cmd_bram.v:17$47'.
  Set init value: \valid_out = 1'0

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\demo.$proc$demo.v:212$6866'.
     1/30: $1\params_left[13:0]
     2/30: $1\b4_fin[0:0]
     3/30: $1\b3_fin[0:0]
     4/30: $1\b2_fin[0:0]
     5/30: $1\b1_fin[0:0]
     6/30: $1\b4_rd_addr[5:0]
     7/30: $1\b4_rd_en[0:0]
     8/30: $1\b3_rd_addr[8:0]
     9/30: $1\b3_rd_en[0:0]
    10/30: $1\b2_rd_addr[8:0]
    11/30: $1\b2_rd_en[0:0]
    12/30: $1\b1_rd_addr[8:0]
    13/30: $1\b1_rd_en[0:0]
    14/30: $1\pb_rd_addr[6:0]
    15/30: $1\pb_rd_en[0:0]
    16/30: $1\cb_rd_addr[4:0]
    17/30: $1\cb_rd_en[0:0]
    18/30: $0\byte_of_bw_pxls[7:0]
    19/30: $1\bw_pxls_ptr[2:0]
    20/30: $1\pixel_bit_counter[3:0]
    21/30: $1\pixel_data[15:0]
    22/30: $1\bit_counter[2:0]
    23/30: $1\data[7:0]
    24/30: $1\cs[0:0]
    25/30: $1\mosi[0:0]
    26/30: $1\dc[0:0]
    27/30: $1\scl[0:0]
    28/30: $1\rst[0:0]
    29/30: $1\delay[15:0]
    30/30: $1\state[5:0]
Creating decoders for process `\demo.$proc$demo.v:293$6781'.
     1/28: $0\params_left[13:0]
     2/28: $0\b4_fin[0:0]
     3/28: $0\b3_fin[0:0]
     4/28: $0\b2_fin[0:0]
     5/28: $0\b1_fin[0:0]
     6/28: $0\b4_rd_addr[5:0]
     7/28: $0\b4_rd_en[0:0]
     8/28: $0\b3_rd_addr[8:0]
     9/28: $0\b3_rd_en[0:0]
    10/28: $0\b2_rd_addr[8:0]
    11/28: $0\b2_rd_en[0:0]
    12/28: $0\b1_rd_addr[8:0]
    13/28: $0\b1_rd_en[0:0]
    14/28: $0\pb_rd_addr[6:0]
    15/28: $0\pb_rd_en[0:0]
    16/28: $0\cb_rd_addr[4:0]
    17/28: $0\cb_rd_en[0:0]
    18/28: $0\bw_pxls_ptr[2:0]
    19/28: $0\pixel_bit_counter[3:0]
    20/28: $0\pixel_data[15:0]
    21/28: $0\bit_counter[2:0]
    22/28: $0\data[7:0]
    23/28: $0\cs[0:0]
    24/28: $0\mosi[0:0]
    25/28: $0\dc[0:0]
    26/28: $0\rst[0:0]
    27/28: $0\delay[15:0]
    28/28: $0\state[5:0]
Creating decoders for process `\demo.$proc$demo.v:282$6779'.
     1/1: $0\scl[0:0]
Creating decoders for process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
     1/129: $1\valid_out[0:0]
     2/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:79$6583_DATA[7:0]$6778
     3/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:79$6583_ADDR[31:0]$6777
     4/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:78$6582_DATA[7:0]$6776
     5/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:78$6582_ADDR[31:0]$6775
     6/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:77$6581_DATA[7:0]$6774
     7/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:77$6581_ADDR[31:0]$6773
     8/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:76$6580_DATA[7:0]$6772
     9/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:76$6580_ADDR[31:0]$6771
    10/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:75$6579_DATA[7:0]$6770
    11/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:75$6579_ADDR[31:0]$6769
    12/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:74$6578_DATA[7:0]$6768
    13/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:74$6578_ADDR[31:0]$6767
    14/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:73$6577_DATA[7:0]$6766
    15/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:73$6577_ADDR[31:0]$6765
    16/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:72$6576_DATA[7:0]$6764
    17/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:72$6576_ADDR[31:0]$6763
    18/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:71$6575_DATA[7:0]$6762
    19/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:71$6575_ADDR[31:0]$6761
    20/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:70$6574_DATA[7:0]$6760
    21/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:70$6574_ADDR[31:0]$6759
    22/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:69$6573_DATA[7:0]$6758
    23/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:69$6573_ADDR[31:0]$6757
    24/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:68$6572_DATA[7:0]$6756
    25/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:68$6572_ADDR[31:0]$6755
    26/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:67$6571_DATA[7:0]$6754
    27/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:67$6571_ADDR[31:0]$6753
    28/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:66$6570_DATA[7:0]$6752
    29/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:66$6570_ADDR[31:0]$6751
    30/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:65$6569_DATA[7:0]$6750
    31/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:65$6569_ADDR[31:0]$6749
    32/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:64$6568_DATA[7:0]$6748
    33/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:64$6568_ADDR[31:0]$6747
    34/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:63$6567_DATA[7:0]$6746
    35/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:63$6567_ADDR[31:0]$6745
    36/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:62$6566_DATA[7:0]$6744
    37/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:62$6566_ADDR[31:0]$6743
    38/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:61$6565_DATA[7:0]$6742
    39/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:61$6565_ADDR[31:0]$6741
    40/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:60$6564_DATA[7:0]$6740
    41/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:60$6564_ADDR[31:0]$6739
    42/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:59$6563_DATA[7:0]$6738
    43/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:59$6563_ADDR[31:0]$6737
    44/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:58$6562_DATA[7:0]$6736
    45/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:58$6562_ADDR[31:0]$6735
    46/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:57$6561_DATA[7:0]$6734
    47/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:57$6561_ADDR[31:0]$6733
    48/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:56$6560_DATA[7:0]$6732
    49/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:56$6560_ADDR[31:0]$6731
    50/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:55$6559_DATA[7:0]$6730
    51/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:55$6559_ADDR[31:0]$6729
    52/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:54$6558_DATA[7:0]$6728
    53/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:54$6558_ADDR[31:0]$6727
    54/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:53$6557_DATA[7:0]$6726
    55/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:53$6557_ADDR[31:0]$6725
    56/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:52$6556_DATA[7:0]$6724
    57/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:52$6556_ADDR[31:0]$6723
    58/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:51$6555_DATA[7:0]$6722
    59/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:51$6555_ADDR[31:0]$6721
    60/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:50$6554_DATA[7:0]$6720
    61/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:50$6554_ADDR[31:0]$6719
    62/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:49$6553_DATA[7:0]$6718
    63/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:49$6553_ADDR[31:0]$6717
    64/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:48$6552_DATA[7:0]$6716
    65/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:48$6552_ADDR[31:0]$6715
    66/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:47$6551_DATA[7:0]$6714
    67/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:47$6551_ADDR[31:0]$6713
    68/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:46$6550_DATA[7:0]$6712
    69/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:46$6550_ADDR[31:0]$6711
    70/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:45$6549_DATA[7:0]$6710
    71/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:45$6549_ADDR[31:0]$6709
    72/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:44$6548_DATA[7:0]$6708
    73/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:44$6548_ADDR[31:0]$6707
    74/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:43$6547_DATA[7:0]$6706
    75/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:43$6547_ADDR[31:0]$6705
    76/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:42$6546_DATA[7:0]$6704
    77/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:42$6546_ADDR[31:0]$6703
    78/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:41$6545_DATA[7:0]$6702
    79/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:41$6545_ADDR[31:0]$6701
    80/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:40$6544_DATA[7:0]$6700
    81/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:40$6544_ADDR[31:0]$6699
    82/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:39$6543_DATA[7:0]$6698
    83/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:39$6543_ADDR[31:0]$6697
    84/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:38$6542_DATA[7:0]$6696
    85/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:38$6542_ADDR[31:0]$6695
    86/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:37$6541_DATA[7:0]$6694
    87/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:37$6541_ADDR[31:0]$6693
    88/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:36$6540_DATA[7:0]$6692
    89/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:36$6540_ADDR[31:0]$6691
    90/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:35$6539_DATA[7:0]$6690
    91/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:35$6539_ADDR[31:0]$6689
    92/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:34$6538_DATA[7:0]$6688
    93/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:34$6538_ADDR[31:0]$6687
    94/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:33$6537_DATA[7:0]$6686
    95/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:33$6537_ADDR[31:0]$6685
    96/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:32$6536_DATA[7:0]$6684
    97/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:32$6536_ADDR[31:0]$6683
    98/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:31$6535_DATA[7:0]$6682
    99/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:31$6535_ADDR[31:0]$6681
   100/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:30$6534_DATA[7:0]$6680
   101/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:30$6534_ADDR[31:0]$6679
   102/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:29$6533_DATA[7:0]$6678
   103/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:29$6533_ADDR[31:0]$6677
   104/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:28$6532_DATA[7:0]$6676
   105/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:28$6532_ADDR[31:0]$6675
   106/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:27$6531_DATA[7:0]$6674
   107/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:27$6531_ADDR[31:0]$6673
   108/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:26$6530_DATA[7:0]$6672
   109/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:26$6530_ADDR[31:0]$6671
   110/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:25$6529_DATA[7:0]$6670
   111/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:25$6529_ADDR[31:0]$6669
   112/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:24$6528_DATA[7:0]$6668
   113/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:24$6528_ADDR[31:0]$6667
   114/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:23$6527_DATA[7:0]$6666
   115/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:23$6527_ADDR[31:0]$6665
   116/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:22$6526_DATA[7:0]$6664
   117/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:22$6526_ADDR[31:0]$6663
   118/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:21$6525_DATA[7:0]$6662
   119/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:21$6525_ADDR[31:0]$6661
   120/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:20$6524_DATA[7:0]$6660
   121/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:20$6524_ADDR[31:0]$6651
   122/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:19$6523_DATA[7:0]$6658
   123/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:19$6523_ADDR[31:0]$6657
   124/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:18$6522_DATA[7:0]$6656
   125/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:18$6522_ADDR[31:0]$6655
   126/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:17$6521_DATA[7:0]$6654
   127/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:17$6521_ADDR[31:0]$6659
   128/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:16$6520_DATA[7:0]$6653
   129/129: $0$memwr$\memory$gba_bw_intro_b4ram.v:16$6520_ADDR[31:0]$6652
Creating decoders for process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:83$6584'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
     1/1025: $1\valid_out[0:0]
     2/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:527$4980_DATA[7:0]$6519
     3/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:527$4980_ADDR[31:0]$6518
     4/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:526$4979_DATA[7:0]$6517
     5/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:526$4979_ADDR[31:0]$6516
     6/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:525$4978_DATA[7:0]$6515
     7/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:525$4978_ADDR[31:0]$6514
     8/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:524$4977_DATA[7:0]$6513
     9/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:524$4977_ADDR[31:0]$6512
    10/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:523$4976_DATA[7:0]$6511
    11/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:523$4976_ADDR[31:0]$6510
    12/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:522$4975_DATA[7:0]$6509
    13/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:522$4975_ADDR[31:0]$6508
    14/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:521$4974_DATA[7:0]$6507
    15/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:521$4974_ADDR[31:0]$6506
    16/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:520$4973_DATA[7:0]$6505
    17/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:520$4973_ADDR[31:0]$6504
    18/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:519$4972_DATA[7:0]$6503
    19/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:519$4972_ADDR[31:0]$6502
    20/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:518$4971_DATA[7:0]$6501
    21/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:518$4971_ADDR[31:0]$6500
    22/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:517$4970_DATA[7:0]$6499
    23/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:517$4970_ADDR[31:0]$6498
    24/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:516$4969_DATA[7:0]$6497
    25/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:516$4969_ADDR[31:0]$6496
    26/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:515$4968_DATA[7:0]$6495
    27/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:515$4968_ADDR[31:0]$6494
    28/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:514$4967_DATA[7:0]$6493
    29/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:514$4967_ADDR[31:0]$6492
    30/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:513$4966_DATA[7:0]$6491
    31/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:513$4966_ADDR[31:0]$6490
    32/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:512$4965_DATA[7:0]$6489
    33/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:512$4965_ADDR[31:0]$6488
    34/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:511$4964_DATA[7:0]$6487
    35/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:511$4964_ADDR[31:0]$6486
    36/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:510$4963_DATA[7:0]$6485
    37/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:510$4963_ADDR[31:0]$6484
    38/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:509$4962_DATA[7:0]$6483
    39/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:509$4962_ADDR[31:0]$6482
    40/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:508$4961_DATA[7:0]$6481
    41/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:508$4961_ADDR[31:0]$6480
    42/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:507$4960_DATA[7:0]$6479
    43/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:507$4960_ADDR[31:0]$6478
    44/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:506$4959_DATA[7:0]$6477
    45/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:506$4959_ADDR[31:0]$6476
    46/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:505$4958_DATA[7:0]$6475
    47/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:505$4958_ADDR[31:0]$6474
    48/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:504$4957_DATA[7:0]$6473
    49/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:504$4957_ADDR[31:0]$6472
    50/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:503$4956_DATA[7:0]$6471
    51/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:503$4956_ADDR[31:0]$6470
    52/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:502$4955_DATA[7:0]$6469
    53/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:502$4955_ADDR[31:0]$6468
    54/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:501$4954_DATA[7:0]$6467
    55/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:501$4954_ADDR[31:0]$6466
    56/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:500$4953_DATA[7:0]$6465
    57/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:500$4953_ADDR[31:0]$6464
    58/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:499$4952_DATA[7:0]$6463
    59/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:499$4952_ADDR[31:0]$6462
    60/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:498$4951_DATA[7:0]$6461
    61/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:498$4951_ADDR[31:0]$6460
    62/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:497$4950_DATA[7:0]$6459
    63/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:497$4950_ADDR[31:0]$6458
    64/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:496$4949_DATA[7:0]$6457
    65/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:496$4949_ADDR[31:0]$6456
    66/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:495$4948_DATA[7:0]$6455
    67/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:495$4948_ADDR[31:0]$6454
    68/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:494$4947_DATA[7:0]$6453
    69/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:494$4947_ADDR[31:0]$6452
    70/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:493$4946_DATA[7:0]$6451
    71/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:493$4946_ADDR[31:0]$6450
    72/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:492$4945_DATA[7:0]$6449
    73/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:492$4945_ADDR[31:0]$6448
    74/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:491$4944_DATA[7:0]$6447
    75/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:491$4944_ADDR[31:0]$6446
    76/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:490$4943_DATA[7:0]$6445
    77/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:490$4943_ADDR[31:0]$6444
    78/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:489$4942_DATA[7:0]$6443
    79/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:489$4942_ADDR[31:0]$6442
    80/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:488$4941_DATA[7:0]$6441
    81/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:488$4941_ADDR[31:0]$6440
    82/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:487$4940_DATA[7:0]$6439
    83/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:487$4940_ADDR[31:0]$6438
    84/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:486$4939_DATA[7:0]$6437
    85/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:486$4939_ADDR[31:0]$6436
    86/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:485$4938_DATA[7:0]$6435
    87/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:485$4938_ADDR[31:0]$6434
    88/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:484$4937_DATA[7:0]$6433
    89/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:484$4937_ADDR[31:0]$6432
    90/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:483$4936_DATA[7:0]$6431
    91/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:483$4936_ADDR[31:0]$6430
    92/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:482$4935_DATA[7:0]$6429
    93/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:482$4935_ADDR[31:0]$6428
    94/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:481$4934_DATA[7:0]$6427
    95/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:481$4934_ADDR[31:0]$6426
    96/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:480$4933_DATA[7:0]$6425
    97/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:480$4933_ADDR[31:0]$6424
    98/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:479$4932_DATA[7:0]$6423
    99/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:479$4932_ADDR[31:0]$6422
   100/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:478$4931_DATA[7:0]$6421
   101/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:478$4931_ADDR[31:0]$6420
   102/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:477$4930_DATA[7:0]$6419
   103/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:477$4930_ADDR[31:0]$6418
   104/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:476$4929_DATA[7:0]$6417
   105/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:476$4929_ADDR[31:0]$6416
   106/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:475$4928_DATA[7:0]$6415
   107/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:475$4928_ADDR[31:0]$6414
   108/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:474$4927_DATA[7:0]$6413
   109/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:474$4927_ADDR[31:0]$6412
   110/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:473$4926_DATA[7:0]$6411
   111/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:473$4926_ADDR[31:0]$6410
   112/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:472$4925_DATA[7:0]$6409
   113/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:472$4925_ADDR[31:0]$6408
   114/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:471$4924_DATA[7:0]$6407
   115/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:471$4924_ADDR[31:0]$6406
   116/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:470$4923_DATA[7:0]$6405
   117/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:470$4923_ADDR[31:0]$6404
   118/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:469$4922_DATA[7:0]$6403
   119/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:469$4922_ADDR[31:0]$6402
   120/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:468$4921_DATA[7:0]$6401
   121/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:468$4921_ADDR[31:0]$6400
   122/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:467$4920_DATA[7:0]$6399
   123/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:467$4920_ADDR[31:0]$6398
   124/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:466$4919_DATA[7:0]$6397
   125/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:466$4919_ADDR[31:0]$6396
   126/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:465$4918_DATA[7:0]$6395
   127/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:465$4918_ADDR[31:0]$6394
   128/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:464$4917_DATA[7:0]$6393
   129/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:464$4917_ADDR[31:0]$6392
   130/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:463$4916_DATA[7:0]$6391
   131/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:463$4916_ADDR[31:0]$6390
   132/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:462$4915_DATA[7:0]$6389
   133/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:462$4915_ADDR[31:0]$6388
   134/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:461$4914_DATA[7:0]$6387
   135/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:461$4914_ADDR[31:0]$6386
   136/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:460$4913_DATA[7:0]$6385
   137/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:460$4913_ADDR[31:0]$6384
   138/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:459$4912_DATA[7:0]$6383
   139/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:459$4912_ADDR[31:0]$6382
   140/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:458$4911_DATA[7:0]$6381
   141/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:458$4911_ADDR[31:0]$6380
   142/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:457$4910_DATA[7:0]$6379
   143/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:457$4910_ADDR[31:0]$6378
   144/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:456$4909_DATA[7:0]$6377
   145/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:456$4909_ADDR[31:0]$6376
   146/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:455$4908_DATA[7:0]$6375
   147/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:455$4908_ADDR[31:0]$6374
   148/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:454$4907_DATA[7:0]$6373
   149/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:454$4907_ADDR[31:0]$6372
   150/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:453$4906_DATA[7:0]$6371
   151/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:453$4906_ADDR[31:0]$6370
   152/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:452$4905_DATA[7:0]$6369
   153/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:452$4905_ADDR[31:0]$6368
   154/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:451$4904_DATA[7:0]$6367
   155/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:451$4904_ADDR[31:0]$6366
   156/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:450$4903_DATA[7:0]$6365
   157/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:450$4903_ADDR[31:0]$6364
   158/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:449$4902_DATA[7:0]$6363
   159/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:449$4902_ADDR[31:0]$6362
   160/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:448$4901_DATA[7:0]$6361
   161/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:448$4901_ADDR[31:0]$6360
   162/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:447$4900_DATA[7:0]$6359
   163/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:447$4900_ADDR[31:0]$6358
   164/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:446$4899_DATA[7:0]$6357
   165/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:446$4899_ADDR[31:0]$6356
   166/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:445$4898_DATA[7:0]$6355
   167/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:445$4898_ADDR[31:0]$6354
   168/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:444$4897_DATA[7:0]$6353
   169/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:444$4897_ADDR[31:0]$6352
   170/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:443$4896_DATA[7:0]$6351
   171/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:443$4896_ADDR[31:0]$6350
   172/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:442$4895_DATA[7:0]$6349
   173/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:442$4895_ADDR[31:0]$6348
   174/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:441$4894_DATA[7:0]$6347
   175/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:441$4894_ADDR[31:0]$6346
   176/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:440$4893_DATA[7:0]$6345
   177/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:440$4893_ADDR[31:0]$6344
   178/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:439$4892_DATA[7:0]$6343
   179/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:439$4892_ADDR[31:0]$6342
   180/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:438$4891_DATA[7:0]$6341
   181/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:438$4891_ADDR[31:0]$6340
   182/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:437$4890_DATA[7:0]$6339
   183/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:437$4890_ADDR[31:0]$6338
   184/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:436$4889_DATA[7:0]$6337
   185/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:436$4889_ADDR[31:0]$6336
   186/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:435$4888_DATA[7:0]$6335
   187/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:435$4888_ADDR[31:0]$6334
   188/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:434$4887_DATA[7:0]$6333
   189/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:434$4887_ADDR[31:0]$6332
   190/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:433$4886_DATA[7:0]$6331
   191/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:433$4886_ADDR[31:0]$6330
   192/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:432$4885_DATA[7:0]$6329
   193/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:432$4885_ADDR[31:0]$6328
   194/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:431$4884_DATA[7:0]$6327
   195/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:431$4884_ADDR[31:0]$6326
   196/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:430$4883_DATA[7:0]$6325
   197/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:430$4883_ADDR[31:0]$6324
   198/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:429$4882_DATA[7:0]$6323
   199/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:429$4882_ADDR[31:0]$6322
   200/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:428$4881_DATA[7:0]$6321
   201/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:428$4881_ADDR[31:0]$6320
   202/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:427$4880_DATA[7:0]$6319
   203/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:427$4880_ADDR[31:0]$6318
   204/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:426$4879_DATA[7:0]$6317
   205/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:426$4879_ADDR[31:0]$6316
   206/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:425$4878_DATA[7:0]$6315
   207/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:425$4878_ADDR[31:0]$6314
   208/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:424$4877_DATA[7:0]$6313
   209/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:424$4877_ADDR[31:0]$6312
   210/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:423$4876_DATA[7:0]$6311
   211/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:423$4876_ADDR[31:0]$6310
   212/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:422$4875_DATA[7:0]$6309
   213/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:422$4875_ADDR[31:0]$6308
   214/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:421$4874_DATA[7:0]$6307
   215/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:421$4874_ADDR[31:0]$6306
   216/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:420$4873_DATA[7:0]$6305
   217/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:420$4873_ADDR[31:0]$6304
   218/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:419$4872_DATA[7:0]$6303
   219/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:419$4872_ADDR[31:0]$6302
   220/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:418$4871_DATA[7:0]$6301
   221/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:418$4871_ADDR[31:0]$6300
   222/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:417$4870_DATA[7:0]$6299
   223/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:417$4870_ADDR[31:0]$6298
   224/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:416$4869_DATA[7:0]$6297
   225/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:416$4869_ADDR[31:0]$6296
   226/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:415$4868_DATA[7:0]$6295
   227/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:415$4868_ADDR[31:0]$6294
   228/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:414$4867_DATA[7:0]$6293
   229/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:414$4867_ADDR[31:0]$6292
   230/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:413$4866_DATA[7:0]$6291
   231/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:413$4866_ADDR[31:0]$6290
   232/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:412$4865_DATA[7:0]$6289
   233/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:412$4865_ADDR[31:0]$6288
   234/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:411$4864_DATA[7:0]$6287
   235/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:411$4864_ADDR[31:0]$6286
   236/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:410$4863_DATA[7:0]$6285
   237/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:410$4863_ADDR[31:0]$6284
   238/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:409$4862_DATA[7:0]$6283
   239/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:409$4862_ADDR[31:0]$6282
   240/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:408$4861_DATA[7:0]$6281
   241/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:408$4861_ADDR[31:0]$6280
   242/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:407$4860_DATA[7:0]$6279
   243/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:407$4860_ADDR[31:0]$6278
   244/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:406$4859_DATA[7:0]$6277
   245/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:406$4859_ADDR[31:0]$6276
   246/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:405$4858_DATA[7:0]$6275
   247/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:405$4858_ADDR[31:0]$6274
   248/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:404$4857_DATA[7:0]$6273
   249/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:404$4857_ADDR[31:0]$6272
   250/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:403$4856_DATA[7:0]$6271
   251/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:403$4856_ADDR[31:0]$6270
   252/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:402$4855_DATA[7:0]$6269
   253/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:402$4855_ADDR[31:0]$6268
   254/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:401$4854_DATA[7:0]$6267
   255/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:401$4854_ADDR[31:0]$6266
   256/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:400$4853_DATA[7:0]$6265
   257/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:400$4853_ADDR[31:0]$6264
   258/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:399$4852_DATA[7:0]$6263
   259/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:399$4852_ADDR[31:0]$6262
   260/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:398$4851_DATA[7:0]$6261
   261/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:398$4851_ADDR[31:0]$6260
   262/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:397$4850_DATA[7:0]$6259
   263/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:397$4850_ADDR[31:0]$6258
   264/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:396$4849_DATA[7:0]$6257
   265/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:396$4849_ADDR[31:0]$6256
   266/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:395$4848_DATA[7:0]$6255
   267/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:395$4848_ADDR[31:0]$6254
   268/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:394$4847_DATA[7:0]$6253
   269/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:394$4847_ADDR[31:0]$6252
   270/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:393$4846_DATA[7:0]$6251
   271/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:393$4846_ADDR[31:0]$6250
   272/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:392$4845_DATA[7:0]$6249
   273/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:392$4845_ADDR[31:0]$6248
   274/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:391$4844_DATA[7:0]$6247
   275/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:391$4844_ADDR[31:0]$6246
   276/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:390$4843_DATA[7:0]$6245
   277/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:390$4843_ADDR[31:0]$6244
   278/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:389$4842_DATA[7:0]$6243
   279/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:389$4842_ADDR[31:0]$6242
   280/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:388$4841_DATA[7:0]$6241
   281/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:388$4841_ADDR[31:0]$6240
   282/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:387$4840_DATA[7:0]$6239
   283/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:387$4840_ADDR[31:0]$6238
   284/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:386$4839_DATA[7:0]$6237
   285/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:386$4839_ADDR[31:0]$6236
   286/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:385$4838_DATA[7:0]$6235
   287/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:385$4838_ADDR[31:0]$6234
   288/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:384$4837_DATA[7:0]$6233
   289/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:384$4837_ADDR[31:0]$6232
   290/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:383$4836_DATA[7:0]$6231
   291/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:383$4836_ADDR[31:0]$6230
   292/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:382$4835_DATA[7:0]$6229
   293/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:382$4835_ADDR[31:0]$6228
   294/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:381$4834_DATA[7:0]$6227
   295/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:381$4834_ADDR[31:0]$6226
   296/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:380$4833_DATA[7:0]$6225
   297/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:380$4833_ADDR[31:0]$6224
   298/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:379$4832_DATA[7:0]$6223
   299/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:379$4832_ADDR[31:0]$6222
   300/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:378$4831_DATA[7:0]$6221
   301/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:378$4831_ADDR[31:0]$6220
   302/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:377$4830_DATA[7:0]$6219
   303/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:377$4830_ADDR[31:0]$6218
   304/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:376$4829_DATA[7:0]$6217
   305/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:376$4829_ADDR[31:0]$6216
   306/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:375$4828_DATA[7:0]$6215
   307/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:375$4828_ADDR[31:0]$6214
   308/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:374$4827_DATA[7:0]$6213
   309/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:374$4827_ADDR[31:0]$6212
   310/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:373$4826_DATA[7:0]$6211
   311/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:373$4826_ADDR[31:0]$6210
   312/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:372$4825_DATA[7:0]$6209
   313/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:372$4825_ADDR[31:0]$6208
   314/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:371$4824_DATA[7:0]$6207
   315/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:371$4824_ADDR[31:0]$6206
   316/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:370$4823_DATA[7:0]$6205
   317/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:370$4823_ADDR[31:0]$6204
   318/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:369$4822_DATA[7:0]$6203
   319/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:369$4822_ADDR[31:0]$6202
   320/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:368$4821_DATA[7:0]$6201
   321/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:368$4821_ADDR[31:0]$6200
   322/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:367$4820_DATA[7:0]$6199
   323/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:367$4820_ADDR[31:0]$6198
   324/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:366$4819_DATA[7:0]$6197
   325/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:366$4819_ADDR[31:0]$6196
   326/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:365$4818_DATA[7:0]$6195
   327/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:365$4818_ADDR[31:0]$6194
   328/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:364$4817_DATA[7:0]$6193
   329/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:364$4817_ADDR[31:0]$6192
   330/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:363$4816_DATA[7:0]$6191
   331/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:363$4816_ADDR[31:0]$6190
   332/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:362$4815_DATA[7:0]$6189
   333/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:362$4815_ADDR[31:0]$6188
   334/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:361$4814_DATA[7:0]$6187
   335/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:361$4814_ADDR[31:0]$6186
   336/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:360$4813_DATA[7:0]$6185
   337/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:360$4813_ADDR[31:0]$6184
   338/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:359$4812_DATA[7:0]$6183
   339/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:359$4812_ADDR[31:0]$6182
   340/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:358$4811_DATA[7:0]$6181
   341/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:358$4811_ADDR[31:0]$6180
   342/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:357$4810_DATA[7:0]$6179
   343/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:357$4810_ADDR[31:0]$6178
   344/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:356$4809_DATA[7:0]$6177
   345/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:356$4809_ADDR[31:0]$6176
   346/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:355$4808_DATA[7:0]$6175
   347/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:355$4808_ADDR[31:0]$6174
   348/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:354$4807_DATA[7:0]$6173
   349/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:354$4807_ADDR[31:0]$6172
   350/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:353$4806_DATA[7:0]$6171
   351/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:353$4806_ADDR[31:0]$6170
   352/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:352$4805_DATA[7:0]$6169
   353/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:352$4805_ADDR[31:0]$6168
   354/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:351$4804_DATA[7:0]$6167
   355/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:351$4804_ADDR[31:0]$6166
   356/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:350$4803_DATA[7:0]$6165
   357/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:350$4803_ADDR[31:0]$6164
   358/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:349$4802_DATA[7:0]$6163
   359/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:349$4802_ADDR[31:0]$6162
   360/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:348$4801_DATA[7:0]$6161
   361/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:348$4801_ADDR[31:0]$6160
   362/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:347$4800_DATA[7:0]$6159
   363/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:347$4800_ADDR[31:0]$6158
   364/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:346$4799_DATA[7:0]$6157
   365/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:346$4799_ADDR[31:0]$6156
   366/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:345$4798_DATA[7:0]$6155
   367/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:345$4798_ADDR[31:0]$6154
   368/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:344$4797_DATA[7:0]$6153
   369/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:344$4797_ADDR[31:0]$6152
   370/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:343$4796_DATA[7:0]$6151
   371/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:343$4796_ADDR[31:0]$6150
   372/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:342$4795_DATA[7:0]$6149
   373/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:342$4795_ADDR[31:0]$6148
   374/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:341$4794_DATA[7:0]$6147
   375/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:341$4794_ADDR[31:0]$6146
   376/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:340$4793_DATA[7:0]$6145
   377/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:340$4793_ADDR[31:0]$6144
   378/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:339$4792_DATA[7:0]$6143
   379/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:339$4792_ADDR[31:0]$6142
   380/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:338$4791_DATA[7:0]$6141
   381/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:338$4791_ADDR[31:0]$6140
   382/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:337$4790_DATA[7:0]$6139
   383/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:337$4790_ADDR[31:0]$6138
   384/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:336$4789_DATA[7:0]$6137
   385/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:336$4789_ADDR[31:0]$6136
   386/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:335$4788_DATA[7:0]$6135
   387/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:335$4788_ADDR[31:0]$6134
   388/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:334$4787_DATA[7:0]$6133
   389/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:334$4787_ADDR[31:0]$6132
   390/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:333$4786_DATA[7:0]$6131
   391/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:333$4786_ADDR[31:0]$6130
   392/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:332$4785_DATA[7:0]$6129
   393/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:332$4785_ADDR[31:0]$6128
   394/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:331$4784_DATA[7:0]$6127
   395/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:331$4784_ADDR[31:0]$6126
   396/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:330$4783_DATA[7:0]$6125
   397/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:330$4783_ADDR[31:0]$6124
   398/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:329$4782_DATA[7:0]$6123
   399/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:329$4782_ADDR[31:0]$6122
   400/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:328$4781_DATA[7:0]$6121
   401/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:328$4781_ADDR[31:0]$6120
   402/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:327$4780_DATA[7:0]$6119
   403/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:327$4780_ADDR[31:0]$6118
   404/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:326$4779_DATA[7:0]$6117
   405/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:326$4779_ADDR[31:0]$6116
   406/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:325$4778_DATA[7:0]$6115
   407/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:325$4778_ADDR[31:0]$6114
   408/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:324$4777_DATA[7:0]$6113
   409/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:324$4777_ADDR[31:0]$6112
   410/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:323$4776_DATA[7:0]$6111
   411/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:323$4776_ADDR[31:0]$6110
   412/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:322$4775_DATA[7:0]$6109
   413/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:322$4775_ADDR[31:0]$6108
   414/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:321$4774_DATA[7:0]$6107
   415/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:321$4774_ADDR[31:0]$6106
   416/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:320$4773_DATA[7:0]$6105
   417/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:320$4773_ADDR[31:0]$6104
   418/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:319$4772_DATA[7:0]$6103
   419/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:319$4772_ADDR[31:0]$6102
   420/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:318$4771_DATA[7:0]$6101
   421/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:318$4771_ADDR[31:0]$6100
   422/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:317$4770_DATA[7:0]$6099
   423/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:317$4770_ADDR[31:0]$6098
   424/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:316$4769_DATA[7:0]$6097
   425/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:316$4769_ADDR[31:0]$6096
   426/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:315$4768_DATA[7:0]$6095
   427/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:315$4768_ADDR[31:0]$6094
   428/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:314$4767_DATA[7:0]$6093
   429/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:314$4767_ADDR[31:0]$6092
   430/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:313$4766_DATA[7:0]$6091
   431/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:313$4766_ADDR[31:0]$6090
   432/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:312$4765_DATA[7:0]$6089
   433/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:312$4765_ADDR[31:0]$6088
   434/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:311$4764_DATA[7:0]$6087
   435/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:311$4764_ADDR[31:0]$6086
   436/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:310$4763_DATA[7:0]$6085
   437/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:310$4763_ADDR[31:0]$6084
   438/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:309$4762_DATA[7:0]$6083
   439/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:309$4762_ADDR[31:0]$6082
   440/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:308$4761_DATA[7:0]$6081
   441/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:308$4761_ADDR[31:0]$6080
   442/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:307$4760_DATA[7:0]$6079
   443/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:307$4760_ADDR[31:0]$6078
   444/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:306$4759_DATA[7:0]$6077
   445/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:306$4759_ADDR[31:0]$6076
   446/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:305$4758_DATA[7:0]$6075
   447/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:305$4758_ADDR[31:0]$6074
   448/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:304$4757_DATA[7:0]$6073
   449/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:304$4757_ADDR[31:0]$6072
   450/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:303$4756_DATA[7:0]$6071
   451/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:303$4756_ADDR[31:0]$6070
   452/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:302$4755_DATA[7:0]$6069
   453/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:302$4755_ADDR[31:0]$6068
   454/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:301$4754_DATA[7:0]$6067
   455/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:301$4754_ADDR[31:0]$6066
   456/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:300$4753_DATA[7:0]$6065
   457/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:300$4753_ADDR[31:0]$6064
   458/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:299$4752_DATA[7:0]$6063
   459/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:299$4752_ADDR[31:0]$6062
   460/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:298$4751_DATA[7:0]$6061
   461/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:298$4751_ADDR[31:0]$6060
   462/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:297$4750_DATA[7:0]$6059
   463/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:297$4750_ADDR[31:0]$6058
   464/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:296$4749_DATA[7:0]$6057
   465/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:296$4749_ADDR[31:0]$6056
   466/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:295$4748_DATA[7:0]$6055
   467/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:295$4748_ADDR[31:0]$6054
   468/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:294$4747_DATA[7:0]$6053
   469/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:294$4747_ADDR[31:0]$6052
   470/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:293$4746_DATA[7:0]$6051
   471/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:293$4746_ADDR[31:0]$6050
   472/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:292$4745_DATA[7:0]$6049
   473/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:292$4745_ADDR[31:0]$6048
   474/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:291$4744_DATA[7:0]$6047
   475/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:291$4744_ADDR[31:0]$6046
   476/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:290$4743_DATA[7:0]$6045
   477/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:290$4743_ADDR[31:0]$6044
   478/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:289$4742_DATA[7:0]$6043
   479/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:289$4742_ADDR[31:0]$6042
   480/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:288$4741_DATA[7:0]$6041
   481/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:288$4741_ADDR[31:0]$6040
   482/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:287$4740_DATA[7:0]$6039
   483/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:287$4740_ADDR[31:0]$6038
   484/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:286$4739_DATA[7:0]$6037
   485/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:286$4739_ADDR[31:0]$6036
   486/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:285$4738_DATA[7:0]$6035
   487/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:285$4738_ADDR[31:0]$6034
   488/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:284$4737_DATA[7:0]$6033
   489/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:284$4737_ADDR[31:0]$6032
   490/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:283$4736_DATA[7:0]$6031
   491/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:283$4736_ADDR[31:0]$6030
   492/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:282$4735_DATA[7:0]$6029
   493/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:282$4735_ADDR[31:0]$6028
   494/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:281$4734_DATA[7:0]$6027
   495/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:281$4734_ADDR[31:0]$6026
   496/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:280$4733_DATA[7:0]$6025
   497/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:280$4733_ADDR[31:0]$6024
   498/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:279$4732_DATA[7:0]$6023
   499/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:279$4732_ADDR[31:0]$6022
   500/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:278$4731_DATA[7:0]$6021
   501/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:278$4731_ADDR[31:0]$6020
   502/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:277$4730_DATA[7:0]$6019
   503/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:277$4730_ADDR[31:0]$6018
   504/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:276$4729_DATA[7:0]$6017
   505/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:276$4729_ADDR[31:0]$6016
   506/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:275$4728_DATA[7:0]$6015
   507/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:275$4728_ADDR[31:0]$6014
   508/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:274$4727_DATA[7:0]$6013
   509/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:274$4727_ADDR[31:0]$6012
   510/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:273$4726_DATA[7:0]$6011
   511/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:273$4726_ADDR[31:0]$6010
   512/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:272$4725_DATA[7:0]$6009
   513/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:272$4725_ADDR[31:0]$6008
   514/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:271$4724_DATA[7:0]$6007
   515/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:271$4724_ADDR[31:0]$6006
   516/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:270$4723_DATA[7:0]$6005
   517/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:270$4723_ADDR[31:0]$6004
   518/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:269$4722_DATA[7:0]$6003
   519/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:269$4722_ADDR[31:0]$6002
   520/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:268$4721_DATA[7:0]$6001
   521/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:268$4721_ADDR[31:0]$6000
   522/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:267$4720_DATA[7:0]$5999
   523/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:267$4720_ADDR[31:0]$5998
   524/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:266$4719_DATA[7:0]$5997
   525/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:266$4719_ADDR[31:0]$5996
   526/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:265$4718_DATA[7:0]$5995
   527/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:265$4718_ADDR[31:0]$5994
   528/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:264$4717_DATA[7:0]$5993
   529/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:264$4717_ADDR[31:0]$5992
   530/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:263$4716_DATA[7:0]$5991
   531/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:263$4716_ADDR[31:0]$5990
   532/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:262$4715_DATA[7:0]$5989
   533/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:262$4715_ADDR[31:0]$5988
   534/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:261$4714_DATA[7:0]$5987
   535/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:261$4714_ADDR[31:0]$5986
   536/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:260$4713_DATA[7:0]$5985
   537/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:260$4713_ADDR[31:0]$5984
   538/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:259$4712_DATA[7:0]$5983
   539/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:259$4712_ADDR[31:0]$5982
   540/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:258$4711_DATA[7:0]$5981
   541/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:258$4711_ADDR[31:0]$5980
   542/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:257$4710_DATA[7:0]$5979
   543/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:257$4710_ADDR[31:0]$5978
   544/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:256$4709_DATA[7:0]$5977
   545/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:256$4709_ADDR[31:0]$5976
   546/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:255$4708_DATA[7:0]$5975
   547/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:255$4708_ADDR[31:0]$5974
   548/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:254$4707_DATA[7:0]$5973
   549/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:254$4707_ADDR[31:0]$5972
   550/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:253$4706_DATA[7:0]$5971
   551/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:253$4706_ADDR[31:0]$5970
   552/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:252$4705_DATA[7:0]$5969
   553/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:252$4705_ADDR[31:0]$5968
   554/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:251$4704_DATA[7:0]$5967
   555/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:251$4704_ADDR[31:0]$5966
   556/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:250$4703_DATA[7:0]$5965
   557/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:250$4703_ADDR[31:0]$5964
   558/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:249$4702_DATA[7:0]$5963
   559/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:249$4702_ADDR[31:0]$5962
   560/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:248$4701_DATA[7:0]$5961
   561/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:248$4701_ADDR[31:0]$5960
   562/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:247$4700_DATA[7:0]$5959
   563/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:247$4700_ADDR[31:0]$5958
   564/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:246$4699_DATA[7:0]$5957
   565/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:246$4699_ADDR[31:0]$5956
   566/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:245$4698_DATA[7:0]$5955
   567/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:245$4698_ADDR[31:0]$5954
   568/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:244$4697_DATA[7:0]$5953
   569/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:244$4697_ADDR[31:0]$5952
   570/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:243$4696_DATA[7:0]$5951
   571/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:243$4696_ADDR[31:0]$5950
   572/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:242$4695_DATA[7:0]$5949
   573/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:242$4695_ADDR[31:0]$5948
   574/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:241$4694_DATA[7:0]$5947
   575/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:241$4694_ADDR[31:0]$5946
   576/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:240$4693_DATA[7:0]$5945
   577/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:240$4693_ADDR[31:0]$5944
   578/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:239$4692_DATA[7:0]$5943
   579/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:239$4692_ADDR[31:0]$5942
   580/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:238$4691_DATA[7:0]$5941
   581/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:238$4691_ADDR[31:0]$5940
   582/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:237$4690_DATA[7:0]$5939
   583/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:237$4690_ADDR[31:0]$5938
   584/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:236$4689_DATA[7:0]$5937
   585/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:236$4689_ADDR[31:0]$5936
   586/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:235$4688_DATA[7:0]$5935
   587/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:235$4688_ADDR[31:0]$5934
   588/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:234$4687_DATA[7:0]$5933
   589/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:234$4687_ADDR[31:0]$5932
   590/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:233$4686_DATA[7:0]$5931
   591/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:233$4686_ADDR[31:0]$5930
   592/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:232$4685_DATA[7:0]$5929
   593/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:232$4685_ADDR[31:0]$5928
   594/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:231$4684_DATA[7:0]$5927
   595/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:231$4684_ADDR[31:0]$5926
   596/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:230$4683_DATA[7:0]$5925
   597/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:230$4683_ADDR[31:0]$5924
   598/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:229$4682_DATA[7:0]$5923
   599/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:229$4682_ADDR[31:0]$5922
   600/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:228$4681_DATA[7:0]$5921
   601/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:228$4681_ADDR[31:0]$5920
   602/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:227$4680_DATA[7:0]$5919
   603/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:227$4680_ADDR[31:0]$5918
   604/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:226$4679_DATA[7:0]$5917
   605/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:226$4679_ADDR[31:0]$5916
   606/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:225$4678_DATA[7:0]$5915
   607/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:225$4678_ADDR[31:0]$5914
   608/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:224$4677_DATA[7:0]$5913
   609/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:224$4677_ADDR[31:0]$5912
   610/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:223$4676_DATA[7:0]$5911
   611/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:223$4676_ADDR[31:0]$5910
   612/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:222$4675_DATA[7:0]$5909
   613/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:222$4675_ADDR[31:0]$5908
   614/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:221$4674_DATA[7:0]$5907
   615/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:221$4674_ADDR[31:0]$5906
   616/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:220$4673_DATA[7:0]$5905
   617/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:220$4673_ADDR[31:0]$5904
   618/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:219$4672_DATA[7:0]$5903
   619/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:219$4672_ADDR[31:0]$5902
   620/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:218$4671_DATA[7:0]$5901
   621/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:218$4671_ADDR[31:0]$5900
   622/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:217$4670_DATA[7:0]$5899
   623/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:217$4670_ADDR[31:0]$5898
   624/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:216$4669_DATA[7:0]$5897
   625/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:216$4669_ADDR[31:0]$5896
   626/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:215$4668_DATA[7:0]$5895
   627/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:215$4668_ADDR[31:0]$5894
   628/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:214$4667_DATA[7:0]$5893
   629/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:214$4667_ADDR[31:0]$5892
   630/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:213$4666_DATA[7:0]$5891
   631/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:213$4666_ADDR[31:0]$5890
   632/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:212$4665_DATA[7:0]$5889
   633/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:212$4665_ADDR[31:0]$5888
   634/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:211$4664_DATA[7:0]$5887
   635/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:211$4664_ADDR[31:0]$5886
   636/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:210$4663_DATA[7:0]$5885
   637/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:210$4663_ADDR[31:0]$5884
   638/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:209$4662_DATA[7:0]$5883
   639/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:209$4662_ADDR[31:0]$5882
   640/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:208$4661_DATA[7:0]$5881
   641/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:208$4661_ADDR[31:0]$5880
   642/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:207$4660_DATA[7:0]$5879
   643/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:207$4660_ADDR[31:0]$5878
   644/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:206$4659_DATA[7:0]$5877
   645/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:206$4659_ADDR[31:0]$5876
   646/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:205$4658_DATA[7:0]$5875
   647/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:205$4658_ADDR[31:0]$5874
   648/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:204$4657_DATA[7:0]$5873
   649/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:204$4657_ADDR[31:0]$5872
   650/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:203$4656_DATA[7:0]$5871
   651/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:203$4656_ADDR[31:0]$5870
   652/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:202$4655_DATA[7:0]$5869
   653/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:202$4655_ADDR[31:0]$5868
   654/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:201$4654_DATA[7:0]$5867
   655/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:201$4654_ADDR[31:0]$5866
   656/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:200$4653_DATA[7:0]$5865
   657/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:200$4653_ADDR[31:0]$5864
   658/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:199$4652_DATA[7:0]$5863
   659/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:199$4652_ADDR[31:0]$5862
   660/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:198$4651_DATA[7:0]$5861
   661/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:198$4651_ADDR[31:0]$5860
   662/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:197$4650_DATA[7:0]$5859
   663/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:197$4650_ADDR[31:0]$5858
   664/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:196$4649_DATA[7:0]$5857
   665/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:196$4649_ADDR[31:0]$5856
   666/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:195$4648_DATA[7:0]$5855
   667/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:195$4648_ADDR[31:0]$5854
   668/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:194$4647_DATA[7:0]$5853
   669/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:194$4647_ADDR[31:0]$5852
   670/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:193$4646_DATA[7:0]$5851
   671/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:193$4646_ADDR[31:0]$5850
   672/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:192$4645_DATA[7:0]$5849
   673/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:192$4645_ADDR[31:0]$5848
   674/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:191$4644_DATA[7:0]$5847
   675/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:191$4644_ADDR[31:0]$5846
   676/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:190$4643_DATA[7:0]$5845
   677/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:190$4643_ADDR[31:0]$5844
   678/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:189$4642_DATA[7:0]$5843
   679/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:189$4642_ADDR[31:0]$5842
   680/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:188$4641_DATA[7:0]$5841
   681/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:188$4641_ADDR[31:0]$5840
   682/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:187$4640_DATA[7:0]$5839
   683/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:187$4640_ADDR[31:0]$5838
   684/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:186$4639_DATA[7:0]$5837
   685/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:186$4639_ADDR[31:0]$5836
   686/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:185$4638_DATA[7:0]$5835
   687/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:185$4638_ADDR[31:0]$5834
   688/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:184$4637_DATA[7:0]$5833
   689/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:184$4637_ADDR[31:0]$5832
   690/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:183$4636_DATA[7:0]$5831
   691/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:183$4636_ADDR[31:0]$5830
   692/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:182$4635_DATA[7:0]$5829
   693/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:182$4635_ADDR[31:0]$5828
   694/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:181$4634_DATA[7:0]$5827
   695/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:181$4634_ADDR[31:0]$5826
   696/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:180$4633_DATA[7:0]$5825
   697/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:180$4633_ADDR[31:0]$5824
   698/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:179$4632_DATA[7:0]$5823
   699/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:179$4632_ADDR[31:0]$5822
   700/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:178$4631_DATA[7:0]$5821
   701/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:178$4631_ADDR[31:0]$5820
   702/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:177$4630_DATA[7:0]$5819
   703/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:177$4630_ADDR[31:0]$5818
   704/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:176$4629_DATA[7:0]$5817
   705/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:176$4629_ADDR[31:0]$5816
   706/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:175$4628_DATA[7:0]$5815
   707/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:175$4628_ADDR[31:0]$5814
   708/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:174$4627_DATA[7:0]$5813
   709/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:174$4627_ADDR[31:0]$5812
   710/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:173$4626_DATA[7:0]$5811
   711/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:173$4626_ADDR[31:0]$5810
   712/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:172$4625_DATA[7:0]$5809
   713/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:172$4625_ADDR[31:0]$5808
   714/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:171$4624_DATA[7:0]$5807
   715/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:171$4624_ADDR[31:0]$5806
   716/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:170$4623_DATA[7:0]$5805
   717/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:170$4623_ADDR[31:0]$5804
   718/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:169$4622_DATA[7:0]$5803
   719/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:169$4622_ADDR[31:0]$5802
   720/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:168$4621_DATA[7:0]$5801
   721/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:168$4621_ADDR[31:0]$5800
   722/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:167$4620_DATA[7:0]$5799
   723/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:167$4620_ADDR[31:0]$5798
   724/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:166$4619_DATA[7:0]$5797
   725/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:166$4619_ADDR[31:0]$5796
   726/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:165$4618_DATA[7:0]$5795
   727/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:165$4618_ADDR[31:0]$5794
   728/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:164$4617_DATA[7:0]$5793
   729/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:164$4617_ADDR[31:0]$5792
   730/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:163$4616_DATA[7:0]$5791
   731/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:163$4616_ADDR[31:0]$5790
   732/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:162$4615_DATA[7:0]$5789
   733/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:162$4615_ADDR[31:0]$5788
   734/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:161$4614_DATA[7:0]$5787
   735/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:161$4614_ADDR[31:0]$5786
   736/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:160$4613_DATA[7:0]$5785
   737/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:160$4613_ADDR[31:0]$5784
   738/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:159$4612_DATA[7:0]$5783
   739/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:159$4612_ADDR[31:0]$5782
   740/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:158$4611_DATA[7:0]$5781
   741/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:158$4611_ADDR[31:0]$5780
   742/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:157$4610_DATA[7:0]$5779
   743/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:157$4610_ADDR[31:0]$5778
   744/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:156$4609_DATA[7:0]$5777
   745/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:156$4609_ADDR[31:0]$5776
   746/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:155$4608_DATA[7:0]$5775
   747/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:155$4608_ADDR[31:0]$5774
   748/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:154$4607_DATA[7:0]$5773
   749/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:154$4607_ADDR[31:0]$5772
   750/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:153$4606_DATA[7:0]$5771
   751/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:153$4606_ADDR[31:0]$5770
   752/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:152$4605_DATA[7:0]$5769
   753/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:152$4605_ADDR[31:0]$5768
   754/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:151$4604_DATA[7:0]$5767
   755/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:151$4604_ADDR[31:0]$5766
   756/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:150$4603_DATA[7:0]$5765
   757/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:150$4603_ADDR[31:0]$5764
   758/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:149$4602_DATA[7:0]$5763
   759/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:149$4602_ADDR[31:0]$5762
   760/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:148$4601_DATA[7:0]$5761
   761/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:148$4601_ADDR[31:0]$5760
   762/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:147$4600_DATA[7:0]$5759
   763/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:147$4600_ADDR[31:0]$5758
   764/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:146$4599_DATA[7:0]$5757
   765/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:146$4599_ADDR[31:0]$5756
   766/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:145$4598_DATA[7:0]$5755
   767/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:145$4598_ADDR[31:0]$5754
   768/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:144$4597_DATA[7:0]$5753
   769/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:144$4597_ADDR[31:0]$5752
   770/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:143$4596_DATA[7:0]$5751
   771/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:143$4596_ADDR[31:0]$5750
   772/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:142$4595_DATA[7:0]$5749
   773/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:142$4595_ADDR[31:0]$5748
   774/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:141$4594_DATA[7:0]$5747
   775/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:141$4594_ADDR[31:0]$5746
   776/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:140$4593_DATA[7:0]$5745
   777/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:140$4593_ADDR[31:0]$5744
   778/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:139$4592_DATA[7:0]$5743
   779/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:139$4592_ADDR[31:0]$5742
   780/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:138$4591_DATA[7:0]$5741
   781/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:138$4591_ADDR[31:0]$5740
   782/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:137$4590_DATA[7:0]$5739
   783/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:137$4590_ADDR[31:0]$5738
   784/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:136$4589_DATA[7:0]$5737
   785/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:136$4589_ADDR[31:0]$5736
   786/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:135$4588_DATA[7:0]$5735
   787/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:135$4588_ADDR[31:0]$5734
   788/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:134$4587_DATA[7:0]$5733
   789/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:134$4587_ADDR[31:0]$5732
   790/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:133$4586_DATA[7:0]$5731
   791/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:133$4586_ADDR[31:0]$5730
   792/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:132$4585_DATA[7:0]$5729
   793/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:132$4585_ADDR[31:0]$5728
   794/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:131$4584_DATA[7:0]$5727
   795/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:131$4584_ADDR[31:0]$5726
   796/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:130$4583_DATA[7:0]$5725
   797/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:130$4583_ADDR[31:0]$5724
   798/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:129$4582_DATA[7:0]$5723
   799/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:129$4582_ADDR[31:0]$5722
   800/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:128$4581_DATA[7:0]$5721
   801/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:128$4581_ADDR[31:0]$5720
   802/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:127$4580_DATA[7:0]$5719
   803/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:127$4580_ADDR[31:0]$5718
   804/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:126$4579_DATA[7:0]$5717
   805/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:126$4579_ADDR[31:0]$5716
   806/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:125$4578_DATA[7:0]$5715
   807/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:125$4578_ADDR[31:0]$5714
   808/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:124$4577_DATA[7:0]$5713
   809/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:124$4577_ADDR[31:0]$5712
   810/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:123$4576_DATA[7:0]$5711
   811/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:123$4576_ADDR[31:0]$5710
   812/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:122$4575_DATA[7:0]$5709
   813/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:122$4575_ADDR[31:0]$5708
   814/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:121$4574_DATA[7:0]$5707
   815/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:121$4574_ADDR[31:0]$5706
   816/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:120$4573_DATA[7:0]$5705
   817/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:120$4573_ADDR[31:0]$5704
   818/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:119$4572_DATA[7:0]$5703
   819/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:119$4572_ADDR[31:0]$5702
   820/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:118$4571_DATA[7:0]$5701
   821/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:118$4571_ADDR[31:0]$5700
   822/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:117$4570_DATA[7:0]$5699
   823/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:117$4570_ADDR[31:0]$5698
   824/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:116$4569_DATA[7:0]$5697
   825/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:116$4569_ADDR[31:0]$5696
   826/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:115$4568_DATA[7:0]$5695
   827/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:115$4568_ADDR[31:0]$5694
   828/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:114$4567_DATA[7:0]$5693
   829/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:114$4567_ADDR[31:0]$5692
   830/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:113$4566_DATA[7:0]$5691
   831/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:113$4566_ADDR[31:0]$5690
   832/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:112$4565_DATA[7:0]$5689
   833/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:112$4565_ADDR[31:0]$5688
   834/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:111$4564_DATA[7:0]$5687
   835/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:111$4564_ADDR[31:0]$5686
   836/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:110$4563_DATA[7:0]$5685
   837/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:110$4563_ADDR[31:0]$5684
   838/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:109$4562_DATA[7:0]$5683
   839/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:109$4562_ADDR[31:0]$5682
   840/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:108$4561_DATA[7:0]$5681
   841/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:108$4561_ADDR[31:0]$5680
   842/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:107$4560_DATA[7:0]$5679
   843/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:107$4560_ADDR[31:0]$5678
   844/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:106$4559_DATA[7:0]$5677
   845/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:106$4559_ADDR[31:0]$5676
   846/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:105$4558_DATA[7:0]$5675
   847/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:105$4558_ADDR[31:0]$5674
   848/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:104$4557_DATA[7:0]$5673
   849/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:104$4557_ADDR[31:0]$5672
   850/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:103$4556_DATA[7:0]$5671
   851/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:103$4556_ADDR[31:0]$5670
   852/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:102$4555_DATA[7:0]$5669
   853/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:102$4555_ADDR[31:0]$5668
   854/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:101$4554_DATA[7:0]$5667
   855/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:101$4554_ADDR[31:0]$5666
   856/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:100$4553_DATA[7:0]$5665
   857/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:100$4553_ADDR[31:0]$5664
   858/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:99$4552_DATA[7:0]$5663
   859/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:99$4552_ADDR[31:0]$5662
   860/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:98$4551_DATA[7:0]$5661
   861/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:98$4551_ADDR[31:0]$5660
   862/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:97$4550_DATA[7:0]$5659
   863/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:97$4550_ADDR[31:0]$5658
   864/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:96$4549_DATA[7:0]$5657
   865/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:96$4549_ADDR[31:0]$5656
   866/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:95$4548_DATA[7:0]$5655
   867/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:95$4548_ADDR[31:0]$5654
   868/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:94$4547_DATA[7:0]$5653
   869/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:94$4547_ADDR[31:0]$5652
   870/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:93$4546_DATA[7:0]$5651
   871/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:93$4546_ADDR[31:0]$5650
   872/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:92$4545_DATA[7:0]$5649
   873/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:92$4545_ADDR[31:0]$5648
   874/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:91$4544_DATA[7:0]$5647
   875/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:91$4544_ADDR[31:0]$5646
   876/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:90$4543_DATA[7:0]$5645
   877/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:90$4543_ADDR[31:0]$5644
   878/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:89$4542_DATA[7:0]$5643
   879/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:89$4542_ADDR[31:0]$5642
   880/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:88$4541_DATA[7:0]$5641
   881/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:88$4541_ADDR[31:0]$5640
   882/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:87$4540_DATA[7:0]$5639
   883/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:87$4540_ADDR[31:0]$5638
   884/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:86$4539_DATA[7:0]$5637
   885/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:86$4539_ADDR[31:0]$5636
   886/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:85$4538_DATA[7:0]$5635
   887/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:85$4538_ADDR[31:0]$5634
   888/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:84$4537_DATA[7:0]$5633
   889/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:84$4537_ADDR[31:0]$5632
   890/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:83$4536_DATA[7:0]$5631
   891/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:83$4536_ADDR[31:0]$5630
   892/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:82$4535_DATA[7:0]$5629
   893/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:82$4535_ADDR[31:0]$5628
   894/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:81$4534_DATA[7:0]$5627
   895/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:81$4534_ADDR[31:0]$5626
   896/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:80$4533_DATA[7:0]$5625
   897/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:80$4533_ADDR[31:0]$5624
   898/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:79$4532_DATA[7:0]$5623
   899/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:79$4532_ADDR[31:0]$5622
   900/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:78$4531_DATA[7:0]$5621
   901/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:78$4531_ADDR[31:0]$5620
   902/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:77$4530_DATA[7:0]$5619
   903/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:77$4530_ADDR[31:0]$5618
   904/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:76$4529_DATA[7:0]$5617
   905/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:76$4529_ADDR[31:0]$5616
   906/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:75$4528_DATA[7:0]$5615
   907/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:75$4528_ADDR[31:0]$5614
   908/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:74$4527_DATA[7:0]$5613
   909/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:74$4527_ADDR[31:0]$5612
   910/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:73$4526_DATA[7:0]$5611
   911/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:73$4526_ADDR[31:0]$5610
   912/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:72$4525_DATA[7:0]$5609
   913/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:72$4525_ADDR[31:0]$5608
   914/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:71$4524_DATA[7:0]$5607
   915/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:71$4524_ADDR[31:0]$5606
   916/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:70$4523_DATA[7:0]$5605
   917/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:70$4523_ADDR[31:0]$5604
   918/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:69$4522_DATA[7:0]$5603
   919/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:69$4522_ADDR[31:0]$5602
   920/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:68$4521_DATA[7:0]$5601
   921/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:68$4521_ADDR[31:0]$5600
   922/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:67$4520_DATA[7:0]$5599
   923/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:67$4520_ADDR[31:0]$5598
   924/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:66$4519_DATA[7:0]$5597
   925/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:66$4519_ADDR[31:0]$5596
   926/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:65$4518_DATA[7:0]$5595
   927/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:65$4518_ADDR[31:0]$5594
   928/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:64$4517_DATA[7:0]$5593
   929/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:64$4517_ADDR[31:0]$5592
   930/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:63$4516_DATA[7:0]$5591
   931/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:63$4516_ADDR[31:0]$5590
   932/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:62$4515_DATA[7:0]$5589
   933/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:62$4515_ADDR[31:0]$5588
   934/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:61$4514_DATA[7:0]$5587
   935/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:61$4514_ADDR[31:0]$5586
   936/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:60$4513_DATA[7:0]$5585
   937/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:60$4513_ADDR[31:0]$5584
   938/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:59$4512_DATA[7:0]$5583
   939/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:59$4512_ADDR[31:0]$5582
   940/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:58$4511_DATA[7:0]$5581
   941/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:58$4511_ADDR[31:0]$5580
   942/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:57$4510_DATA[7:0]$5579
   943/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:57$4510_ADDR[31:0]$5578
   944/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:56$4509_DATA[7:0]$5577
   945/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:56$4509_ADDR[31:0]$5576
   946/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:55$4508_DATA[7:0]$5575
   947/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:55$4508_ADDR[31:0]$5574
   948/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:54$4507_DATA[7:0]$5573
   949/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:54$4507_ADDR[31:0]$5572
   950/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:53$4506_DATA[7:0]$5571
   951/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:53$4506_ADDR[31:0]$5570
   952/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:52$4505_DATA[7:0]$5569
   953/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:52$4505_ADDR[31:0]$5568
   954/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:51$4504_DATA[7:0]$5567
   955/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:51$4504_ADDR[31:0]$5566
   956/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:50$4503_DATA[7:0]$5565
   957/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:50$4503_ADDR[31:0]$5564
   958/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:49$4502_DATA[7:0]$5563
   959/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:49$4502_ADDR[31:0]$5562
   960/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:48$4501_DATA[7:0]$5561
   961/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:48$4501_ADDR[31:0]$5560
   962/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:47$4500_DATA[7:0]$5559
   963/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:47$4500_ADDR[31:0]$5558
   964/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:46$4499_DATA[7:0]$5557
   965/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:46$4499_ADDR[31:0]$5556
   966/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:45$4498_DATA[7:0]$5555
   967/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:45$4498_ADDR[31:0]$5554
   968/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:44$4497_DATA[7:0]$5553
   969/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:44$4497_ADDR[31:0]$5552
   970/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:43$4496_DATA[7:0]$5551
   971/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:43$4496_ADDR[31:0]$5550
   972/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:42$4495_DATA[7:0]$5549
   973/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:42$4495_ADDR[31:0]$5548
   974/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:41$4494_DATA[7:0]$5547
   975/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:41$4494_ADDR[31:0]$5546
   976/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:40$4493_DATA[7:0]$5545
   977/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:40$4493_ADDR[31:0]$5544
   978/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:39$4492_DATA[7:0]$5543
   979/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:39$4492_ADDR[31:0]$5542
   980/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:38$4491_DATA[7:0]$5541
   981/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:38$4491_ADDR[31:0]$5540
   982/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:37$4490_DATA[7:0]$5539
   983/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:37$4490_ADDR[31:0]$5538
   984/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:36$4489_DATA[7:0]$5537
   985/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:36$4489_ADDR[31:0]$5536
   986/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:35$4488_DATA[7:0]$5535
   987/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:35$4488_ADDR[31:0]$5534
   988/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:34$4487_DATA[7:0]$5533
   989/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:34$4487_ADDR[31:0]$5532
   990/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:33$4486_DATA[7:0]$5531
   991/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:33$4486_ADDR[31:0]$5530
   992/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:32$4485_DATA[7:0]$5529
   993/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:32$4485_ADDR[31:0]$5528
   994/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:31$4484_DATA[7:0]$5527
   995/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:31$4484_ADDR[31:0]$5526
   996/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:30$4483_DATA[7:0]$5525
   997/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:30$4483_ADDR[31:0]$5524
   998/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:29$4482_DATA[7:0]$5523
   999/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:29$4482_ADDR[31:0]$5522
  1000/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:28$4481_DATA[7:0]$5521
  1001/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:28$4481_ADDR[31:0]$5520
  1002/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:27$4480_DATA[7:0]$5519
  1003/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:27$4480_ADDR[31:0]$5518
  1004/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:26$4479_DATA[7:0]$5517
  1005/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:26$4479_ADDR[31:0]$5516
  1006/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:25$4478_DATA[7:0]$5515
  1007/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:25$4478_ADDR[31:0]$5514
  1008/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:24$4477_DATA[7:0]$5513
  1009/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:24$4477_ADDR[31:0]$5512
  1010/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:23$4476_DATA[7:0]$5511
  1011/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:23$4476_ADDR[31:0]$5510
  1012/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:22$4475_DATA[7:0]$5509
  1013/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:22$4475_ADDR[31:0]$5508
  1014/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:21$4474_DATA[7:0]$5507
  1015/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:21$4474_ADDR[31:0]$5506
  1016/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:20$4473_DATA[7:0]$5505
  1017/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:20$4473_ADDR[31:0]$5496
  1018/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:19$4472_DATA[7:0]$5503
  1019/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:19$4472_ADDR[31:0]$5502
  1020/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:18$4471_DATA[7:0]$5501
  1021/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:18$4471_ADDR[31:0]$5500
  1022/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:17$4470_DATA[7:0]$5499
  1023/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:17$4470_ADDR[31:0]$5504
  1024/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:16$4469_DATA[7:0]$5498
  1025/1025: $0$memwr$\memory$gba_bw_intro_b3ram.v:16$4469_ADDR[31:0]$5497
Creating decoders for process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:531$4981'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
     1/1025: $1\valid_out[0:0]
     2/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:527$2929_DATA[7:0]$4468
     3/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:527$2929_ADDR[31:0]$4467
     4/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:526$2928_DATA[7:0]$4466
     5/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:526$2928_ADDR[31:0]$4465
     6/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:525$2927_DATA[7:0]$4464
     7/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:525$2927_ADDR[31:0]$4463
     8/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:524$2926_DATA[7:0]$4462
     9/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:524$2926_ADDR[31:0]$4461
    10/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:523$2925_DATA[7:0]$4460
    11/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:523$2925_ADDR[31:0]$4459
    12/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:522$2924_DATA[7:0]$4458
    13/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:522$2924_ADDR[31:0]$4457
    14/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:521$2923_DATA[7:0]$4456
    15/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:521$2923_ADDR[31:0]$4455
    16/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:520$2922_DATA[7:0]$4454
    17/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:520$2922_ADDR[31:0]$4453
    18/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:519$2921_DATA[7:0]$4452
    19/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:519$2921_ADDR[31:0]$4451
    20/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:518$2920_DATA[7:0]$4450
    21/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:518$2920_ADDR[31:0]$4449
    22/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:517$2919_DATA[7:0]$4448
    23/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:517$2919_ADDR[31:0]$4447
    24/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:516$2918_DATA[7:0]$4446
    25/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:516$2918_ADDR[31:0]$4445
    26/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:515$2917_DATA[7:0]$4444
    27/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:515$2917_ADDR[31:0]$4443
    28/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:514$2916_DATA[7:0]$4442
    29/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:514$2916_ADDR[31:0]$4441
    30/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:513$2915_DATA[7:0]$4440
    31/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:513$2915_ADDR[31:0]$4439
    32/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:512$2914_DATA[7:0]$4438
    33/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:512$2914_ADDR[31:0]$4437
    34/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:511$2913_DATA[7:0]$4436
    35/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:511$2913_ADDR[31:0]$4435
    36/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:510$2912_DATA[7:0]$4434
    37/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:510$2912_ADDR[31:0]$4433
    38/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:509$2911_DATA[7:0]$4432
    39/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:509$2911_ADDR[31:0]$4431
    40/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:508$2910_DATA[7:0]$4430
    41/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:508$2910_ADDR[31:0]$4429
    42/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:507$2909_DATA[7:0]$4428
    43/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:507$2909_ADDR[31:0]$4427
    44/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:506$2908_DATA[7:0]$4426
    45/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:506$2908_ADDR[31:0]$4425
    46/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:505$2907_DATA[7:0]$4424
    47/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:505$2907_ADDR[31:0]$4423
    48/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:504$2906_DATA[7:0]$4422
    49/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:504$2906_ADDR[31:0]$4421
    50/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:503$2905_DATA[7:0]$4420
    51/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:503$2905_ADDR[31:0]$4419
    52/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:502$2904_DATA[7:0]$4418
    53/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:502$2904_ADDR[31:0]$4417
    54/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:501$2903_DATA[7:0]$4416
    55/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:501$2903_ADDR[31:0]$4415
    56/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:500$2902_DATA[7:0]$4414
    57/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:500$2902_ADDR[31:0]$4413
    58/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:499$2901_DATA[7:0]$4412
    59/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:499$2901_ADDR[31:0]$4411
    60/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:498$2900_DATA[7:0]$4410
    61/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:498$2900_ADDR[31:0]$4409
    62/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:497$2899_DATA[7:0]$4408
    63/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:497$2899_ADDR[31:0]$4407
    64/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:496$2898_DATA[7:0]$4406
    65/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:496$2898_ADDR[31:0]$4405
    66/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:495$2897_DATA[7:0]$4404
    67/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:495$2897_ADDR[31:0]$4403
    68/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:494$2896_DATA[7:0]$4402
    69/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:494$2896_ADDR[31:0]$4401
    70/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:493$2895_DATA[7:0]$4400
    71/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:493$2895_ADDR[31:0]$4399
    72/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:492$2894_DATA[7:0]$4398
    73/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:492$2894_ADDR[31:0]$4397
    74/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:491$2893_DATA[7:0]$4396
    75/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:491$2893_ADDR[31:0]$4395
    76/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:490$2892_DATA[7:0]$4394
    77/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:490$2892_ADDR[31:0]$4393
    78/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:489$2891_DATA[7:0]$4392
    79/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:489$2891_ADDR[31:0]$4391
    80/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:488$2890_DATA[7:0]$4390
    81/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:488$2890_ADDR[31:0]$4389
    82/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:487$2889_DATA[7:0]$4388
    83/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:487$2889_ADDR[31:0]$4387
    84/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:486$2888_DATA[7:0]$4386
    85/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:486$2888_ADDR[31:0]$4385
    86/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:485$2887_DATA[7:0]$4384
    87/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:485$2887_ADDR[31:0]$4383
    88/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:484$2886_DATA[7:0]$4382
    89/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:484$2886_ADDR[31:0]$4381
    90/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:483$2885_DATA[7:0]$4380
    91/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:483$2885_ADDR[31:0]$4379
    92/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:482$2884_DATA[7:0]$4378
    93/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:482$2884_ADDR[31:0]$4377
    94/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:481$2883_DATA[7:0]$4376
    95/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:481$2883_ADDR[31:0]$4375
    96/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:480$2882_DATA[7:0]$4374
    97/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:480$2882_ADDR[31:0]$4373
    98/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:479$2881_DATA[7:0]$4372
    99/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:479$2881_ADDR[31:0]$4371
   100/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:478$2880_DATA[7:0]$4370
   101/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:478$2880_ADDR[31:0]$4369
   102/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:477$2879_DATA[7:0]$4368
   103/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:477$2879_ADDR[31:0]$4367
   104/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:476$2878_DATA[7:0]$4366
   105/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:476$2878_ADDR[31:0]$4365
   106/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:475$2877_DATA[7:0]$4364
   107/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:475$2877_ADDR[31:0]$4363
   108/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:474$2876_DATA[7:0]$4362
   109/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:474$2876_ADDR[31:0]$4361
   110/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:473$2875_DATA[7:0]$4360
   111/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:473$2875_ADDR[31:0]$4359
   112/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:472$2874_DATA[7:0]$4358
   113/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:472$2874_ADDR[31:0]$4357
   114/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:471$2873_DATA[7:0]$4356
   115/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:471$2873_ADDR[31:0]$4355
   116/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:470$2872_DATA[7:0]$4354
   117/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:470$2872_ADDR[31:0]$4353
   118/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:469$2871_DATA[7:0]$4352
   119/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:469$2871_ADDR[31:0]$4351
   120/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:468$2870_DATA[7:0]$4350
   121/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:468$2870_ADDR[31:0]$4349
   122/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:467$2869_DATA[7:0]$4348
   123/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:467$2869_ADDR[31:0]$4347
   124/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:466$2868_DATA[7:0]$4346
   125/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:466$2868_ADDR[31:0]$4345
   126/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:465$2867_DATA[7:0]$4344
   127/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:465$2867_ADDR[31:0]$4343
   128/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:464$2866_DATA[7:0]$4342
   129/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:464$2866_ADDR[31:0]$4341
   130/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:463$2865_DATA[7:0]$4340
   131/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:463$2865_ADDR[31:0]$4339
   132/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:462$2864_DATA[7:0]$4338
   133/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:462$2864_ADDR[31:0]$4337
   134/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:461$2863_DATA[7:0]$4336
   135/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:461$2863_ADDR[31:0]$4335
   136/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:460$2862_DATA[7:0]$4334
   137/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:460$2862_ADDR[31:0]$4333
   138/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:459$2861_DATA[7:0]$4332
   139/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:459$2861_ADDR[31:0]$4331
   140/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:458$2860_DATA[7:0]$4330
   141/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:458$2860_ADDR[31:0]$4329
   142/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:457$2859_DATA[7:0]$4328
   143/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:457$2859_ADDR[31:0]$4327
   144/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:456$2858_DATA[7:0]$4326
   145/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:456$2858_ADDR[31:0]$4325
   146/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:455$2857_DATA[7:0]$4324
   147/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:455$2857_ADDR[31:0]$4323
   148/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:454$2856_DATA[7:0]$4322
   149/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:454$2856_ADDR[31:0]$4321
   150/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:453$2855_DATA[7:0]$4320
   151/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:453$2855_ADDR[31:0]$4319
   152/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:452$2854_DATA[7:0]$4318
   153/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:452$2854_ADDR[31:0]$4317
   154/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:451$2853_DATA[7:0]$4316
   155/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:451$2853_ADDR[31:0]$4315
   156/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:450$2852_DATA[7:0]$4314
   157/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:450$2852_ADDR[31:0]$4313
   158/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:449$2851_DATA[7:0]$4312
   159/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:449$2851_ADDR[31:0]$4311
   160/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:448$2850_DATA[7:0]$4310
   161/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:448$2850_ADDR[31:0]$4309
   162/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:447$2849_DATA[7:0]$4308
   163/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:447$2849_ADDR[31:0]$4307
   164/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:446$2848_DATA[7:0]$4306
   165/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:446$2848_ADDR[31:0]$4305
   166/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:445$2847_DATA[7:0]$4304
   167/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:445$2847_ADDR[31:0]$4303
   168/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:444$2846_DATA[7:0]$4302
   169/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:444$2846_ADDR[31:0]$4301
   170/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:443$2845_DATA[7:0]$4300
   171/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:443$2845_ADDR[31:0]$4299
   172/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:442$2844_DATA[7:0]$4298
   173/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:442$2844_ADDR[31:0]$4297
   174/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:441$2843_DATA[7:0]$4296
   175/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:441$2843_ADDR[31:0]$4295
   176/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:440$2842_DATA[7:0]$4294
   177/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:440$2842_ADDR[31:0]$4293
   178/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:439$2841_DATA[7:0]$4292
   179/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:439$2841_ADDR[31:0]$4291
   180/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:438$2840_DATA[7:0]$4290
   181/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:438$2840_ADDR[31:0]$4289
   182/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:437$2839_DATA[7:0]$4288
   183/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:437$2839_ADDR[31:0]$4287
   184/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:436$2838_DATA[7:0]$4286
   185/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:436$2838_ADDR[31:0]$4285
   186/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:435$2837_DATA[7:0]$4284
   187/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:435$2837_ADDR[31:0]$4283
   188/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:434$2836_DATA[7:0]$4282
   189/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:434$2836_ADDR[31:0]$4281
   190/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:433$2835_DATA[7:0]$4280
   191/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:433$2835_ADDR[31:0]$4279
   192/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:432$2834_DATA[7:0]$4278
   193/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:432$2834_ADDR[31:0]$4277
   194/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:431$2833_DATA[7:0]$4276
   195/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:431$2833_ADDR[31:0]$4275
   196/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:430$2832_DATA[7:0]$4274
   197/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:430$2832_ADDR[31:0]$4273
   198/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:429$2831_DATA[7:0]$4272
   199/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:429$2831_ADDR[31:0]$4271
   200/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:428$2830_DATA[7:0]$4270
   201/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:428$2830_ADDR[31:0]$4269
   202/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:427$2829_DATA[7:0]$4268
   203/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:427$2829_ADDR[31:0]$4267
   204/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:426$2828_DATA[7:0]$4266
   205/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:426$2828_ADDR[31:0]$4265
   206/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:425$2827_DATA[7:0]$4264
   207/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:425$2827_ADDR[31:0]$4263
   208/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:424$2826_DATA[7:0]$4262
   209/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:424$2826_ADDR[31:0]$4261
   210/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:423$2825_DATA[7:0]$4260
   211/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:423$2825_ADDR[31:0]$4259
   212/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:422$2824_DATA[7:0]$4258
   213/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:422$2824_ADDR[31:0]$4257
   214/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:421$2823_DATA[7:0]$4256
   215/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:421$2823_ADDR[31:0]$4255
   216/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:420$2822_DATA[7:0]$4254
   217/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:420$2822_ADDR[31:0]$4253
   218/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:419$2821_DATA[7:0]$4252
   219/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:419$2821_ADDR[31:0]$4251
   220/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:418$2820_DATA[7:0]$4250
   221/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:418$2820_ADDR[31:0]$4249
   222/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:417$2819_DATA[7:0]$4248
   223/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:417$2819_ADDR[31:0]$4247
   224/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:416$2818_DATA[7:0]$4246
   225/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:416$2818_ADDR[31:0]$4245
   226/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:415$2817_DATA[7:0]$4244
   227/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:415$2817_ADDR[31:0]$4243
   228/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:414$2816_DATA[7:0]$4242
   229/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:414$2816_ADDR[31:0]$4241
   230/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:413$2815_DATA[7:0]$4240
   231/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:413$2815_ADDR[31:0]$4239
   232/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:412$2814_DATA[7:0]$4238
   233/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:412$2814_ADDR[31:0]$4237
   234/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:411$2813_DATA[7:0]$4236
   235/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:411$2813_ADDR[31:0]$4235
   236/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:410$2812_DATA[7:0]$4234
   237/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:410$2812_ADDR[31:0]$4233
   238/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:409$2811_DATA[7:0]$4232
   239/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:409$2811_ADDR[31:0]$4231
   240/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:408$2810_DATA[7:0]$4230
   241/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:408$2810_ADDR[31:0]$4229
   242/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:407$2809_DATA[7:0]$4228
   243/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:407$2809_ADDR[31:0]$4227
   244/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:406$2808_DATA[7:0]$4226
   245/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:406$2808_ADDR[31:0]$4225
   246/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:405$2807_DATA[7:0]$4224
   247/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:405$2807_ADDR[31:0]$4223
   248/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:404$2806_DATA[7:0]$4222
   249/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:404$2806_ADDR[31:0]$4221
   250/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:403$2805_DATA[7:0]$4220
   251/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:403$2805_ADDR[31:0]$4219
   252/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:402$2804_DATA[7:0]$4218
   253/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:402$2804_ADDR[31:0]$4217
   254/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:401$2803_DATA[7:0]$4216
   255/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:401$2803_ADDR[31:0]$4215
   256/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:400$2802_DATA[7:0]$4214
   257/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:400$2802_ADDR[31:0]$4213
   258/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:399$2801_DATA[7:0]$4212
   259/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:399$2801_ADDR[31:0]$4211
   260/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:398$2800_DATA[7:0]$4210
   261/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:398$2800_ADDR[31:0]$4209
   262/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:397$2799_DATA[7:0]$4208
   263/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:397$2799_ADDR[31:0]$4207
   264/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:396$2798_DATA[7:0]$4206
   265/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:396$2798_ADDR[31:0]$4205
   266/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:395$2797_DATA[7:0]$4204
   267/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:395$2797_ADDR[31:0]$4203
   268/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:394$2796_DATA[7:0]$4202
   269/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:394$2796_ADDR[31:0]$4201
   270/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:393$2795_DATA[7:0]$4200
   271/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:393$2795_ADDR[31:0]$4199
   272/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:392$2794_DATA[7:0]$4198
   273/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:392$2794_ADDR[31:0]$4197
   274/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:391$2793_DATA[7:0]$4196
   275/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:391$2793_ADDR[31:0]$4195
   276/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:390$2792_DATA[7:0]$4194
   277/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:390$2792_ADDR[31:0]$4193
   278/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:389$2791_DATA[7:0]$4192
   279/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:389$2791_ADDR[31:0]$4191
   280/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:388$2790_DATA[7:0]$4190
   281/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:388$2790_ADDR[31:0]$4189
   282/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:387$2789_DATA[7:0]$4188
   283/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:387$2789_ADDR[31:0]$4187
   284/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:386$2788_DATA[7:0]$4186
   285/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:386$2788_ADDR[31:0]$4185
   286/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:385$2787_DATA[7:0]$4184
   287/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:385$2787_ADDR[31:0]$4183
   288/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:384$2786_DATA[7:0]$4182
   289/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:384$2786_ADDR[31:0]$4181
   290/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:383$2785_DATA[7:0]$4180
   291/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:383$2785_ADDR[31:0]$4179
   292/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:382$2784_DATA[7:0]$4178
   293/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:382$2784_ADDR[31:0]$4177
   294/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:381$2783_DATA[7:0]$4176
   295/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:381$2783_ADDR[31:0]$4175
   296/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:380$2782_DATA[7:0]$4174
   297/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:380$2782_ADDR[31:0]$4173
   298/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:379$2781_DATA[7:0]$4172
   299/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:379$2781_ADDR[31:0]$4171
   300/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:378$2780_DATA[7:0]$4170
   301/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:378$2780_ADDR[31:0]$4169
   302/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:377$2779_DATA[7:0]$4168
   303/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:377$2779_ADDR[31:0]$4167
   304/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:376$2778_DATA[7:0]$4166
   305/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:376$2778_ADDR[31:0]$4165
   306/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:375$2777_DATA[7:0]$4164
   307/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:375$2777_ADDR[31:0]$4163
   308/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:374$2776_DATA[7:0]$4162
   309/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:374$2776_ADDR[31:0]$4161
   310/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:373$2775_DATA[7:0]$4160
   311/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:373$2775_ADDR[31:0]$4159
   312/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:372$2774_DATA[7:0]$4158
   313/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:372$2774_ADDR[31:0]$4157
   314/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:371$2773_DATA[7:0]$4156
   315/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:371$2773_ADDR[31:0]$4155
   316/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:370$2772_DATA[7:0]$4154
   317/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:370$2772_ADDR[31:0]$4153
   318/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:369$2771_DATA[7:0]$4152
   319/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:369$2771_ADDR[31:0]$4151
   320/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:368$2770_DATA[7:0]$4150
   321/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:368$2770_ADDR[31:0]$4149
   322/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:367$2769_DATA[7:0]$4148
   323/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:367$2769_ADDR[31:0]$4147
   324/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:366$2768_DATA[7:0]$4146
   325/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:366$2768_ADDR[31:0]$4145
   326/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:365$2767_DATA[7:0]$4144
   327/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:365$2767_ADDR[31:0]$4143
   328/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:364$2766_DATA[7:0]$4142
   329/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:364$2766_ADDR[31:0]$4141
   330/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:363$2765_DATA[7:0]$4140
   331/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:363$2765_ADDR[31:0]$4139
   332/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:362$2764_DATA[7:0]$4138
   333/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:362$2764_ADDR[31:0]$4137
   334/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:361$2763_DATA[7:0]$4136
   335/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:361$2763_ADDR[31:0]$4135
   336/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:360$2762_DATA[7:0]$4134
   337/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:360$2762_ADDR[31:0]$4133
   338/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:359$2761_DATA[7:0]$4132
   339/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:359$2761_ADDR[31:0]$4131
   340/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:358$2760_DATA[7:0]$4130
   341/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:358$2760_ADDR[31:0]$4129
   342/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:357$2759_DATA[7:0]$4128
   343/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:357$2759_ADDR[31:0]$4127
   344/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:356$2758_DATA[7:0]$4126
   345/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:356$2758_ADDR[31:0]$4125
   346/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:355$2757_DATA[7:0]$4124
   347/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:355$2757_ADDR[31:0]$4123
   348/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:354$2756_DATA[7:0]$4122
   349/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:354$2756_ADDR[31:0]$4121
   350/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:353$2755_DATA[7:0]$4120
   351/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:353$2755_ADDR[31:0]$4119
   352/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:352$2754_DATA[7:0]$4118
   353/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:352$2754_ADDR[31:0]$4117
   354/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:351$2753_DATA[7:0]$4116
   355/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:351$2753_ADDR[31:0]$4115
   356/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:350$2752_DATA[7:0]$4114
   357/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:350$2752_ADDR[31:0]$4113
   358/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:349$2751_DATA[7:0]$4112
   359/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:349$2751_ADDR[31:0]$4111
   360/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:348$2750_DATA[7:0]$4110
   361/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:348$2750_ADDR[31:0]$4109
   362/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:347$2749_DATA[7:0]$4108
   363/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:347$2749_ADDR[31:0]$4107
   364/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:346$2748_DATA[7:0]$4106
   365/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:346$2748_ADDR[31:0]$4105
   366/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:345$2747_DATA[7:0]$4104
   367/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:345$2747_ADDR[31:0]$4103
   368/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:344$2746_DATA[7:0]$4102
   369/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:344$2746_ADDR[31:0]$4101
   370/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:343$2745_DATA[7:0]$4100
   371/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:343$2745_ADDR[31:0]$4099
   372/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:342$2744_DATA[7:0]$4098
   373/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:342$2744_ADDR[31:0]$4097
   374/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:341$2743_DATA[7:0]$4096
   375/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:341$2743_ADDR[31:0]$4095
   376/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:340$2742_DATA[7:0]$4094
   377/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:340$2742_ADDR[31:0]$4093
   378/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:339$2741_DATA[7:0]$4092
   379/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:339$2741_ADDR[31:0]$4091
   380/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:338$2740_DATA[7:0]$4090
   381/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:338$2740_ADDR[31:0]$4089
   382/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:337$2739_DATA[7:0]$4088
   383/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:337$2739_ADDR[31:0]$4087
   384/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:336$2738_DATA[7:0]$4086
   385/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:336$2738_ADDR[31:0]$4085
   386/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:335$2737_DATA[7:0]$4084
   387/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:335$2737_ADDR[31:0]$4083
   388/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:334$2736_DATA[7:0]$4082
   389/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:334$2736_ADDR[31:0]$4081
   390/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:333$2735_DATA[7:0]$4080
   391/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:333$2735_ADDR[31:0]$4079
   392/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:332$2734_DATA[7:0]$4078
   393/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:332$2734_ADDR[31:0]$4077
   394/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:331$2733_DATA[7:0]$4076
   395/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:331$2733_ADDR[31:0]$4075
   396/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:330$2732_DATA[7:0]$4074
   397/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:330$2732_ADDR[31:0]$4073
   398/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:329$2731_DATA[7:0]$4072
   399/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:329$2731_ADDR[31:0]$4071
   400/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:328$2730_DATA[7:0]$4070
   401/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:328$2730_ADDR[31:0]$4069
   402/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:327$2729_DATA[7:0]$4068
   403/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:327$2729_ADDR[31:0]$4067
   404/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:326$2728_DATA[7:0]$4066
   405/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:326$2728_ADDR[31:0]$4065
   406/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:325$2727_DATA[7:0]$4064
   407/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:325$2727_ADDR[31:0]$4063
   408/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:324$2726_DATA[7:0]$4062
   409/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:324$2726_ADDR[31:0]$4061
   410/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:323$2725_DATA[7:0]$4060
   411/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:323$2725_ADDR[31:0]$4059
   412/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:322$2724_DATA[7:0]$4058
   413/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:322$2724_ADDR[31:0]$4057
   414/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:321$2723_DATA[7:0]$4056
   415/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:321$2723_ADDR[31:0]$4055
   416/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:320$2722_DATA[7:0]$4054
   417/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:320$2722_ADDR[31:0]$4053
   418/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:319$2721_DATA[7:0]$4052
   419/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:319$2721_ADDR[31:0]$4051
   420/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:318$2720_DATA[7:0]$4050
   421/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:318$2720_ADDR[31:0]$4049
   422/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:317$2719_DATA[7:0]$4048
   423/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:317$2719_ADDR[31:0]$4047
   424/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:316$2718_DATA[7:0]$4046
   425/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:316$2718_ADDR[31:0]$4045
   426/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:315$2717_DATA[7:0]$4044
   427/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:315$2717_ADDR[31:0]$4043
   428/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:314$2716_DATA[7:0]$4042
   429/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:314$2716_ADDR[31:0]$4041
   430/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:313$2715_DATA[7:0]$4040
   431/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:313$2715_ADDR[31:0]$4039
   432/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:312$2714_DATA[7:0]$4038
   433/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:312$2714_ADDR[31:0]$4037
   434/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:311$2713_DATA[7:0]$4036
   435/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:311$2713_ADDR[31:0]$4035
   436/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:310$2712_DATA[7:0]$4034
   437/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:310$2712_ADDR[31:0]$4033
   438/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:309$2711_DATA[7:0]$4032
   439/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:309$2711_ADDR[31:0]$4031
   440/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:308$2710_DATA[7:0]$4030
   441/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:308$2710_ADDR[31:0]$4029
   442/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:307$2709_DATA[7:0]$4028
   443/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:307$2709_ADDR[31:0]$4027
   444/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:306$2708_DATA[7:0]$4026
   445/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:306$2708_ADDR[31:0]$4025
   446/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:305$2707_DATA[7:0]$4024
   447/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:305$2707_ADDR[31:0]$4023
   448/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:304$2706_DATA[7:0]$4022
   449/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:304$2706_ADDR[31:0]$4021
   450/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:303$2705_DATA[7:0]$4020
   451/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:303$2705_ADDR[31:0]$4019
   452/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:302$2704_DATA[7:0]$4018
   453/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:302$2704_ADDR[31:0]$4017
   454/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:301$2703_DATA[7:0]$4016
   455/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:301$2703_ADDR[31:0]$4015
   456/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:300$2702_DATA[7:0]$4014
   457/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:300$2702_ADDR[31:0]$4013
   458/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:299$2701_DATA[7:0]$4012
   459/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:299$2701_ADDR[31:0]$4011
   460/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:298$2700_DATA[7:0]$4010
   461/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:298$2700_ADDR[31:0]$4009
   462/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:297$2699_DATA[7:0]$4008
   463/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:297$2699_ADDR[31:0]$4007
   464/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:296$2698_DATA[7:0]$4006
   465/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:296$2698_ADDR[31:0]$4005
   466/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:295$2697_DATA[7:0]$4004
   467/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:295$2697_ADDR[31:0]$4003
   468/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:294$2696_DATA[7:0]$4002
   469/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:294$2696_ADDR[31:0]$4001
   470/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:293$2695_DATA[7:0]$4000
   471/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:293$2695_ADDR[31:0]$3999
   472/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:292$2694_DATA[7:0]$3998
   473/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:292$2694_ADDR[31:0]$3997
   474/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:291$2693_DATA[7:0]$3996
   475/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:291$2693_ADDR[31:0]$3995
   476/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:290$2692_DATA[7:0]$3994
   477/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:290$2692_ADDR[31:0]$3993
   478/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:289$2691_DATA[7:0]$3992
   479/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:289$2691_ADDR[31:0]$3991
   480/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:288$2690_DATA[7:0]$3990
   481/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:288$2690_ADDR[31:0]$3989
   482/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:287$2689_DATA[7:0]$3988
   483/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:287$2689_ADDR[31:0]$3987
   484/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:286$2688_DATA[7:0]$3986
   485/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:286$2688_ADDR[31:0]$3985
   486/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:285$2687_DATA[7:0]$3984
   487/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:285$2687_ADDR[31:0]$3983
   488/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:284$2686_DATA[7:0]$3982
   489/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:284$2686_ADDR[31:0]$3981
   490/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:283$2685_DATA[7:0]$3980
   491/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:283$2685_ADDR[31:0]$3979
   492/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:282$2684_DATA[7:0]$3978
   493/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:282$2684_ADDR[31:0]$3977
   494/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:281$2683_DATA[7:0]$3976
   495/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:281$2683_ADDR[31:0]$3975
   496/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:280$2682_DATA[7:0]$3974
   497/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:280$2682_ADDR[31:0]$3973
   498/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:279$2681_DATA[7:0]$3972
   499/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:279$2681_ADDR[31:0]$3971
   500/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:278$2680_DATA[7:0]$3970
   501/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:278$2680_ADDR[31:0]$3969
   502/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:277$2679_DATA[7:0]$3968
   503/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:277$2679_ADDR[31:0]$3967
   504/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:276$2678_DATA[7:0]$3966
   505/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:276$2678_ADDR[31:0]$3965
   506/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:275$2677_DATA[7:0]$3964
   507/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:275$2677_ADDR[31:0]$3963
   508/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:274$2676_DATA[7:0]$3962
   509/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:274$2676_ADDR[31:0]$3961
   510/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:273$2675_DATA[7:0]$3960
   511/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:273$2675_ADDR[31:0]$3959
   512/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:272$2674_DATA[7:0]$3958
   513/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:272$2674_ADDR[31:0]$3957
   514/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:271$2673_DATA[7:0]$3956
   515/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:271$2673_ADDR[31:0]$3955
   516/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:270$2672_DATA[7:0]$3954
   517/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:270$2672_ADDR[31:0]$3953
   518/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:269$2671_DATA[7:0]$3952
   519/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:269$2671_ADDR[31:0]$3951
   520/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:268$2670_DATA[7:0]$3950
   521/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:268$2670_ADDR[31:0]$3949
   522/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:267$2669_DATA[7:0]$3948
   523/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:267$2669_ADDR[31:0]$3947
   524/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:266$2668_DATA[7:0]$3946
   525/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:266$2668_ADDR[31:0]$3945
   526/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:265$2667_DATA[7:0]$3944
   527/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:265$2667_ADDR[31:0]$3943
   528/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:264$2666_DATA[7:0]$3942
   529/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:264$2666_ADDR[31:0]$3941
   530/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:263$2665_DATA[7:0]$3940
   531/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:263$2665_ADDR[31:0]$3939
   532/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:262$2664_DATA[7:0]$3938
   533/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:262$2664_ADDR[31:0]$3937
   534/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:261$2663_DATA[7:0]$3936
   535/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:261$2663_ADDR[31:0]$3935
   536/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:260$2662_DATA[7:0]$3934
   537/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:260$2662_ADDR[31:0]$3933
   538/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:259$2661_DATA[7:0]$3932
   539/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:259$2661_ADDR[31:0]$3931
   540/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:258$2660_DATA[7:0]$3930
   541/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:258$2660_ADDR[31:0]$3929
   542/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:257$2659_DATA[7:0]$3928
   543/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:257$2659_ADDR[31:0]$3927
   544/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:256$2658_DATA[7:0]$3926
   545/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:256$2658_ADDR[31:0]$3925
   546/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:255$2657_DATA[7:0]$3924
   547/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:255$2657_ADDR[31:0]$3923
   548/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:254$2656_DATA[7:0]$3922
   549/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:254$2656_ADDR[31:0]$3921
   550/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:253$2655_DATA[7:0]$3920
   551/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:253$2655_ADDR[31:0]$3919
   552/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:252$2654_DATA[7:0]$3918
   553/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:252$2654_ADDR[31:0]$3917
   554/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:251$2653_DATA[7:0]$3916
   555/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:251$2653_ADDR[31:0]$3915
   556/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:250$2652_DATA[7:0]$3914
   557/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:250$2652_ADDR[31:0]$3913
   558/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:249$2651_DATA[7:0]$3912
   559/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:249$2651_ADDR[31:0]$3911
   560/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:248$2650_DATA[7:0]$3910
   561/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:248$2650_ADDR[31:0]$3909
   562/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:247$2649_DATA[7:0]$3908
   563/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:247$2649_ADDR[31:0]$3907
   564/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:246$2648_DATA[7:0]$3906
   565/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:246$2648_ADDR[31:0]$3905
   566/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:245$2647_DATA[7:0]$3904
   567/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:245$2647_ADDR[31:0]$3903
   568/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:244$2646_DATA[7:0]$3902
   569/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:244$2646_ADDR[31:0]$3901
   570/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:243$2645_DATA[7:0]$3900
   571/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:243$2645_ADDR[31:0]$3899
   572/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:242$2644_DATA[7:0]$3898
   573/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:242$2644_ADDR[31:0]$3897
   574/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:241$2643_DATA[7:0]$3896
   575/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:241$2643_ADDR[31:0]$3895
   576/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:240$2642_DATA[7:0]$3894
   577/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:240$2642_ADDR[31:0]$3893
   578/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:239$2641_DATA[7:0]$3892
   579/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:239$2641_ADDR[31:0]$3891
   580/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:238$2640_DATA[7:0]$3890
   581/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:238$2640_ADDR[31:0]$3889
   582/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:237$2639_DATA[7:0]$3888
   583/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:237$2639_ADDR[31:0]$3887
   584/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:236$2638_DATA[7:0]$3886
   585/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:236$2638_ADDR[31:0]$3885
   586/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:235$2637_DATA[7:0]$3884
   587/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:235$2637_ADDR[31:0]$3883
   588/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:234$2636_DATA[7:0]$3882
   589/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:234$2636_ADDR[31:0]$3881
   590/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:233$2635_DATA[7:0]$3880
   591/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:233$2635_ADDR[31:0]$3879
   592/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:232$2634_DATA[7:0]$3878
   593/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:232$2634_ADDR[31:0]$3877
   594/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:231$2633_DATA[7:0]$3876
   595/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:231$2633_ADDR[31:0]$3875
   596/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:230$2632_DATA[7:0]$3874
   597/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:230$2632_ADDR[31:0]$3873
   598/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:229$2631_DATA[7:0]$3872
   599/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:229$2631_ADDR[31:0]$3871
   600/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:228$2630_DATA[7:0]$3870
   601/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:228$2630_ADDR[31:0]$3869
   602/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:227$2629_DATA[7:0]$3868
   603/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:227$2629_ADDR[31:0]$3867
   604/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:226$2628_DATA[7:0]$3866
   605/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:226$2628_ADDR[31:0]$3865
   606/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:225$2627_DATA[7:0]$3864
   607/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:225$2627_ADDR[31:0]$3863
   608/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:224$2626_DATA[7:0]$3862
   609/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:224$2626_ADDR[31:0]$3861
   610/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:223$2625_DATA[7:0]$3860
   611/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:223$2625_ADDR[31:0]$3859
   612/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:222$2624_DATA[7:0]$3858
   613/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:222$2624_ADDR[31:0]$3857
   614/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:221$2623_DATA[7:0]$3856
   615/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:221$2623_ADDR[31:0]$3855
   616/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:220$2622_DATA[7:0]$3854
   617/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:220$2622_ADDR[31:0]$3853
   618/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:219$2621_DATA[7:0]$3852
   619/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:219$2621_ADDR[31:0]$3851
   620/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:218$2620_DATA[7:0]$3850
   621/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:218$2620_ADDR[31:0]$3849
   622/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:217$2619_DATA[7:0]$3848
   623/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:217$2619_ADDR[31:0]$3847
   624/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:216$2618_DATA[7:0]$3846
   625/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:216$2618_ADDR[31:0]$3845
   626/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:215$2617_DATA[7:0]$3844
   627/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:215$2617_ADDR[31:0]$3843
   628/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:214$2616_DATA[7:0]$3842
   629/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:214$2616_ADDR[31:0]$3841
   630/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:213$2615_DATA[7:0]$3840
   631/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:213$2615_ADDR[31:0]$3839
   632/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:212$2614_DATA[7:0]$3838
   633/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:212$2614_ADDR[31:0]$3837
   634/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:211$2613_DATA[7:0]$3836
   635/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:211$2613_ADDR[31:0]$3835
   636/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:210$2612_DATA[7:0]$3834
   637/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:210$2612_ADDR[31:0]$3833
   638/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:209$2611_DATA[7:0]$3832
   639/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:209$2611_ADDR[31:0]$3831
   640/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:208$2610_DATA[7:0]$3830
   641/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:208$2610_ADDR[31:0]$3829
   642/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:207$2609_DATA[7:0]$3828
   643/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:207$2609_ADDR[31:0]$3827
   644/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:206$2608_DATA[7:0]$3826
   645/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:206$2608_ADDR[31:0]$3825
   646/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:205$2607_DATA[7:0]$3824
   647/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:205$2607_ADDR[31:0]$3823
   648/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:204$2606_DATA[7:0]$3822
   649/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:204$2606_ADDR[31:0]$3821
   650/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:203$2605_DATA[7:0]$3820
   651/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:203$2605_ADDR[31:0]$3819
   652/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:202$2604_DATA[7:0]$3818
   653/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:202$2604_ADDR[31:0]$3817
   654/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:201$2603_DATA[7:0]$3816
   655/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:201$2603_ADDR[31:0]$3815
   656/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:200$2602_DATA[7:0]$3814
   657/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:200$2602_ADDR[31:0]$3813
   658/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:199$2601_DATA[7:0]$3812
   659/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:199$2601_ADDR[31:0]$3811
   660/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:198$2600_DATA[7:0]$3810
   661/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:198$2600_ADDR[31:0]$3809
   662/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:197$2599_DATA[7:0]$3808
   663/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:197$2599_ADDR[31:0]$3807
   664/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:196$2598_DATA[7:0]$3806
   665/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:196$2598_ADDR[31:0]$3805
   666/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:195$2597_DATA[7:0]$3804
   667/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:195$2597_ADDR[31:0]$3803
   668/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:194$2596_DATA[7:0]$3802
   669/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:194$2596_ADDR[31:0]$3801
   670/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:193$2595_DATA[7:0]$3800
   671/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:193$2595_ADDR[31:0]$3799
   672/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:192$2594_DATA[7:0]$3798
   673/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:192$2594_ADDR[31:0]$3797
   674/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:191$2593_DATA[7:0]$3796
   675/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:191$2593_ADDR[31:0]$3795
   676/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:190$2592_DATA[7:0]$3794
   677/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:190$2592_ADDR[31:0]$3793
   678/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:189$2591_DATA[7:0]$3792
   679/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:189$2591_ADDR[31:0]$3791
   680/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:188$2590_DATA[7:0]$3790
   681/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:188$2590_ADDR[31:0]$3789
   682/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:187$2589_DATA[7:0]$3788
   683/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:187$2589_ADDR[31:0]$3787
   684/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:186$2588_DATA[7:0]$3786
   685/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:186$2588_ADDR[31:0]$3785
   686/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:185$2587_DATA[7:0]$3784
   687/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:185$2587_ADDR[31:0]$3783
   688/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:184$2586_DATA[7:0]$3782
   689/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:184$2586_ADDR[31:0]$3781
   690/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:183$2585_DATA[7:0]$3780
   691/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:183$2585_ADDR[31:0]$3779
   692/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:182$2584_DATA[7:0]$3778
   693/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:182$2584_ADDR[31:0]$3777
   694/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:181$2583_DATA[7:0]$3776
   695/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:181$2583_ADDR[31:0]$3775
   696/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:180$2582_DATA[7:0]$3774
   697/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:180$2582_ADDR[31:0]$3773
   698/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:179$2581_DATA[7:0]$3772
   699/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:179$2581_ADDR[31:0]$3771
   700/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:178$2580_DATA[7:0]$3770
   701/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:178$2580_ADDR[31:0]$3769
   702/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:177$2579_DATA[7:0]$3768
   703/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:177$2579_ADDR[31:0]$3767
   704/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:176$2578_DATA[7:0]$3766
   705/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:176$2578_ADDR[31:0]$3765
   706/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:175$2577_DATA[7:0]$3764
   707/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:175$2577_ADDR[31:0]$3763
   708/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:174$2576_DATA[7:0]$3762
   709/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:174$2576_ADDR[31:0]$3761
   710/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:173$2575_DATA[7:0]$3760
   711/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:173$2575_ADDR[31:0]$3759
   712/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:172$2574_DATA[7:0]$3758
   713/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:172$2574_ADDR[31:0]$3757
   714/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:171$2573_DATA[7:0]$3756
   715/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:171$2573_ADDR[31:0]$3755
   716/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:170$2572_DATA[7:0]$3754
   717/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:170$2572_ADDR[31:0]$3753
   718/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:169$2571_DATA[7:0]$3752
   719/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:169$2571_ADDR[31:0]$3751
   720/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:168$2570_DATA[7:0]$3750
   721/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:168$2570_ADDR[31:0]$3749
   722/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:167$2569_DATA[7:0]$3748
   723/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:167$2569_ADDR[31:0]$3747
   724/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:166$2568_DATA[7:0]$3746
   725/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:166$2568_ADDR[31:0]$3745
   726/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:165$2567_DATA[7:0]$3744
   727/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:165$2567_ADDR[31:0]$3743
   728/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:164$2566_DATA[7:0]$3742
   729/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:164$2566_ADDR[31:0]$3741
   730/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:163$2565_DATA[7:0]$3740
   731/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:163$2565_ADDR[31:0]$3739
   732/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:162$2564_DATA[7:0]$3738
   733/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:162$2564_ADDR[31:0]$3737
   734/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:161$2563_DATA[7:0]$3736
   735/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:161$2563_ADDR[31:0]$3735
   736/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:160$2562_DATA[7:0]$3734
   737/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:160$2562_ADDR[31:0]$3733
   738/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:159$2561_DATA[7:0]$3732
   739/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:159$2561_ADDR[31:0]$3731
   740/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:158$2560_DATA[7:0]$3730
   741/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:158$2560_ADDR[31:0]$3729
   742/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:157$2559_DATA[7:0]$3728
   743/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:157$2559_ADDR[31:0]$3727
   744/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:156$2558_DATA[7:0]$3726
   745/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:156$2558_ADDR[31:0]$3725
   746/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:155$2557_DATA[7:0]$3724
   747/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:155$2557_ADDR[31:0]$3723
   748/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:154$2556_DATA[7:0]$3722
   749/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:154$2556_ADDR[31:0]$3721
   750/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:153$2555_DATA[7:0]$3720
   751/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:153$2555_ADDR[31:0]$3719
   752/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:152$2554_DATA[7:0]$3718
   753/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:152$2554_ADDR[31:0]$3717
   754/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:151$2553_DATA[7:0]$3716
   755/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:151$2553_ADDR[31:0]$3715
   756/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:150$2552_DATA[7:0]$3714
   757/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:150$2552_ADDR[31:0]$3713
   758/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:149$2551_DATA[7:0]$3712
   759/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:149$2551_ADDR[31:0]$3711
   760/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:148$2550_DATA[7:0]$3710
   761/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:148$2550_ADDR[31:0]$3709
   762/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:147$2549_DATA[7:0]$3708
   763/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:147$2549_ADDR[31:0]$3707
   764/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:146$2548_DATA[7:0]$3706
   765/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:146$2548_ADDR[31:0]$3705
   766/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:145$2547_DATA[7:0]$3704
   767/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:145$2547_ADDR[31:0]$3703
   768/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:144$2546_DATA[7:0]$3702
   769/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:144$2546_ADDR[31:0]$3701
   770/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:143$2545_DATA[7:0]$3700
   771/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:143$2545_ADDR[31:0]$3699
   772/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:142$2544_DATA[7:0]$3698
   773/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:142$2544_ADDR[31:0]$3697
   774/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:141$2543_DATA[7:0]$3696
   775/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:141$2543_ADDR[31:0]$3695
   776/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:140$2542_DATA[7:0]$3694
   777/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:140$2542_ADDR[31:0]$3693
   778/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:139$2541_DATA[7:0]$3692
   779/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:139$2541_ADDR[31:0]$3691
   780/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:138$2540_DATA[7:0]$3690
   781/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:138$2540_ADDR[31:0]$3689
   782/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:137$2539_DATA[7:0]$3688
   783/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:137$2539_ADDR[31:0]$3687
   784/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:136$2538_DATA[7:0]$3686
   785/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:136$2538_ADDR[31:0]$3685
   786/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:135$2537_DATA[7:0]$3684
   787/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:135$2537_ADDR[31:0]$3683
   788/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:134$2536_DATA[7:0]$3682
   789/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:134$2536_ADDR[31:0]$3681
   790/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:133$2535_DATA[7:0]$3680
   791/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:133$2535_ADDR[31:0]$3679
   792/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:132$2534_DATA[7:0]$3678
   793/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:132$2534_ADDR[31:0]$3677
   794/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:131$2533_DATA[7:0]$3676
   795/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:131$2533_ADDR[31:0]$3675
   796/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:130$2532_DATA[7:0]$3674
   797/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:130$2532_ADDR[31:0]$3673
   798/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:129$2531_DATA[7:0]$3672
   799/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:129$2531_ADDR[31:0]$3671
   800/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:128$2530_DATA[7:0]$3670
   801/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:128$2530_ADDR[31:0]$3669
   802/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:127$2529_DATA[7:0]$3668
   803/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:127$2529_ADDR[31:0]$3667
   804/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:126$2528_DATA[7:0]$3666
   805/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:126$2528_ADDR[31:0]$3665
   806/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:125$2527_DATA[7:0]$3664
   807/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:125$2527_ADDR[31:0]$3663
   808/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:124$2526_DATA[7:0]$3662
   809/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:124$2526_ADDR[31:0]$3661
   810/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:123$2525_DATA[7:0]$3660
   811/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:123$2525_ADDR[31:0]$3659
   812/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:122$2524_DATA[7:0]$3658
   813/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:122$2524_ADDR[31:0]$3657
   814/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:121$2523_DATA[7:0]$3656
   815/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:121$2523_ADDR[31:0]$3655
   816/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:120$2522_DATA[7:0]$3654
   817/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:120$2522_ADDR[31:0]$3653
   818/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:119$2521_DATA[7:0]$3652
   819/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:119$2521_ADDR[31:0]$3651
   820/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:118$2520_DATA[7:0]$3650
   821/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:118$2520_ADDR[31:0]$3649
   822/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:117$2519_DATA[7:0]$3648
   823/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:117$2519_ADDR[31:0]$3647
   824/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:116$2518_DATA[7:0]$3646
   825/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:116$2518_ADDR[31:0]$3645
   826/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:115$2517_DATA[7:0]$3644
   827/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:115$2517_ADDR[31:0]$3643
   828/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:114$2516_DATA[7:0]$3642
   829/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:114$2516_ADDR[31:0]$3641
   830/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:113$2515_DATA[7:0]$3640
   831/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:113$2515_ADDR[31:0]$3639
   832/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:112$2514_DATA[7:0]$3638
   833/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:112$2514_ADDR[31:0]$3637
   834/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:111$2513_DATA[7:0]$3636
   835/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:111$2513_ADDR[31:0]$3635
   836/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:110$2512_DATA[7:0]$3634
   837/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:110$2512_ADDR[31:0]$3633
   838/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:109$2511_DATA[7:0]$3632
   839/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:109$2511_ADDR[31:0]$3631
   840/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:108$2510_DATA[7:0]$3630
   841/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:108$2510_ADDR[31:0]$3629
   842/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:107$2509_DATA[7:0]$3628
   843/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:107$2509_ADDR[31:0]$3627
   844/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:106$2508_DATA[7:0]$3626
   845/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:106$2508_ADDR[31:0]$3625
   846/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:105$2507_DATA[7:0]$3624
   847/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:105$2507_ADDR[31:0]$3623
   848/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:104$2506_DATA[7:0]$3622
   849/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:104$2506_ADDR[31:0]$3621
   850/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:103$2505_DATA[7:0]$3620
   851/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:103$2505_ADDR[31:0]$3619
   852/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:102$2504_DATA[7:0]$3618
   853/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:102$2504_ADDR[31:0]$3617
   854/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:101$2503_DATA[7:0]$3616
   855/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:101$2503_ADDR[31:0]$3615
   856/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:100$2502_DATA[7:0]$3614
   857/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:100$2502_ADDR[31:0]$3613
   858/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:99$2501_DATA[7:0]$3612
   859/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:99$2501_ADDR[31:0]$3611
   860/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:98$2500_DATA[7:0]$3610
   861/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:98$2500_ADDR[31:0]$3609
   862/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:97$2499_DATA[7:0]$3608
   863/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:97$2499_ADDR[31:0]$3607
   864/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:96$2498_DATA[7:0]$3606
   865/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:96$2498_ADDR[31:0]$3605
   866/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:95$2497_DATA[7:0]$3604
   867/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:95$2497_ADDR[31:0]$3603
   868/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:94$2496_DATA[7:0]$3602
   869/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:94$2496_ADDR[31:0]$3601
   870/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:93$2495_DATA[7:0]$3600
   871/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:93$2495_ADDR[31:0]$3599
   872/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:92$2494_DATA[7:0]$3598
   873/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:92$2494_ADDR[31:0]$3597
   874/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:91$2493_DATA[7:0]$3596
   875/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:91$2493_ADDR[31:0]$3595
   876/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:90$2492_DATA[7:0]$3594
   877/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:90$2492_ADDR[31:0]$3593
   878/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:89$2491_DATA[7:0]$3592
   879/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:89$2491_ADDR[31:0]$3591
   880/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:88$2490_DATA[7:0]$3590
   881/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:88$2490_ADDR[31:0]$3589
   882/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:87$2489_DATA[7:0]$3588
   883/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:87$2489_ADDR[31:0]$3587
   884/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:86$2488_DATA[7:0]$3586
   885/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:86$2488_ADDR[31:0]$3585
   886/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:85$2487_DATA[7:0]$3584
   887/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:85$2487_ADDR[31:0]$3583
   888/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:84$2486_DATA[7:0]$3582
   889/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:84$2486_ADDR[31:0]$3581
   890/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:83$2485_DATA[7:0]$3580
   891/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:83$2485_ADDR[31:0]$3579
   892/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:82$2484_DATA[7:0]$3578
   893/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:82$2484_ADDR[31:0]$3577
   894/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:81$2483_DATA[7:0]$3576
   895/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:81$2483_ADDR[31:0]$3575
   896/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:80$2482_DATA[7:0]$3574
   897/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:80$2482_ADDR[31:0]$3573
   898/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:79$2481_DATA[7:0]$3572
   899/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:79$2481_ADDR[31:0]$3571
   900/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:78$2480_DATA[7:0]$3570
   901/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:78$2480_ADDR[31:0]$3569
   902/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:77$2479_DATA[7:0]$3568
   903/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:77$2479_ADDR[31:0]$3567
   904/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:76$2478_DATA[7:0]$3566
   905/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:76$2478_ADDR[31:0]$3565
   906/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:75$2477_DATA[7:0]$3564
   907/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:75$2477_ADDR[31:0]$3563
   908/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:74$2476_DATA[7:0]$3562
   909/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:74$2476_ADDR[31:0]$3561
   910/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:73$2475_DATA[7:0]$3560
   911/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:73$2475_ADDR[31:0]$3559
   912/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:72$2474_DATA[7:0]$3558
   913/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:72$2474_ADDR[31:0]$3557
   914/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:71$2473_DATA[7:0]$3556
   915/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:71$2473_ADDR[31:0]$3555
   916/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:70$2472_DATA[7:0]$3554
   917/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:70$2472_ADDR[31:0]$3553
   918/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:69$2471_DATA[7:0]$3552
   919/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:69$2471_ADDR[31:0]$3551
   920/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:68$2470_DATA[7:0]$3550
   921/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:68$2470_ADDR[31:0]$3549
   922/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:67$2469_DATA[7:0]$3548
   923/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:67$2469_ADDR[31:0]$3547
   924/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:66$2468_DATA[7:0]$3546
   925/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:66$2468_ADDR[31:0]$3545
   926/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:65$2467_DATA[7:0]$3544
   927/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:65$2467_ADDR[31:0]$3543
   928/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:64$2466_DATA[7:0]$3542
   929/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:64$2466_ADDR[31:0]$3541
   930/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:63$2465_DATA[7:0]$3540
   931/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:63$2465_ADDR[31:0]$3539
   932/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:62$2464_DATA[7:0]$3538
   933/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:62$2464_ADDR[31:0]$3537
   934/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:61$2463_DATA[7:0]$3536
   935/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:61$2463_ADDR[31:0]$3535
   936/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:60$2462_DATA[7:0]$3534
   937/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:60$2462_ADDR[31:0]$3533
   938/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:59$2461_DATA[7:0]$3532
   939/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:59$2461_ADDR[31:0]$3531
   940/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:58$2460_DATA[7:0]$3530
   941/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:58$2460_ADDR[31:0]$3529
   942/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:57$2459_DATA[7:0]$3528
   943/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:57$2459_ADDR[31:0]$3527
   944/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:56$2458_DATA[7:0]$3526
   945/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:56$2458_ADDR[31:0]$3525
   946/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:55$2457_DATA[7:0]$3524
   947/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:55$2457_ADDR[31:0]$3523
   948/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:54$2456_DATA[7:0]$3522
   949/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:54$2456_ADDR[31:0]$3521
   950/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:53$2455_DATA[7:0]$3520
   951/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:53$2455_ADDR[31:0]$3519
   952/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:52$2454_DATA[7:0]$3518
   953/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:52$2454_ADDR[31:0]$3517
   954/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:51$2453_DATA[7:0]$3516
   955/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:51$2453_ADDR[31:0]$3515
   956/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:50$2452_DATA[7:0]$3514
   957/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:50$2452_ADDR[31:0]$3513
   958/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:49$2451_DATA[7:0]$3512
   959/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:49$2451_ADDR[31:0]$3511
   960/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:48$2450_DATA[7:0]$3510
   961/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:48$2450_ADDR[31:0]$3509
   962/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:47$2449_DATA[7:0]$3508
   963/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:47$2449_ADDR[31:0]$3507
   964/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:46$2448_DATA[7:0]$3506
   965/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:46$2448_ADDR[31:0]$3505
   966/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:45$2447_DATA[7:0]$3504
   967/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:45$2447_ADDR[31:0]$3503
   968/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:44$2446_DATA[7:0]$3502
   969/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:44$2446_ADDR[31:0]$3501
   970/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:43$2445_DATA[7:0]$3500
   971/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:43$2445_ADDR[31:0]$3499
   972/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:42$2444_DATA[7:0]$3498
   973/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:42$2444_ADDR[31:0]$3497
   974/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:41$2443_DATA[7:0]$3496
   975/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:41$2443_ADDR[31:0]$3495
   976/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:40$2442_DATA[7:0]$3494
   977/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:40$2442_ADDR[31:0]$3493
   978/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:39$2441_DATA[7:0]$3492
   979/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:39$2441_ADDR[31:0]$3491
   980/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:38$2440_DATA[7:0]$3490
   981/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:38$2440_ADDR[31:0]$3489
   982/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:37$2439_DATA[7:0]$3488
   983/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:37$2439_ADDR[31:0]$3487
   984/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:36$2438_DATA[7:0]$3486
   985/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:36$2438_ADDR[31:0]$3485
   986/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:35$2437_DATA[7:0]$3484
   987/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:35$2437_ADDR[31:0]$3483
   988/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:34$2436_DATA[7:0]$3482
   989/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:34$2436_ADDR[31:0]$3481
   990/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:33$2435_DATA[7:0]$3480
   991/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:33$2435_ADDR[31:0]$3479
   992/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:32$2434_DATA[7:0]$3478
   993/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:32$2434_ADDR[31:0]$3477
   994/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:31$2433_DATA[7:0]$3476
   995/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:31$2433_ADDR[31:0]$3475
   996/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:30$2432_DATA[7:0]$3474
   997/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:30$2432_ADDR[31:0]$3473
   998/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:29$2431_DATA[7:0]$3472
   999/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:29$2431_ADDR[31:0]$3471
  1000/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:28$2430_DATA[7:0]$3470
  1001/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:28$2430_ADDR[31:0]$3469
  1002/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:27$2429_DATA[7:0]$3468
  1003/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:27$2429_ADDR[31:0]$3467
  1004/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:26$2428_DATA[7:0]$3466
  1005/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:26$2428_ADDR[31:0]$3465
  1006/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:25$2427_DATA[7:0]$3464
  1007/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:25$2427_ADDR[31:0]$3463
  1008/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:24$2426_DATA[7:0]$3462
  1009/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:24$2426_ADDR[31:0]$3461
  1010/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:23$2425_DATA[7:0]$3460
  1011/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:23$2425_ADDR[31:0]$3459
  1012/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:22$2424_DATA[7:0]$3458
  1013/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:22$2424_ADDR[31:0]$3457
  1014/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:21$2423_DATA[7:0]$3456
  1015/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:21$2423_ADDR[31:0]$3455
  1016/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:20$2422_DATA[7:0]$3454
  1017/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:20$2422_ADDR[31:0]$3445
  1018/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:19$2421_DATA[7:0]$3452
  1019/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:19$2421_ADDR[31:0]$3451
  1020/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:18$2420_DATA[7:0]$3450
  1021/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:18$2420_ADDR[31:0]$3449
  1022/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:17$2419_DATA[7:0]$3448
  1023/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:17$2419_ADDR[31:0]$3453
  1024/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:16$2418_DATA[7:0]$3447
  1025/1025: $0$memwr$\memory$gba_bw_intro_b2ram.v:16$2418_ADDR[31:0]$3446
Creating decoders for process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:531$2930'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
     1/1025: $1\valid_out[0:0]
     2/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:527$878_DATA[7:0]$2417
     3/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:527$878_ADDR[31:0]$2416
     4/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:526$877_DATA[7:0]$2415
     5/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:526$877_ADDR[31:0]$2414
     6/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:525$876_DATA[7:0]$2413
     7/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:525$876_ADDR[31:0]$2412
     8/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:524$875_DATA[7:0]$2411
     9/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:524$875_ADDR[31:0]$2410
    10/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:523$874_DATA[7:0]$2409
    11/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:523$874_ADDR[31:0]$2408
    12/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:522$873_DATA[7:0]$2407
    13/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:522$873_ADDR[31:0]$2406
    14/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:521$872_DATA[7:0]$2405
    15/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:521$872_ADDR[31:0]$2404
    16/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:520$871_DATA[7:0]$2403
    17/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:520$871_ADDR[31:0]$2402
    18/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:519$870_DATA[7:0]$2401
    19/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:519$870_ADDR[31:0]$2400
    20/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:518$869_DATA[7:0]$2399
    21/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:518$869_ADDR[31:0]$2398
    22/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:517$868_DATA[7:0]$2397
    23/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:517$868_ADDR[31:0]$2396
    24/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:516$867_DATA[7:0]$2395
    25/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:516$867_ADDR[31:0]$2394
    26/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:515$866_DATA[7:0]$2393
    27/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:515$866_ADDR[31:0]$2392
    28/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:514$865_DATA[7:0]$2391
    29/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:514$865_ADDR[31:0]$2390
    30/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:513$864_DATA[7:0]$2389
    31/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:513$864_ADDR[31:0]$2388
    32/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:512$863_DATA[7:0]$2387
    33/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:512$863_ADDR[31:0]$2386
    34/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:511$862_DATA[7:0]$2385
    35/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:511$862_ADDR[31:0]$2384
    36/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:510$861_DATA[7:0]$2383
    37/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:510$861_ADDR[31:0]$2382
    38/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:509$860_DATA[7:0]$2381
    39/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:509$860_ADDR[31:0]$2380
    40/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:508$859_DATA[7:0]$2379
    41/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:508$859_ADDR[31:0]$2378
    42/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:507$858_DATA[7:0]$2377
    43/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:507$858_ADDR[31:0]$2376
    44/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:506$857_DATA[7:0]$2375
    45/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:506$857_ADDR[31:0]$2374
    46/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:505$856_DATA[7:0]$2373
    47/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:505$856_ADDR[31:0]$2372
    48/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:504$855_DATA[7:0]$2371
    49/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:504$855_ADDR[31:0]$2370
    50/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:503$854_DATA[7:0]$2369
    51/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:503$854_ADDR[31:0]$2368
    52/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:502$853_DATA[7:0]$2367
    53/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:502$853_ADDR[31:0]$2366
    54/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:501$852_DATA[7:0]$2365
    55/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:501$852_ADDR[31:0]$2364
    56/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:500$851_DATA[7:0]$2363
    57/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:500$851_ADDR[31:0]$2362
    58/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:499$850_DATA[7:0]$2361
    59/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:499$850_ADDR[31:0]$2360
    60/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:498$849_DATA[7:0]$2359
    61/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:498$849_ADDR[31:0]$2358
    62/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:497$848_DATA[7:0]$2357
    63/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:497$848_ADDR[31:0]$2356
    64/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:496$847_DATA[7:0]$2355
    65/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:496$847_ADDR[31:0]$2354
    66/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:495$846_DATA[7:0]$2353
    67/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:495$846_ADDR[31:0]$2352
    68/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:494$845_DATA[7:0]$2351
    69/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:494$845_ADDR[31:0]$2350
    70/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:493$844_DATA[7:0]$2349
    71/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:493$844_ADDR[31:0]$2348
    72/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:492$843_DATA[7:0]$2347
    73/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:492$843_ADDR[31:0]$2346
    74/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:491$842_DATA[7:0]$2345
    75/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:491$842_ADDR[31:0]$2344
    76/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:490$841_DATA[7:0]$2343
    77/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:490$841_ADDR[31:0]$2342
    78/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:489$840_DATA[7:0]$2341
    79/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:489$840_ADDR[31:0]$2340
    80/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:488$839_DATA[7:0]$2339
    81/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:488$839_ADDR[31:0]$2338
    82/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:487$838_DATA[7:0]$2337
    83/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:487$838_ADDR[31:0]$2336
    84/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:486$837_DATA[7:0]$2335
    85/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:486$837_ADDR[31:0]$2334
    86/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:485$836_DATA[7:0]$2333
    87/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:485$836_ADDR[31:0]$2332
    88/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:484$835_DATA[7:0]$2331
    89/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:484$835_ADDR[31:0]$2330
    90/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:483$834_DATA[7:0]$2329
    91/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:483$834_ADDR[31:0]$2328
    92/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:482$833_DATA[7:0]$2327
    93/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:482$833_ADDR[31:0]$2326
    94/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:481$832_DATA[7:0]$2325
    95/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:481$832_ADDR[31:0]$2324
    96/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:480$831_DATA[7:0]$2323
    97/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:480$831_ADDR[31:0]$2322
    98/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:479$830_DATA[7:0]$2321
    99/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:479$830_ADDR[31:0]$2320
   100/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:478$829_DATA[7:0]$2319
   101/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:478$829_ADDR[31:0]$2318
   102/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:477$828_DATA[7:0]$2317
   103/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:477$828_ADDR[31:0]$2316
   104/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:476$827_DATA[7:0]$2315
   105/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:476$827_ADDR[31:0]$2314
   106/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:475$826_DATA[7:0]$2313
   107/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:475$826_ADDR[31:0]$2312
   108/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:474$825_DATA[7:0]$2311
   109/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:474$825_ADDR[31:0]$2310
   110/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:473$824_DATA[7:0]$2309
   111/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:473$824_ADDR[31:0]$2308
   112/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:472$823_DATA[7:0]$2307
   113/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:472$823_ADDR[31:0]$2306
   114/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:471$822_DATA[7:0]$2305
   115/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:471$822_ADDR[31:0]$2304
   116/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:470$821_DATA[7:0]$2303
   117/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:470$821_ADDR[31:0]$2302
   118/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:469$820_DATA[7:0]$2301
   119/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:469$820_ADDR[31:0]$2300
   120/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:468$819_DATA[7:0]$2299
   121/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:468$819_ADDR[31:0]$2298
   122/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:467$818_DATA[7:0]$2297
   123/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:467$818_ADDR[31:0]$2296
   124/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:466$817_DATA[7:0]$2295
   125/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:466$817_ADDR[31:0]$2294
   126/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:465$816_DATA[7:0]$2293
   127/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:465$816_ADDR[31:0]$2292
   128/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:464$815_DATA[7:0]$2291
   129/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:464$815_ADDR[31:0]$2290
   130/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:463$814_DATA[7:0]$2289
   131/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:463$814_ADDR[31:0]$2288
   132/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:462$813_DATA[7:0]$2287
   133/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:462$813_ADDR[31:0]$2286
   134/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:461$812_DATA[7:0]$2285
   135/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:461$812_ADDR[31:0]$2284
   136/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:460$811_DATA[7:0]$2283
   137/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:460$811_ADDR[31:0]$2282
   138/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:459$810_DATA[7:0]$2281
   139/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:459$810_ADDR[31:0]$2280
   140/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:458$809_DATA[7:0]$2279
   141/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:458$809_ADDR[31:0]$2278
   142/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:457$808_DATA[7:0]$2277
   143/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:457$808_ADDR[31:0]$2276
   144/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:456$807_DATA[7:0]$2275
   145/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:456$807_ADDR[31:0]$2274
   146/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:455$806_DATA[7:0]$2273
   147/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:455$806_ADDR[31:0]$2272
   148/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:454$805_DATA[7:0]$2271
   149/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:454$805_ADDR[31:0]$2270
   150/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:453$804_DATA[7:0]$2269
   151/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:453$804_ADDR[31:0]$2268
   152/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:452$803_DATA[7:0]$2267
   153/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:452$803_ADDR[31:0]$2266
   154/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:451$802_DATA[7:0]$2265
   155/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:451$802_ADDR[31:0]$2264
   156/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:450$801_DATA[7:0]$2263
   157/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:450$801_ADDR[31:0]$2262
   158/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:449$800_DATA[7:0]$2261
   159/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:449$800_ADDR[31:0]$2260
   160/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:448$799_DATA[7:0]$2259
   161/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:448$799_ADDR[31:0]$2258
   162/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:447$798_DATA[7:0]$2257
   163/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:447$798_ADDR[31:0]$2256
   164/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:446$797_DATA[7:0]$2255
   165/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:446$797_ADDR[31:0]$2254
   166/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:445$796_DATA[7:0]$2253
   167/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:445$796_ADDR[31:0]$2252
   168/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:444$795_DATA[7:0]$2251
   169/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:444$795_ADDR[31:0]$2250
   170/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:443$794_DATA[7:0]$2249
   171/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:443$794_ADDR[31:0]$2248
   172/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:442$793_DATA[7:0]$2247
   173/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:442$793_ADDR[31:0]$2246
   174/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:441$792_DATA[7:0]$2245
   175/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:441$792_ADDR[31:0]$2244
   176/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:440$791_DATA[7:0]$2243
   177/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:440$791_ADDR[31:0]$2242
   178/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:439$790_DATA[7:0]$2241
   179/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:439$790_ADDR[31:0]$2240
   180/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:438$789_DATA[7:0]$2239
   181/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:438$789_ADDR[31:0]$2238
   182/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:437$788_DATA[7:0]$2237
   183/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:437$788_ADDR[31:0]$2236
   184/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:436$787_DATA[7:0]$2235
   185/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:436$787_ADDR[31:0]$2234
   186/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:435$786_DATA[7:0]$2233
   187/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:435$786_ADDR[31:0]$2232
   188/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:434$785_DATA[7:0]$2231
   189/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:434$785_ADDR[31:0]$2230
   190/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:433$784_DATA[7:0]$2229
   191/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:433$784_ADDR[31:0]$2228
   192/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:432$783_DATA[7:0]$2227
   193/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:432$783_ADDR[31:0]$2226
   194/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:431$782_DATA[7:0]$2225
   195/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:431$782_ADDR[31:0]$2224
   196/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:430$781_DATA[7:0]$2223
   197/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:430$781_ADDR[31:0]$2222
   198/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:429$780_DATA[7:0]$2221
   199/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:429$780_ADDR[31:0]$2220
   200/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:428$779_DATA[7:0]$2219
   201/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:428$779_ADDR[31:0]$2218
   202/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:427$778_DATA[7:0]$2217
   203/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:427$778_ADDR[31:0]$2216
   204/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:426$777_DATA[7:0]$2215
   205/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:426$777_ADDR[31:0]$2214
   206/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:425$776_DATA[7:0]$2213
   207/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:425$776_ADDR[31:0]$2212
   208/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:424$775_DATA[7:0]$2211
   209/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:424$775_ADDR[31:0]$2210
   210/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:423$774_DATA[7:0]$2209
   211/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:423$774_ADDR[31:0]$2208
   212/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:422$773_DATA[7:0]$2207
   213/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:422$773_ADDR[31:0]$2206
   214/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:421$772_DATA[7:0]$2205
   215/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:421$772_ADDR[31:0]$2204
   216/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:420$771_DATA[7:0]$2203
   217/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:420$771_ADDR[31:0]$2202
   218/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:419$770_DATA[7:0]$2201
   219/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:419$770_ADDR[31:0]$2200
   220/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:418$769_DATA[7:0]$2199
   221/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:418$769_ADDR[31:0]$2198
   222/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:417$768_DATA[7:0]$2197
   223/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:417$768_ADDR[31:0]$2196
   224/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:416$767_DATA[7:0]$2195
   225/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:416$767_ADDR[31:0]$2194
   226/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:415$766_DATA[7:0]$2193
   227/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:415$766_ADDR[31:0]$2192
   228/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:414$765_DATA[7:0]$2191
   229/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:414$765_ADDR[31:0]$2190
   230/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:413$764_DATA[7:0]$2189
   231/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:413$764_ADDR[31:0]$2188
   232/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:412$763_DATA[7:0]$2187
   233/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:412$763_ADDR[31:0]$2186
   234/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:411$762_DATA[7:0]$2185
   235/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:411$762_ADDR[31:0]$2184
   236/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:410$761_DATA[7:0]$2183
   237/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:410$761_ADDR[31:0]$2182
   238/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:409$760_DATA[7:0]$2181
   239/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:409$760_ADDR[31:0]$2180
   240/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:408$759_DATA[7:0]$2179
   241/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:408$759_ADDR[31:0]$2178
   242/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:407$758_DATA[7:0]$2177
   243/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:407$758_ADDR[31:0]$2176
   244/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:406$757_DATA[7:0]$2175
   245/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:406$757_ADDR[31:0]$2174
   246/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:405$756_DATA[7:0]$2173
   247/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:405$756_ADDR[31:0]$2172
   248/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:404$755_DATA[7:0]$2171
   249/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:404$755_ADDR[31:0]$2170
   250/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:403$754_DATA[7:0]$2169
   251/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:403$754_ADDR[31:0]$2168
   252/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:402$753_DATA[7:0]$2167
   253/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:402$753_ADDR[31:0]$2166
   254/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:401$752_DATA[7:0]$2165
   255/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:401$752_ADDR[31:0]$2164
   256/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:400$751_DATA[7:0]$2163
   257/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:400$751_ADDR[31:0]$2162
   258/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:399$750_DATA[7:0]$2161
   259/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:399$750_ADDR[31:0]$2160
   260/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:398$749_DATA[7:0]$2159
   261/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:398$749_ADDR[31:0]$2158
   262/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:397$748_DATA[7:0]$2157
   263/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:397$748_ADDR[31:0]$2156
   264/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:396$747_DATA[7:0]$2155
   265/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:396$747_ADDR[31:0]$2154
   266/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:395$746_DATA[7:0]$2153
   267/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:395$746_ADDR[31:0]$2152
   268/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:394$745_DATA[7:0]$2151
   269/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:394$745_ADDR[31:0]$2150
   270/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:393$744_DATA[7:0]$2149
   271/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:393$744_ADDR[31:0]$2148
   272/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:392$743_DATA[7:0]$2147
   273/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:392$743_ADDR[31:0]$2146
   274/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:391$742_DATA[7:0]$2145
   275/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:391$742_ADDR[31:0]$2144
   276/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:390$741_DATA[7:0]$2143
   277/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:390$741_ADDR[31:0]$2142
   278/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:389$740_DATA[7:0]$2141
   279/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:389$740_ADDR[31:0]$2140
   280/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:388$739_DATA[7:0]$2139
   281/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:388$739_ADDR[31:0]$2138
   282/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:387$738_DATA[7:0]$2137
   283/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:387$738_ADDR[31:0]$2136
   284/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:386$737_DATA[7:0]$2135
   285/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:386$737_ADDR[31:0]$2134
   286/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:385$736_DATA[7:0]$2133
   287/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:385$736_ADDR[31:0]$2132
   288/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:384$735_DATA[7:0]$2131
   289/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:384$735_ADDR[31:0]$2130
   290/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:383$734_DATA[7:0]$2129
   291/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:383$734_ADDR[31:0]$2128
   292/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:382$733_DATA[7:0]$2127
   293/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:382$733_ADDR[31:0]$2126
   294/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:381$732_DATA[7:0]$2125
   295/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:381$732_ADDR[31:0]$2124
   296/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:380$731_DATA[7:0]$2123
   297/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:380$731_ADDR[31:0]$2122
   298/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:379$730_DATA[7:0]$2121
   299/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:379$730_ADDR[31:0]$2120
   300/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:378$729_DATA[7:0]$2119
   301/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:378$729_ADDR[31:0]$2118
   302/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:377$728_DATA[7:0]$2117
   303/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:377$728_ADDR[31:0]$2116
   304/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:376$727_DATA[7:0]$2115
   305/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:376$727_ADDR[31:0]$2114
   306/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:375$726_DATA[7:0]$2113
   307/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:375$726_ADDR[31:0]$2112
   308/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:374$725_DATA[7:0]$2111
   309/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:374$725_ADDR[31:0]$2110
   310/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:373$724_DATA[7:0]$2109
   311/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:373$724_ADDR[31:0]$2108
   312/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:372$723_DATA[7:0]$2107
   313/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:372$723_ADDR[31:0]$2106
   314/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:371$722_DATA[7:0]$2105
   315/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:371$722_ADDR[31:0]$2104
   316/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:370$721_DATA[7:0]$2103
   317/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:370$721_ADDR[31:0]$2102
   318/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:369$720_DATA[7:0]$2101
   319/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:369$720_ADDR[31:0]$2100
   320/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:368$719_DATA[7:0]$2099
   321/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:368$719_ADDR[31:0]$2098
   322/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:367$718_DATA[7:0]$2097
   323/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:367$718_ADDR[31:0]$2096
   324/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:366$717_DATA[7:0]$2095
   325/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:366$717_ADDR[31:0]$2094
   326/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:365$716_DATA[7:0]$2093
   327/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:365$716_ADDR[31:0]$2092
   328/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:364$715_DATA[7:0]$2091
   329/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:364$715_ADDR[31:0]$2090
   330/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:363$714_DATA[7:0]$2089
   331/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:363$714_ADDR[31:0]$2088
   332/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:362$713_DATA[7:0]$2087
   333/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:362$713_ADDR[31:0]$2086
   334/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:361$712_DATA[7:0]$2085
   335/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:361$712_ADDR[31:0]$2084
   336/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:360$711_DATA[7:0]$2083
   337/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:360$711_ADDR[31:0]$2082
   338/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:359$710_DATA[7:0]$2081
   339/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:359$710_ADDR[31:0]$2080
   340/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:358$709_DATA[7:0]$2079
   341/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:358$709_ADDR[31:0]$2078
   342/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:357$708_DATA[7:0]$2077
   343/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:357$708_ADDR[31:0]$2076
   344/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:356$707_DATA[7:0]$2075
   345/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:356$707_ADDR[31:0]$2074
   346/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:355$706_DATA[7:0]$2073
   347/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:355$706_ADDR[31:0]$2072
   348/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:354$705_DATA[7:0]$2071
   349/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:354$705_ADDR[31:0]$2070
   350/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:353$704_DATA[7:0]$2069
   351/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:353$704_ADDR[31:0]$2068
   352/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:352$703_DATA[7:0]$2067
   353/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:352$703_ADDR[31:0]$2066
   354/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:351$702_DATA[7:0]$2065
   355/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:351$702_ADDR[31:0]$2064
   356/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:350$701_DATA[7:0]$2063
   357/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:350$701_ADDR[31:0]$2062
   358/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:349$700_DATA[7:0]$2061
   359/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:349$700_ADDR[31:0]$2060
   360/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:348$699_DATA[7:0]$2059
   361/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:348$699_ADDR[31:0]$2058
   362/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:347$698_DATA[7:0]$2057
   363/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:347$698_ADDR[31:0]$2056
   364/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:346$697_DATA[7:0]$2055
   365/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:346$697_ADDR[31:0]$2054
   366/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:345$696_DATA[7:0]$2053
   367/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:345$696_ADDR[31:0]$2052
   368/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:344$695_DATA[7:0]$2051
   369/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:344$695_ADDR[31:0]$2050
   370/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:343$694_DATA[7:0]$2049
   371/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:343$694_ADDR[31:0]$2048
   372/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:342$693_DATA[7:0]$2047
   373/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:342$693_ADDR[31:0]$2046
   374/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:341$692_DATA[7:0]$2045
   375/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:341$692_ADDR[31:0]$2044
   376/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:340$691_DATA[7:0]$2043
   377/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:340$691_ADDR[31:0]$2042
   378/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:339$690_DATA[7:0]$2041
   379/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:339$690_ADDR[31:0]$2040
   380/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:338$689_DATA[7:0]$2039
   381/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:338$689_ADDR[31:0]$2038
   382/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:337$688_DATA[7:0]$2037
   383/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:337$688_ADDR[31:0]$2036
   384/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:336$687_DATA[7:0]$2035
   385/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:336$687_ADDR[31:0]$2034
   386/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:335$686_DATA[7:0]$2033
   387/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:335$686_ADDR[31:0]$2032
   388/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:334$685_DATA[7:0]$2031
   389/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:334$685_ADDR[31:0]$2030
   390/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:333$684_DATA[7:0]$2029
   391/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:333$684_ADDR[31:0]$2028
   392/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:332$683_DATA[7:0]$2027
   393/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:332$683_ADDR[31:0]$2026
   394/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:331$682_DATA[7:0]$2025
   395/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:331$682_ADDR[31:0]$2024
   396/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:330$681_DATA[7:0]$2023
   397/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:330$681_ADDR[31:0]$2022
   398/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:329$680_DATA[7:0]$2021
   399/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:329$680_ADDR[31:0]$2020
   400/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:328$679_DATA[7:0]$2019
   401/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:328$679_ADDR[31:0]$2018
   402/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:327$678_DATA[7:0]$2017
   403/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:327$678_ADDR[31:0]$2016
   404/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:326$677_DATA[7:0]$2015
   405/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:326$677_ADDR[31:0]$2014
   406/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:325$676_DATA[7:0]$2013
   407/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:325$676_ADDR[31:0]$2012
   408/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:324$675_DATA[7:0]$2011
   409/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:324$675_ADDR[31:0]$2010
   410/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:323$674_DATA[7:0]$2009
   411/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:323$674_ADDR[31:0]$2008
   412/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:322$673_DATA[7:0]$2007
   413/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:322$673_ADDR[31:0]$2006
   414/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:321$672_DATA[7:0]$2005
   415/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:321$672_ADDR[31:0]$2004
   416/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:320$671_DATA[7:0]$2003
   417/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:320$671_ADDR[31:0]$2002
   418/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:319$670_DATA[7:0]$2001
   419/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:319$670_ADDR[31:0]$2000
   420/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:318$669_DATA[7:0]$1999
   421/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:318$669_ADDR[31:0]$1998
   422/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:317$668_DATA[7:0]$1997
   423/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:317$668_ADDR[31:0]$1996
   424/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:316$667_DATA[7:0]$1995
   425/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:316$667_ADDR[31:0]$1994
   426/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:315$666_DATA[7:0]$1993
   427/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:315$666_ADDR[31:0]$1992
   428/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:314$665_DATA[7:0]$1991
   429/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:314$665_ADDR[31:0]$1990
   430/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:313$664_DATA[7:0]$1989
   431/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:313$664_ADDR[31:0]$1988
   432/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:312$663_DATA[7:0]$1987
   433/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:312$663_ADDR[31:0]$1986
   434/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:311$662_DATA[7:0]$1985
   435/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:311$662_ADDR[31:0]$1984
   436/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:310$661_DATA[7:0]$1983
   437/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:310$661_ADDR[31:0]$1982
   438/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:309$660_DATA[7:0]$1981
   439/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:309$660_ADDR[31:0]$1980
   440/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:308$659_DATA[7:0]$1979
   441/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:308$659_ADDR[31:0]$1978
   442/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:307$658_DATA[7:0]$1977
   443/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:307$658_ADDR[31:0]$1976
   444/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:306$657_DATA[7:0]$1975
   445/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:306$657_ADDR[31:0]$1974
   446/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:305$656_DATA[7:0]$1973
   447/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:305$656_ADDR[31:0]$1972
   448/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:304$655_DATA[7:0]$1971
   449/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:304$655_ADDR[31:0]$1970
   450/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:303$654_DATA[7:0]$1969
   451/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:303$654_ADDR[31:0]$1968
   452/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:302$653_DATA[7:0]$1967
   453/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:302$653_ADDR[31:0]$1966
   454/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:301$652_DATA[7:0]$1965
   455/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:301$652_ADDR[31:0]$1964
   456/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:300$651_DATA[7:0]$1963
   457/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:300$651_ADDR[31:0]$1962
   458/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:299$650_DATA[7:0]$1961
   459/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:299$650_ADDR[31:0]$1960
   460/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:298$649_DATA[7:0]$1959
   461/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:298$649_ADDR[31:0]$1958
   462/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:297$648_DATA[7:0]$1957
   463/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:297$648_ADDR[31:0]$1956
   464/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:296$647_DATA[7:0]$1955
   465/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:296$647_ADDR[31:0]$1954
   466/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:295$646_DATA[7:0]$1953
   467/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:295$646_ADDR[31:0]$1952
   468/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:294$645_DATA[7:0]$1951
   469/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:294$645_ADDR[31:0]$1950
   470/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:293$644_DATA[7:0]$1949
   471/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:293$644_ADDR[31:0]$1948
   472/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:292$643_DATA[7:0]$1947
   473/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:292$643_ADDR[31:0]$1946
   474/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:291$642_DATA[7:0]$1945
   475/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:291$642_ADDR[31:0]$1944
   476/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:290$641_DATA[7:0]$1943
   477/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:290$641_ADDR[31:0]$1942
   478/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:289$640_DATA[7:0]$1941
   479/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:289$640_ADDR[31:0]$1940
   480/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:288$639_DATA[7:0]$1939
   481/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:288$639_ADDR[31:0]$1938
   482/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:287$638_DATA[7:0]$1937
   483/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:287$638_ADDR[31:0]$1936
   484/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:286$637_DATA[7:0]$1935
   485/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:286$637_ADDR[31:0]$1934
   486/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:285$636_DATA[7:0]$1933
   487/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:285$636_ADDR[31:0]$1932
   488/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:284$635_DATA[7:0]$1931
   489/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:284$635_ADDR[31:0]$1930
   490/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:283$634_DATA[7:0]$1929
   491/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:283$634_ADDR[31:0]$1928
   492/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:282$633_DATA[7:0]$1927
   493/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:282$633_ADDR[31:0]$1926
   494/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:281$632_DATA[7:0]$1925
   495/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:281$632_ADDR[31:0]$1924
   496/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:280$631_DATA[7:0]$1923
   497/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:280$631_ADDR[31:0]$1922
   498/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:279$630_DATA[7:0]$1921
   499/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:279$630_ADDR[31:0]$1920
   500/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:278$629_DATA[7:0]$1919
   501/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:278$629_ADDR[31:0]$1918
   502/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:277$628_DATA[7:0]$1917
   503/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:277$628_ADDR[31:0]$1916
   504/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:276$627_DATA[7:0]$1915
   505/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:276$627_ADDR[31:0]$1914
   506/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:275$626_DATA[7:0]$1913
   507/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:275$626_ADDR[31:0]$1912
   508/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:274$625_DATA[7:0]$1911
   509/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:274$625_ADDR[31:0]$1910
   510/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:273$624_DATA[7:0]$1909
   511/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:273$624_ADDR[31:0]$1908
   512/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:272$623_DATA[7:0]$1907
   513/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:272$623_ADDR[31:0]$1906
   514/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:271$622_DATA[7:0]$1905
   515/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:271$622_ADDR[31:0]$1904
   516/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:270$621_DATA[7:0]$1903
   517/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:270$621_ADDR[31:0]$1902
   518/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:269$620_DATA[7:0]$1901
   519/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:269$620_ADDR[31:0]$1900
   520/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:268$619_DATA[7:0]$1899
   521/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:268$619_ADDR[31:0]$1898
   522/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:267$618_DATA[7:0]$1897
   523/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:267$618_ADDR[31:0]$1896
   524/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:266$617_DATA[7:0]$1895
   525/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:266$617_ADDR[31:0]$1894
   526/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:265$616_DATA[7:0]$1893
   527/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:265$616_ADDR[31:0]$1892
   528/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:264$615_DATA[7:0]$1891
   529/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:264$615_ADDR[31:0]$1890
   530/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:263$614_DATA[7:0]$1889
   531/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:263$614_ADDR[31:0]$1888
   532/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:262$613_DATA[7:0]$1887
   533/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:262$613_ADDR[31:0]$1886
   534/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:261$612_DATA[7:0]$1885
   535/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:261$612_ADDR[31:0]$1884
   536/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:260$611_DATA[7:0]$1883
   537/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:260$611_ADDR[31:0]$1882
   538/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:259$610_DATA[7:0]$1881
   539/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:259$610_ADDR[31:0]$1880
   540/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:258$609_DATA[7:0]$1879
   541/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:258$609_ADDR[31:0]$1878
   542/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:257$608_DATA[7:0]$1877
   543/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:257$608_ADDR[31:0]$1876
   544/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:256$607_DATA[7:0]$1875
   545/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:256$607_ADDR[31:0]$1874
   546/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:255$606_DATA[7:0]$1873
   547/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:255$606_ADDR[31:0]$1872
   548/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:254$605_DATA[7:0]$1871
   549/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:254$605_ADDR[31:0]$1870
   550/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:253$604_DATA[7:0]$1869
   551/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:253$604_ADDR[31:0]$1868
   552/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:252$603_DATA[7:0]$1867
   553/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:252$603_ADDR[31:0]$1866
   554/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:251$602_DATA[7:0]$1865
   555/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:251$602_ADDR[31:0]$1864
   556/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:250$601_DATA[7:0]$1863
   557/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:250$601_ADDR[31:0]$1862
   558/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:249$600_DATA[7:0]$1861
   559/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:249$600_ADDR[31:0]$1860
   560/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:248$599_DATA[7:0]$1859
   561/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:248$599_ADDR[31:0]$1858
   562/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:247$598_DATA[7:0]$1857
   563/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:247$598_ADDR[31:0]$1856
   564/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:246$597_DATA[7:0]$1855
   565/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:246$597_ADDR[31:0]$1854
   566/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:245$596_DATA[7:0]$1853
   567/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:245$596_ADDR[31:0]$1852
   568/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:244$595_DATA[7:0]$1851
   569/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:244$595_ADDR[31:0]$1850
   570/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:243$594_DATA[7:0]$1849
   571/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:243$594_ADDR[31:0]$1848
   572/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:242$593_DATA[7:0]$1847
   573/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:242$593_ADDR[31:0]$1846
   574/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:241$592_DATA[7:0]$1845
   575/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:241$592_ADDR[31:0]$1844
   576/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:240$591_DATA[7:0]$1843
   577/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:240$591_ADDR[31:0]$1842
   578/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:239$590_DATA[7:0]$1841
   579/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:239$590_ADDR[31:0]$1840
   580/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:238$589_DATA[7:0]$1839
   581/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:238$589_ADDR[31:0]$1838
   582/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:237$588_DATA[7:0]$1837
   583/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:237$588_ADDR[31:0]$1836
   584/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:236$587_DATA[7:0]$1835
   585/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:236$587_ADDR[31:0]$1834
   586/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:235$586_DATA[7:0]$1833
   587/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:235$586_ADDR[31:0]$1832
   588/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:234$585_DATA[7:0]$1831
   589/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:234$585_ADDR[31:0]$1830
   590/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:233$584_DATA[7:0]$1829
   591/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:233$584_ADDR[31:0]$1828
   592/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:232$583_DATA[7:0]$1827
   593/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:232$583_ADDR[31:0]$1826
   594/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:231$582_DATA[7:0]$1825
   595/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:231$582_ADDR[31:0]$1824
   596/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:230$581_DATA[7:0]$1823
   597/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:230$581_ADDR[31:0]$1822
   598/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:229$580_DATA[7:0]$1821
   599/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:229$580_ADDR[31:0]$1820
   600/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:228$579_DATA[7:0]$1819
   601/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:228$579_ADDR[31:0]$1818
   602/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:227$578_DATA[7:0]$1817
   603/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:227$578_ADDR[31:0]$1816
   604/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:226$577_DATA[7:0]$1815
   605/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:226$577_ADDR[31:0]$1814
   606/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:225$576_DATA[7:0]$1813
   607/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:225$576_ADDR[31:0]$1812
   608/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:224$575_DATA[7:0]$1811
   609/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:224$575_ADDR[31:0]$1810
   610/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:223$574_DATA[7:0]$1809
   611/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:223$574_ADDR[31:0]$1808
   612/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:222$573_DATA[7:0]$1807
   613/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:222$573_ADDR[31:0]$1806
   614/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:221$572_DATA[7:0]$1805
   615/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:221$572_ADDR[31:0]$1804
   616/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:220$571_DATA[7:0]$1803
   617/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:220$571_ADDR[31:0]$1802
   618/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:219$570_DATA[7:0]$1801
   619/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:219$570_ADDR[31:0]$1800
   620/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:218$569_DATA[7:0]$1799
   621/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:218$569_ADDR[31:0]$1798
   622/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:217$568_DATA[7:0]$1797
   623/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:217$568_ADDR[31:0]$1796
   624/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:216$567_DATA[7:0]$1795
   625/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:216$567_ADDR[31:0]$1794
   626/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:215$566_DATA[7:0]$1793
   627/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:215$566_ADDR[31:0]$1792
   628/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:214$565_DATA[7:0]$1791
   629/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:214$565_ADDR[31:0]$1790
   630/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:213$564_DATA[7:0]$1789
   631/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:213$564_ADDR[31:0]$1788
   632/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:212$563_DATA[7:0]$1787
   633/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:212$563_ADDR[31:0]$1786
   634/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:211$562_DATA[7:0]$1785
   635/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:211$562_ADDR[31:0]$1784
   636/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:210$561_DATA[7:0]$1783
   637/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:210$561_ADDR[31:0]$1782
   638/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:209$560_DATA[7:0]$1781
   639/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:209$560_ADDR[31:0]$1780
   640/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:208$559_DATA[7:0]$1779
   641/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:208$559_ADDR[31:0]$1778
   642/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:207$558_DATA[7:0]$1777
   643/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:207$558_ADDR[31:0]$1776
   644/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:206$557_DATA[7:0]$1775
   645/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:206$557_ADDR[31:0]$1774
   646/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:205$556_DATA[7:0]$1773
   647/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:205$556_ADDR[31:0]$1772
   648/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:204$555_DATA[7:0]$1771
   649/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:204$555_ADDR[31:0]$1770
   650/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:203$554_DATA[7:0]$1769
   651/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:203$554_ADDR[31:0]$1768
   652/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:202$553_DATA[7:0]$1767
   653/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:202$553_ADDR[31:0]$1766
   654/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:201$552_DATA[7:0]$1765
   655/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:201$552_ADDR[31:0]$1764
   656/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:200$551_DATA[7:0]$1763
   657/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:200$551_ADDR[31:0]$1762
   658/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:199$550_DATA[7:0]$1761
   659/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:199$550_ADDR[31:0]$1760
   660/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:198$549_DATA[7:0]$1759
   661/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:198$549_ADDR[31:0]$1758
   662/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:197$548_DATA[7:0]$1757
   663/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:197$548_ADDR[31:0]$1756
   664/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:196$547_DATA[7:0]$1755
   665/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:196$547_ADDR[31:0]$1754
   666/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:195$546_DATA[7:0]$1753
   667/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:195$546_ADDR[31:0]$1752
   668/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:194$545_DATA[7:0]$1751
   669/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:194$545_ADDR[31:0]$1750
   670/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:193$544_DATA[7:0]$1749
   671/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:193$544_ADDR[31:0]$1748
   672/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:192$543_DATA[7:0]$1747
   673/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:192$543_ADDR[31:0]$1746
   674/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:191$542_DATA[7:0]$1745
   675/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:191$542_ADDR[31:0]$1744
   676/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:190$541_DATA[7:0]$1743
   677/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:190$541_ADDR[31:0]$1742
   678/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:189$540_DATA[7:0]$1741
   679/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:189$540_ADDR[31:0]$1740
   680/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:188$539_DATA[7:0]$1739
   681/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:188$539_ADDR[31:0]$1738
   682/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:187$538_DATA[7:0]$1737
   683/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:187$538_ADDR[31:0]$1736
   684/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:186$537_DATA[7:0]$1735
   685/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:186$537_ADDR[31:0]$1734
   686/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:185$536_DATA[7:0]$1733
   687/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:185$536_ADDR[31:0]$1732
   688/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:184$535_DATA[7:0]$1731
   689/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:184$535_ADDR[31:0]$1730
   690/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:183$534_DATA[7:0]$1729
   691/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:183$534_ADDR[31:0]$1728
   692/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:182$533_DATA[7:0]$1727
   693/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:182$533_ADDR[31:0]$1726
   694/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:181$532_DATA[7:0]$1725
   695/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:181$532_ADDR[31:0]$1724
   696/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:180$531_DATA[7:0]$1723
   697/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:180$531_ADDR[31:0]$1722
   698/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:179$530_DATA[7:0]$1721
   699/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:179$530_ADDR[31:0]$1720
   700/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:178$529_DATA[7:0]$1719
   701/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:178$529_ADDR[31:0]$1718
   702/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:177$528_DATA[7:0]$1717
   703/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:177$528_ADDR[31:0]$1716
   704/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:176$527_DATA[7:0]$1715
   705/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:176$527_ADDR[31:0]$1714
   706/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:175$526_DATA[7:0]$1713
   707/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:175$526_ADDR[31:0]$1712
   708/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:174$525_DATA[7:0]$1711
   709/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:174$525_ADDR[31:0]$1710
   710/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:173$524_DATA[7:0]$1709
   711/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:173$524_ADDR[31:0]$1708
   712/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:172$523_DATA[7:0]$1707
   713/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:172$523_ADDR[31:0]$1706
   714/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:171$522_DATA[7:0]$1705
   715/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:171$522_ADDR[31:0]$1704
   716/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:170$521_DATA[7:0]$1703
   717/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:170$521_ADDR[31:0]$1702
   718/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:169$520_DATA[7:0]$1701
   719/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:169$520_ADDR[31:0]$1700
   720/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:168$519_DATA[7:0]$1699
   721/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:168$519_ADDR[31:0]$1698
   722/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:167$518_DATA[7:0]$1697
   723/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:167$518_ADDR[31:0]$1696
   724/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:166$517_DATA[7:0]$1695
   725/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:166$517_ADDR[31:0]$1694
   726/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:165$516_DATA[7:0]$1693
   727/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:165$516_ADDR[31:0]$1692
   728/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:164$515_DATA[7:0]$1691
   729/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:164$515_ADDR[31:0]$1690
   730/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:163$514_DATA[7:0]$1689
   731/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:163$514_ADDR[31:0]$1688
   732/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:162$513_DATA[7:0]$1687
   733/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:162$513_ADDR[31:0]$1686
   734/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:161$512_DATA[7:0]$1685
   735/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:161$512_ADDR[31:0]$1684
   736/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:160$511_DATA[7:0]$1683
   737/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:160$511_ADDR[31:0]$1682
   738/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:159$510_DATA[7:0]$1681
   739/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:159$510_ADDR[31:0]$1680
   740/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:158$509_DATA[7:0]$1679
   741/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:158$509_ADDR[31:0]$1678
   742/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:157$508_DATA[7:0]$1677
   743/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:157$508_ADDR[31:0]$1676
   744/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:156$507_DATA[7:0]$1675
   745/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:156$507_ADDR[31:0]$1674
   746/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:155$506_DATA[7:0]$1673
   747/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:155$506_ADDR[31:0]$1672
   748/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:154$505_DATA[7:0]$1671
   749/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:154$505_ADDR[31:0]$1670
   750/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:153$504_DATA[7:0]$1669
   751/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:153$504_ADDR[31:0]$1668
   752/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:152$503_DATA[7:0]$1667
   753/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:152$503_ADDR[31:0]$1666
   754/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:151$502_DATA[7:0]$1665
   755/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:151$502_ADDR[31:0]$1664
   756/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:150$501_DATA[7:0]$1663
   757/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:150$501_ADDR[31:0]$1662
   758/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:149$500_DATA[7:0]$1661
   759/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:149$500_ADDR[31:0]$1660
   760/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:148$499_DATA[7:0]$1659
   761/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:148$499_ADDR[31:0]$1658
   762/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:147$498_DATA[7:0]$1657
   763/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:147$498_ADDR[31:0]$1656
   764/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:146$497_DATA[7:0]$1655
   765/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:146$497_ADDR[31:0]$1654
   766/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:145$496_DATA[7:0]$1653
   767/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:145$496_ADDR[31:0]$1652
   768/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:144$495_DATA[7:0]$1651
   769/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:144$495_ADDR[31:0]$1650
   770/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:143$494_DATA[7:0]$1649
   771/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:143$494_ADDR[31:0]$1648
   772/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:142$493_DATA[7:0]$1647
   773/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:142$493_ADDR[31:0]$1646
   774/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:141$492_DATA[7:0]$1645
   775/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:141$492_ADDR[31:0]$1644
   776/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:140$491_DATA[7:0]$1643
   777/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:140$491_ADDR[31:0]$1642
   778/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:139$490_DATA[7:0]$1641
   779/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:139$490_ADDR[31:0]$1640
   780/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:138$489_DATA[7:0]$1639
   781/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:138$489_ADDR[31:0]$1638
   782/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:137$488_DATA[7:0]$1637
   783/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:137$488_ADDR[31:0]$1636
   784/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:136$487_DATA[7:0]$1635
   785/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:136$487_ADDR[31:0]$1634
   786/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:135$486_DATA[7:0]$1633
   787/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:135$486_ADDR[31:0]$1632
   788/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:134$485_DATA[7:0]$1631
   789/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:134$485_ADDR[31:0]$1630
   790/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:133$484_DATA[7:0]$1629
   791/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:133$484_ADDR[31:0]$1628
   792/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:132$483_DATA[7:0]$1627
   793/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:132$483_ADDR[31:0]$1626
   794/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:131$482_DATA[7:0]$1625
   795/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:131$482_ADDR[31:0]$1624
   796/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:130$481_DATA[7:0]$1623
   797/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:130$481_ADDR[31:0]$1622
   798/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:129$480_DATA[7:0]$1621
   799/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:129$480_ADDR[31:0]$1620
   800/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:128$479_DATA[7:0]$1619
   801/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:128$479_ADDR[31:0]$1618
   802/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:127$478_DATA[7:0]$1617
   803/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:127$478_ADDR[31:0]$1616
   804/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:126$477_DATA[7:0]$1615
   805/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:126$477_ADDR[31:0]$1614
   806/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:125$476_DATA[7:0]$1613
   807/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:125$476_ADDR[31:0]$1612
   808/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:124$475_DATA[7:0]$1611
   809/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:124$475_ADDR[31:0]$1610
   810/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:123$474_DATA[7:0]$1609
   811/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:123$474_ADDR[31:0]$1608
   812/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:122$473_DATA[7:0]$1607
   813/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:122$473_ADDR[31:0]$1606
   814/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:121$472_DATA[7:0]$1605
   815/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:121$472_ADDR[31:0]$1604
   816/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:120$471_DATA[7:0]$1603
   817/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:120$471_ADDR[31:0]$1602
   818/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:119$470_DATA[7:0]$1601
   819/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:119$470_ADDR[31:0]$1600
   820/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:118$469_DATA[7:0]$1599
   821/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:118$469_ADDR[31:0]$1598
   822/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:117$468_DATA[7:0]$1597
   823/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:117$468_ADDR[31:0]$1596
   824/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:116$467_DATA[7:0]$1595
   825/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:116$467_ADDR[31:0]$1594
   826/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:115$466_DATA[7:0]$1593
   827/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:115$466_ADDR[31:0]$1592
   828/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:114$465_DATA[7:0]$1591
   829/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:114$465_ADDR[31:0]$1590
   830/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:113$464_DATA[7:0]$1589
   831/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:113$464_ADDR[31:0]$1588
   832/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:112$463_DATA[7:0]$1587
   833/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:112$463_ADDR[31:0]$1586
   834/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:111$462_DATA[7:0]$1585
   835/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:111$462_ADDR[31:0]$1584
   836/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:110$461_DATA[7:0]$1583
   837/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:110$461_ADDR[31:0]$1582
   838/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:109$460_DATA[7:0]$1581
   839/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:109$460_ADDR[31:0]$1580
   840/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:108$459_DATA[7:0]$1579
   841/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:108$459_ADDR[31:0]$1578
   842/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:107$458_DATA[7:0]$1577
   843/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:107$458_ADDR[31:0]$1576
   844/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:106$457_DATA[7:0]$1575
   845/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:106$457_ADDR[31:0]$1574
   846/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:105$456_DATA[7:0]$1573
   847/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:105$456_ADDR[31:0]$1572
   848/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:104$455_DATA[7:0]$1571
   849/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:104$455_ADDR[31:0]$1570
   850/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:103$454_DATA[7:0]$1569
   851/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:103$454_ADDR[31:0]$1568
   852/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:102$453_DATA[7:0]$1567
   853/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:102$453_ADDR[31:0]$1566
   854/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:101$452_DATA[7:0]$1565
   855/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:101$452_ADDR[31:0]$1564
   856/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:100$451_DATA[7:0]$1563
   857/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:100$451_ADDR[31:0]$1562
   858/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:99$450_DATA[7:0]$1561
   859/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:99$450_ADDR[31:0]$1560
   860/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:98$449_DATA[7:0]$1559
   861/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:98$449_ADDR[31:0]$1558
   862/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:97$448_DATA[7:0]$1557
   863/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:97$448_ADDR[31:0]$1556
   864/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:96$447_DATA[7:0]$1555
   865/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:96$447_ADDR[31:0]$1554
   866/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:95$446_DATA[7:0]$1553
   867/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:95$446_ADDR[31:0]$1552
   868/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:94$445_DATA[7:0]$1551
   869/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:94$445_ADDR[31:0]$1550
   870/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:93$444_DATA[7:0]$1549
   871/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:93$444_ADDR[31:0]$1548
   872/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:92$443_DATA[7:0]$1547
   873/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:92$443_ADDR[31:0]$1546
   874/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:91$442_DATA[7:0]$1545
   875/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:91$442_ADDR[31:0]$1544
   876/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:90$441_DATA[7:0]$1543
   877/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:90$441_ADDR[31:0]$1542
   878/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:89$440_DATA[7:0]$1541
   879/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:89$440_ADDR[31:0]$1540
   880/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:88$439_DATA[7:0]$1539
   881/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:88$439_ADDR[31:0]$1538
   882/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:87$438_DATA[7:0]$1537
   883/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:87$438_ADDR[31:0]$1536
   884/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:86$437_DATA[7:0]$1535
   885/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:86$437_ADDR[31:0]$1534
   886/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:85$436_DATA[7:0]$1533
   887/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:85$436_ADDR[31:0]$1532
   888/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:84$435_DATA[7:0]$1531
   889/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:84$435_ADDR[31:0]$1530
   890/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:83$434_DATA[7:0]$1529
   891/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:83$434_ADDR[31:0]$1528
   892/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:82$433_DATA[7:0]$1527
   893/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:82$433_ADDR[31:0]$1526
   894/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:81$432_DATA[7:0]$1525
   895/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:81$432_ADDR[31:0]$1524
   896/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:80$431_DATA[7:0]$1523
   897/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:80$431_ADDR[31:0]$1522
   898/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:79$430_DATA[7:0]$1521
   899/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:79$430_ADDR[31:0]$1520
   900/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:78$429_DATA[7:0]$1519
   901/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:78$429_ADDR[31:0]$1518
   902/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:77$428_DATA[7:0]$1517
   903/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:77$428_ADDR[31:0]$1516
   904/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:76$427_DATA[7:0]$1515
   905/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:76$427_ADDR[31:0]$1514
   906/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:75$426_DATA[7:0]$1513
   907/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:75$426_ADDR[31:0]$1512
   908/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:74$425_DATA[7:0]$1511
   909/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:74$425_ADDR[31:0]$1510
   910/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:73$424_DATA[7:0]$1509
   911/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:73$424_ADDR[31:0]$1508
   912/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:72$423_DATA[7:0]$1507
   913/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:72$423_ADDR[31:0]$1506
   914/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:71$422_DATA[7:0]$1505
   915/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:71$422_ADDR[31:0]$1504
   916/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:70$421_DATA[7:0]$1503
   917/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:70$421_ADDR[31:0]$1502
   918/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:69$420_DATA[7:0]$1501
   919/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:69$420_ADDR[31:0]$1500
   920/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:68$419_DATA[7:0]$1499
   921/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:68$419_ADDR[31:0]$1498
   922/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:67$418_DATA[7:0]$1497
   923/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:67$418_ADDR[31:0]$1496
   924/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:66$417_DATA[7:0]$1495
   925/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:66$417_ADDR[31:0]$1494
   926/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:65$416_DATA[7:0]$1493
   927/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:65$416_ADDR[31:0]$1492
   928/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:64$415_DATA[7:0]$1491
   929/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:64$415_ADDR[31:0]$1490
   930/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:63$414_DATA[7:0]$1489
   931/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:63$414_ADDR[31:0]$1488
   932/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:62$413_DATA[7:0]$1487
   933/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:62$413_ADDR[31:0]$1486
   934/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:61$412_DATA[7:0]$1485
   935/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:61$412_ADDR[31:0]$1484
   936/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:60$411_DATA[7:0]$1483
   937/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:60$411_ADDR[31:0]$1482
   938/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:59$410_DATA[7:0]$1481
   939/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:59$410_ADDR[31:0]$1480
   940/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:58$409_DATA[7:0]$1479
   941/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:58$409_ADDR[31:0]$1478
   942/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:57$408_DATA[7:0]$1477
   943/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:57$408_ADDR[31:0]$1476
   944/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:56$407_DATA[7:0]$1475
   945/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:56$407_ADDR[31:0]$1474
   946/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:55$406_DATA[7:0]$1473
   947/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:55$406_ADDR[31:0]$1472
   948/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:54$405_DATA[7:0]$1471
   949/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:54$405_ADDR[31:0]$1470
   950/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:53$404_DATA[7:0]$1469
   951/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:53$404_ADDR[31:0]$1468
   952/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:52$403_DATA[7:0]$1467
   953/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:52$403_ADDR[31:0]$1466
   954/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:51$402_DATA[7:0]$1465
   955/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:51$402_ADDR[31:0]$1464
   956/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:50$401_DATA[7:0]$1463
   957/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:50$401_ADDR[31:0]$1462
   958/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:49$400_DATA[7:0]$1461
   959/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:49$400_ADDR[31:0]$1460
   960/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:48$399_DATA[7:0]$1459
   961/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:48$399_ADDR[31:0]$1458
   962/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:47$398_DATA[7:0]$1457
   963/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:47$398_ADDR[31:0]$1456
   964/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:46$397_DATA[7:0]$1455
   965/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:46$397_ADDR[31:0]$1454
   966/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:45$396_DATA[7:0]$1453
   967/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:45$396_ADDR[31:0]$1452
   968/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:44$395_DATA[7:0]$1451
   969/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:44$395_ADDR[31:0]$1450
   970/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:43$394_DATA[7:0]$1449
   971/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:43$394_ADDR[31:0]$1448
   972/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:42$393_DATA[7:0]$1447
   973/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:42$393_ADDR[31:0]$1446
   974/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:41$392_DATA[7:0]$1445
   975/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:41$392_ADDR[31:0]$1444
   976/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:40$391_DATA[7:0]$1443
   977/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:40$391_ADDR[31:0]$1442
   978/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:39$390_DATA[7:0]$1441
   979/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:39$390_ADDR[31:0]$1440
   980/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:38$389_DATA[7:0]$1439
   981/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:38$389_ADDR[31:0]$1438
   982/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:37$388_DATA[7:0]$1437
   983/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:37$388_ADDR[31:0]$1436
   984/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:36$387_DATA[7:0]$1435
   985/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:36$387_ADDR[31:0]$1434
   986/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:35$386_DATA[7:0]$1433
   987/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:35$386_ADDR[31:0]$1432
   988/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:34$385_DATA[7:0]$1431
   989/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:34$385_ADDR[31:0]$1430
   990/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:33$384_DATA[7:0]$1429
   991/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:33$384_ADDR[31:0]$1428
   992/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:32$383_DATA[7:0]$1427
   993/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:32$383_ADDR[31:0]$1426
   994/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:31$382_DATA[7:0]$1425
   995/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:31$382_ADDR[31:0]$1424
   996/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:30$381_DATA[7:0]$1423
   997/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:30$381_ADDR[31:0]$1422
   998/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:29$380_DATA[7:0]$1421
   999/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:29$380_ADDR[31:0]$1420
  1000/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:28$379_DATA[7:0]$1419
  1001/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:28$379_ADDR[31:0]$1418
  1002/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:27$378_DATA[7:0]$1417
  1003/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:27$378_ADDR[31:0]$1416
  1004/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:26$377_DATA[7:0]$1415
  1005/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:26$377_ADDR[31:0]$1414
  1006/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:25$376_DATA[7:0]$1413
  1007/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:25$376_ADDR[31:0]$1412
  1008/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:24$375_DATA[7:0]$1411
  1009/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:24$375_ADDR[31:0]$1410
  1010/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:23$374_DATA[7:0]$1409
  1011/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:23$374_ADDR[31:0]$1408
  1012/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:22$373_DATA[7:0]$1407
  1013/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:22$373_ADDR[31:0]$1406
  1014/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:21$372_DATA[7:0]$1405
  1015/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:21$372_ADDR[31:0]$1404
  1016/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:20$371_DATA[7:0]$1403
  1017/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:20$371_ADDR[31:0]$1402
  1018/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:19$370_DATA[7:0]$1401
  1019/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:19$370_ADDR[31:0]$1394
  1020/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:18$369_DATA[7:0]$1399
  1021/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:18$369_ADDR[31:0]$1398
  1022/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:17$368_DATA[7:0]$1397
  1023/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:17$368_ADDR[31:0]$1396
  1024/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:16$367_DATA[7:0]$1395
  1025/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:16$367_ADDR[31:0]$1400
Creating decoders for process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\param_bram.$proc$param_bram.v:14$230'.
     1/137: $1\valid_out[0:0]
     2/137: $0$memwr$\param_memory$param_bram.v:82$159_DATA[7:0]$366
     3/137: $0$memwr$\param_memory$param_bram.v:82$159_ADDR[31:0]$365
     4/137: $0$memwr$\param_memory$param_bram.v:81$158_DATA[7:0]$364
     5/137: $0$memwr$\param_memory$param_bram.v:81$158_ADDR[31:0]$363
     6/137: $0$memwr$\param_memory$param_bram.v:80$157_DATA[7:0]$362
     7/137: $0$memwr$\param_memory$param_bram.v:80$157_ADDR[31:0]$361
     8/137: $0$memwr$\param_memory$param_bram.v:79$156_DATA[7:0]$360
     9/137: $0$memwr$\param_memory$param_bram.v:79$156_ADDR[31:0]$359
    10/137: $0$memwr$\param_memory$param_bram.v:78$155_DATA[7:0]$358
    11/137: $0$memwr$\param_memory$param_bram.v:78$155_ADDR[31:0]$357
    12/137: $0$memwr$\param_memory$param_bram.v:77$154_DATA[7:0]$356
    13/137: $0$memwr$\param_memory$param_bram.v:77$154_ADDR[31:0]$355
    14/137: $0$memwr$\param_memory$param_bram.v:76$153_DATA[7:0]$354
    15/137: $0$memwr$\param_memory$param_bram.v:76$153_ADDR[31:0]$353
    16/137: $0$memwr$\param_memory$param_bram.v:75$152_DATA[7:0]$352
    17/137: $0$memwr$\param_memory$param_bram.v:75$152_ADDR[31:0]$351
    18/137: $0$memwr$\param_memory$param_bram.v:74$151_DATA[7:0]$350
    19/137: $0$memwr$\param_memory$param_bram.v:74$151_ADDR[31:0]$349
    20/137: $0$memwr$\param_memory$param_bram.v:73$150_DATA[7:0]$348
    21/137: $0$memwr$\param_memory$param_bram.v:73$150_ADDR[31:0]$347
    22/137: $0$memwr$\param_memory$param_bram.v:72$149_DATA[7:0]$346
    23/137: $0$memwr$\param_memory$param_bram.v:72$149_ADDR[31:0]$345
    24/137: $0$memwr$\param_memory$param_bram.v:71$148_DATA[7:0]$344
    25/137: $0$memwr$\param_memory$param_bram.v:71$148_ADDR[31:0]$343
    26/137: $0$memwr$\param_memory$param_bram.v:70$147_DATA[7:0]$342
    27/137: $0$memwr$\param_memory$param_bram.v:70$147_ADDR[31:0]$341
    28/137: $0$memwr$\param_memory$param_bram.v:69$146_DATA[7:0]$340
    29/137: $0$memwr$\param_memory$param_bram.v:69$146_ADDR[31:0]$339
    30/137: $0$memwr$\param_memory$param_bram.v:68$145_DATA[7:0]$338
    31/137: $0$memwr$\param_memory$param_bram.v:68$145_ADDR[31:0]$337
    32/137: $0$memwr$\param_memory$param_bram.v:67$144_DATA[7:0]$336
    33/137: $0$memwr$\param_memory$param_bram.v:67$144_ADDR[31:0]$335
    34/137: $0$memwr$\param_memory$param_bram.v:66$143_DATA[7:0]$334
    35/137: $0$memwr$\param_memory$param_bram.v:66$143_ADDR[31:0]$333
    36/137: $0$memwr$\param_memory$param_bram.v:65$142_DATA[7:0]$332
    37/137: $0$memwr$\param_memory$param_bram.v:65$142_ADDR[31:0]$331
    38/137: $0$memwr$\param_memory$param_bram.v:64$141_DATA[7:0]$330
    39/137: $0$memwr$\param_memory$param_bram.v:64$141_ADDR[31:0]$329
    40/137: $0$memwr$\param_memory$param_bram.v:63$140_DATA[7:0]$328
    41/137: $0$memwr$\param_memory$param_bram.v:63$140_ADDR[31:0]$327
    42/137: $0$memwr$\param_memory$param_bram.v:62$139_DATA[7:0]$326
    43/137: $0$memwr$\param_memory$param_bram.v:62$139_ADDR[31:0]$325
    44/137: $0$memwr$\param_memory$param_bram.v:61$138_DATA[7:0]$324
    45/137: $0$memwr$\param_memory$param_bram.v:61$138_ADDR[31:0]$323
    46/137: $0$memwr$\param_memory$param_bram.v:60$137_DATA[7:0]$322
    47/137: $0$memwr$\param_memory$param_bram.v:60$137_ADDR[31:0]$321
    48/137: $0$memwr$\param_memory$param_bram.v:59$136_DATA[7:0]$320
    49/137: $0$memwr$\param_memory$param_bram.v:59$136_ADDR[31:0]$319
    50/137: $0$memwr$\param_memory$param_bram.v:58$135_DATA[7:0]$318
    51/137: $0$memwr$\param_memory$param_bram.v:58$135_ADDR[31:0]$317
    52/137: $0$memwr$\param_memory$param_bram.v:57$134_DATA[7:0]$316
    53/137: $0$memwr$\param_memory$param_bram.v:57$134_ADDR[31:0]$315
    54/137: $0$memwr$\param_memory$param_bram.v:56$133_DATA[7:0]$314
    55/137: $0$memwr$\param_memory$param_bram.v:56$133_ADDR[31:0]$313
    56/137: $0$memwr$\param_memory$param_bram.v:55$132_DATA[7:0]$312
    57/137: $0$memwr$\param_memory$param_bram.v:55$132_ADDR[31:0]$311
    58/137: $0$memwr$\param_memory$param_bram.v:54$131_DATA[7:0]$310
    59/137: $0$memwr$\param_memory$param_bram.v:54$131_ADDR[31:0]$309
    60/137: $0$memwr$\param_memory$param_bram.v:53$130_DATA[7:0]$308
    61/137: $0$memwr$\param_memory$param_bram.v:53$130_ADDR[31:0]$307
    62/137: $0$memwr$\param_memory$param_bram.v:52$129_DATA[7:0]$306
    63/137: $0$memwr$\param_memory$param_bram.v:52$129_ADDR[31:0]$305
    64/137: $0$memwr$\param_memory$param_bram.v:51$128_DATA[7:0]$304
    65/137: $0$memwr$\param_memory$param_bram.v:51$128_ADDR[31:0]$303
    66/137: $0$memwr$\param_memory$param_bram.v:50$127_DATA[7:0]$302
    67/137: $0$memwr$\param_memory$param_bram.v:50$127_ADDR[31:0]$301
    68/137: $0$memwr$\param_memory$param_bram.v:49$126_DATA[7:0]$300
    69/137: $0$memwr$\param_memory$param_bram.v:49$126_ADDR[31:0]$299
    70/137: $0$memwr$\param_memory$param_bram.v:48$125_DATA[7:0]$298
    71/137: $0$memwr$\param_memory$param_bram.v:48$125_ADDR[31:0]$297
    72/137: $0$memwr$\param_memory$param_bram.v:47$124_DATA[7:0]$296
    73/137: $0$memwr$\param_memory$param_bram.v:47$124_ADDR[31:0]$295
    74/137: $0$memwr$\param_memory$param_bram.v:46$123_DATA[7:0]$294
    75/137: $0$memwr$\param_memory$param_bram.v:46$123_ADDR[31:0]$293
    76/137: $0$memwr$\param_memory$param_bram.v:45$122_DATA[7:0]$292
    77/137: $0$memwr$\param_memory$param_bram.v:45$122_ADDR[31:0]$291
    78/137: $0$memwr$\param_memory$param_bram.v:44$121_DATA[7:0]$290
    79/137: $0$memwr$\param_memory$param_bram.v:44$121_ADDR[31:0]$289
    80/137: $0$memwr$\param_memory$param_bram.v:43$120_DATA[7:0]$288
    81/137: $0$memwr$\param_memory$param_bram.v:43$120_ADDR[31:0]$287
    82/137: $0$memwr$\param_memory$param_bram.v:42$119_DATA[7:0]$286
    83/137: $0$memwr$\param_memory$param_bram.v:42$119_ADDR[31:0]$285
    84/137: $0$memwr$\param_memory$param_bram.v:41$118_DATA[7:0]$284
    85/137: $0$memwr$\param_memory$param_bram.v:41$118_ADDR[31:0]$283
    86/137: $0$memwr$\param_memory$param_bram.v:40$117_DATA[7:0]$282
    87/137: $0$memwr$\param_memory$param_bram.v:40$117_ADDR[31:0]$281
    88/137: $0$memwr$\param_memory$param_bram.v:39$116_DATA[7:0]$280
    89/137: $0$memwr$\param_memory$param_bram.v:39$116_ADDR[31:0]$279
    90/137: $0$memwr$\param_memory$param_bram.v:38$115_DATA[7:0]$278
    91/137: $0$memwr$\param_memory$param_bram.v:38$115_ADDR[31:0]$277
    92/137: $0$memwr$\param_memory$param_bram.v:37$114_DATA[7:0]$276
    93/137: $0$memwr$\param_memory$param_bram.v:37$114_ADDR[31:0]$275
    94/137: $0$memwr$\param_memory$param_bram.v:36$113_DATA[7:0]$274
    95/137: $0$memwr$\param_memory$param_bram.v:36$113_ADDR[31:0]$273
    96/137: $0$memwr$\param_memory$param_bram.v:35$112_DATA[7:0]$272
    97/137: $0$memwr$\param_memory$param_bram.v:35$112_ADDR[31:0]$271
    98/137: $0$memwr$\param_memory$param_bram.v:34$111_DATA[7:0]$270
    99/137: $0$memwr$\param_memory$param_bram.v:34$111_ADDR[31:0]$269
   100/137: $0$memwr$\param_memory$param_bram.v:33$110_DATA[7:0]$268
   101/137: $0$memwr$\param_memory$param_bram.v:33$110_ADDR[31:0]$267
   102/137: $0$memwr$\param_memory$param_bram.v:32$109_DATA[7:0]$266
   103/137: $0$memwr$\param_memory$param_bram.v:32$109_ADDR[31:0]$265
   104/137: $0$memwr$\param_memory$param_bram.v:31$108_DATA[7:0]$264
   105/137: $0$memwr$\param_memory$param_bram.v:31$108_ADDR[31:0]$263
   106/137: $0$memwr$\param_memory$param_bram.v:30$107_DATA[7:0]$262
   107/137: $0$memwr$\param_memory$param_bram.v:30$107_ADDR[31:0]$261
   108/137: $0$memwr$\param_memory$param_bram.v:29$106_DATA[7:0]$260
   109/137: $0$memwr$\param_memory$param_bram.v:29$106_ADDR[31:0]$259
   110/137: $0$memwr$\param_memory$param_bram.v:28$105_DATA[7:0]$258
   111/137: $0$memwr$\param_memory$param_bram.v:28$105_ADDR[31:0]$257
   112/137: $0$memwr$\param_memory$param_bram.v:27$104_DATA[7:0]$256
   113/137: $0$memwr$\param_memory$param_bram.v:27$104_ADDR[31:0]$255
   114/137: $0$memwr$\param_memory$param_bram.v:26$103_DATA[7:0]$254
   115/137: $0$memwr$\param_memory$param_bram.v:26$103_ADDR[31:0]$253
   116/137: $0$memwr$\param_memory$param_bram.v:25$102_DATA[7:0]$252
   117/137: $0$memwr$\param_memory$param_bram.v:25$102_ADDR[31:0]$251
   118/137: $0$memwr$\param_memory$param_bram.v:24$101_DATA[7:0]$250
   119/137: $0$memwr$\param_memory$param_bram.v:24$101_ADDR[31:0]$249
   120/137: $0$memwr$\param_memory$param_bram.v:23$100_DATA[7:0]$248
   121/137: $0$memwr$\param_memory$param_bram.v:23$100_ADDR[31:0]$247
   122/137: $0$memwr$\param_memory$param_bram.v:22$99_DATA[7:0]$246
   123/137: $0$memwr$\param_memory$param_bram.v:22$99_ADDR[31:0]$245
   124/137: $0$memwr$\param_memory$param_bram.v:21$98_DATA[7:0]$244
   125/137: $0$memwr$\param_memory$param_bram.v:21$98_ADDR[31:0]$243
   126/137: $0$memwr$\param_memory$param_bram.v:20$97_DATA[7:0]$242
   127/137: $0$memwr$\param_memory$param_bram.v:20$97_ADDR[31:0]$241
   128/137: $0$memwr$\param_memory$param_bram.v:19$96_DATA[7:0]$240
   129/137: $0$memwr$\param_memory$param_bram.v:19$96_ADDR[31:0]$239
   130/137: $0$memwr$\param_memory$param_bram.v:18$95_DATA[7:0]$231
   131/137: $0$memwr$\param_memory$param_bram.v:18$95_ADDR[31:0]$237
   132/137: $0$memwr$\param_memory$param_bram.v:17$94_DATA[7:0]$236
   133/137: $0$memwr$\param_memory$param_bram.v:17$94_ADDR[31:0]$235
   134/137: $0$memwr$\param_memory$param_bram.v:16$93_DATA[7:0]$234
   135/137: $0$memwr$\param_memory$param_bram.v:16$93_ADDR[31:0]$233
   136/137: $0$memwr$\param_memory$param_bram.v:15$92_DATA[7:0]$238
   137/137: $0$memwr$\param_memory$param_bram.v:15$92_ADDR[31:0]$232
Creating decoders for process `\param_bram.$proc$param_bram.v:86$160'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\cmd_bram.$proc$cmd_bram.v:17$47'.
     1/45: $1\valid_out[0:0]
     2/45: $0$memwr$\cmd_memory$cmd_bram.v:40$22_DATA[7:0]$91
     3/45: $0$memwr$\cmd_memory$cmd_bram.v:40$22_ADDR[31:0]$90
     4/45: $0$memwr$\cmd_memory$cmd_bram.v:39$21_DATA[7:0]$89
     5/45: $0$memwr$\cmd_memory$cmd_bram.v:39$21_ADDR[31:0]$88
     6/45: $0$memwr$\cmd_memory$cmd_bram.v:38$20_DATA[7:0]$87
     7/45: $0$memwr$\cmd_memory$cmd_bram.v:38$20_ADDR[31:0]$86
     8/45: $0$memwr$\cmd_memory$cmd_bram.v:37$19_DATA[7:0]$85
     9/45: $0$memwr$\cmd_memory$cmd_bram.v:37$19_ADDR[31:0]$84
    10/45: $0$memwr$\cmd_memory$cmd_bram.v:36$18_DATA[7:0]$83
    11/45: $0$memwr$\cmd_memory$cmd_bram.v:36$18_ADDR[31:0]$82
    12/45: $0$memwr$\cmd_memory$cmd_bram.v:35$17_DATA[7:0]$81
    13/45: $0$memwr$\cmd_memory$cmd_bram.v:35$17_ADDR[31:0]$80
    14/45: $0$memwr$\cmd_memory$cmd_bram.v:34$16_DATA[7:0]$79
    15/45: $0$memwr$\cmd_memory$cmd_bram.v:34$16_ADDR[31:0]$78
    16/45: $0$memwr$\cmd_memory$cmd_bram.v:33$15_DATA[7:0]$77
    17/45: $0$memwr$\cmd_memory$cmd_bram.v:33$15_ADDR[31:0]$76
    18/45: $0$memwr$\cmd_memory$cmd_bram.v:32$14_DATA[7:0]$75
    19/45: $0$memwr$\cmd_memory$cmd_bram.v:32$14_ADDR[31:0]$74
    20/45: $0$memwr$\cmd_memory$cmd_bram.v:31$13_DATA[7:0]$73
    21/45: $0$memwr$\cmd_memory$cmd_bram.v:31$13_ADDR[31:0]$72
    22/45: $0$memwr$\cmd_memory$cmd_bram.v:30$12_DATA[7:0]$71
    23/45: $0$memwr$\cmd_memory$cmd_bram.v:30$12_ADDR[31:0]$70
    24/45: $0$memwr$\cmd_memory$cmd_bram.v:29$11_DATA[7:0]$69
    25/45: $0$memwr$\cmd_memory$cmd_bram.v:29$11_ADDR[31:0]$68
    26/45: $0$memwr$\cmd_memory$cmd_bram.v:28$10_DATA[7:0]$67
    27/45: $0$memwr$\cmd_memory$cmd_bram.v:28$10_ADDR[31:0]$66
    28/45: $0$memwr$\cmd_memory$cmd_bram.v:27$9_DATA[7:0]$65
    29/45: $0$memwr$\cmd_memory$cmd_bram.v:27$9_ADDR[31:0]$64
    30/45: $0$memwr$\cmd_memory$cmd_bram.v:26$8_DATA[7:0]$63
    31/45: $0$memwr$\cmd_memory$cmd_bram.v:26$8_ADDR[31:0]$62
    32/45: $0$memwr$\cmd_memory$cmd_bram.v:25$7_DATA[7:0]$61
    33/45: $0$memwr$\cmd_memory$cmd_bram.v:25$7_ADDR[31:0]$60
    34/45: $0$memwr$\cmd_memory$cmd_bram.v:24$6_DATA[7:0]$59
    35/45: $0$memwr$\cmd_memory$cmd_bram.v:24$6_ADDR[31:0]$58
    36/45: $0$memwr$\cmd_memory$cmd_bram.v:23$5_DATA[7:0]$57
    37/45: $0$memwr$\cmd_memory$cmd_bram.v:23$5_ADDR[31:0]$56
    38/45: $0$memwr$\cmd_memory$cmd_bram.v:22$4_DATA[7:0]$55
    39/45: $0$memwr$\cmd_memory$cmd_bram.v:22$4_ADDR[31:0]$54
    40/45: $0$memwr$\cmd_memory$cmd_bram.v:21$3_DATA[7:0]$53
    41/45: $0$memwr$\cmd_memory$cmd_bram.v:21$3_ADDR[31:0]$52
    42/45: $0$memwr$\cmd_memory$cmd_bram.v:20$2_DATA[7:0]$51
    43/45: $0$memwr$\cmd_memory$cmd_bram.v:20$2_ADDR[31:0]$50
    44/45: $0$memwr$\cmd_memory$cmd_bram.v:19$1_DATA[7:0]$49
    45/45: $0$memwr$\cmd_memory$cmd_bram.v:19$1_ADDR[31:0]$48
Creating decoders for process `\cmd_bram.$proc$cmd_bram.v:45$23'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\demo.\byte_of_bw_pxls' from process `\demo.$proc$demo.v:212$6866'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:20$6524_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:16$6520_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:16$6520_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:17$6521_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:18$6522_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:18$6522_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:19$6523_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:19$6523_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:17$6521_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:20$6524_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:21$6525_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:21$6525_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:22$6526_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:22$6526_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:23$6527_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:23$6527_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:24$6528_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:24$6528_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:25$6529_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:25$6529_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:26$6530_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:26$6530_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:27$6531_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:27$6531_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:28$6532_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:28$6532_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:29$6533_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:29$6533_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:30$6534_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:30$6534_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:31$6535_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:31$6535_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:32$6536_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:32$6536_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:33$6537_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:33$6537_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:34$6538_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:34$6538_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:35$6539_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:35$6539_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:36$6540_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:36$6540_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:37$6541_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:37$6541_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:38$6542_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:38$6542_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:39$6543_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:39$6543_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:40$6544_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:40$6544_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:41$6545_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:41$6545_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:42$6546_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:42$6546_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:43$6547_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:43$6547_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:44$6548_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:44$6548_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:45$6549_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:45$6549_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:46$6550_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:46$6550_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:47$6551_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:47$6551_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:48$6552_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:48$6552_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:49$6553_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:49$6553_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:50$6554_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:50$6554_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:51$6555_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:51$6555_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:52$6556_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:52$6556_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:53$6557_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:53$6557_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:54$6558_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:54$6558_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:55$6559_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:55$6559_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:56$6560_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:56$6560_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:57$6561_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:57$6561_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:58$6562_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:58$6562_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:59$6563_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:59$6563_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:60$6564_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:60$6564_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:61$6565_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:61$6565_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:62$6566_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:62$6566_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:63$6567_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:63$6567_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:64$6568_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:64$6568_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:65$6569_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:65$6569_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:66$6570_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:66$6570_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:67$6571_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:67$6571_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:68$6572_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:68$6572_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:69$6573_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:69$6573_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:70$6574_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:70$6574_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:71$6575_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:71$6575_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:72$6576_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:72$6576_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:73$6577_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:73$6577_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:74$6578_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:74$6578_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:75$6579_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:75$6579_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:76$6580_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:76$6580_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:77$6581_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:77$6581_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:78$6582_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:78$6582_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:79$6583_ADDR' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b4ram.$memwr$\memory$gba_bw_intro_b4ram.v:79$6583_DATA' from process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:20$4473_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:16$4469_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:16$4469_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:17$4470_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:18$4471_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:18$4471_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:19$4472_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:19$4472_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:17$4470_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:20$4473_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:21$4474_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:21$4474_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:22$4475_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:22$4475_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:23$4476_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:23$4476_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:24$4477_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:24$4477_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:25$4478_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:25$4478_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:26$4479_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:26$4479_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:27$4480_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:27$4480_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:28$4481_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:28$4481_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:29$4482_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:29$4482_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:30$4483_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:30$4483_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:31$4484_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:31$4484_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:32$4485_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:32$4485_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:33$4486_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:33$4486_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:34$4487_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:34$4487_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:35$4488_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:35$4488_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:36$4489_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:36$4489_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:37$4490_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:37$4490_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:38$4491_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:38$4491_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:39$4492_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:39$4492_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:40$4493_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:40$4493_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:41$4494_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:41$4494_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:42$4495_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:42$4495_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:43$4496_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:43$4496_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:44$4497_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:44$4497_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:45$4498_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:45$4498_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:46$4499_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:46$4499_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:47$4500_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:47$4500_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:48$4501_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:48$4501_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:49$4502_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:49$4502_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:50$4503_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:50$4503_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:51$4504_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:51$4504_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:52$4505_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:52$4505_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:53$4506_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:53$4506_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:54$4507_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:54$4507_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:55$4508_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:55$4508_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:56$4509_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:56$4509_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:57$4510_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:57$4510_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:58$4511_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:58$4511_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:59$4512_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:59$4512_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:60$4513_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:60$4513_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:61$4514_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:61$4514_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:62$4515_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:62$4515_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:63$4516_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:63$4516_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:64$4517_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:64$4517_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:65$4518_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:65$4518_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:66$4519_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:66$4519_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:67$4520_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:67$4520_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:68$4521_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:68$4521_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:69$4522_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:69$4522_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:70$4523_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:70$4523_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:71$4524_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:71$4524_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:72$4525_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:72$4525_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:73$4526_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:73$4526_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:74$4527_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:74$4527_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:75$4528_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:75$4528_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:76$4529_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:76$4529_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:77$4530_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:77$4530_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:78$4531_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:78$4531_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:79$4532_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:79$4532_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:80$4533_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:80$4533_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:81$4534_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:81$4534_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:82$4535_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:82$4535_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:83$4536_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:83$4536_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:84$4537_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:84$4537_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:85$4538_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:85$4538_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:86$4539_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:86$4539_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:87$4540_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:87$4540_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:88$4541_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:88$4541_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:89$4542_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:89$4542_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:90$4543_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:90$4543_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:91$4544_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:91$4544_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:92$4545_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:92$4545_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:93$4546_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:93$4546_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:94$4547_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:94$4547_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:95$4548_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:95$4548_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:96$4549_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:96$4549_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:97$4550_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:97$4550_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:98$4551_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:98$4551_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:99$4552_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:99$4552_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:100$4553_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:100$4553_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:101$4554_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:101$4554_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:102$4555_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:102$4555_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:103$4556_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:103$4556_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:104$4557_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:104$4557_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:105$4558_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:105$4558_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:106$4559_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:106$4559_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:107$4560_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:107$4560_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:108$4561_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:108$4561_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:109$4562_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:109$4562_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:110$4563_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:110$4563_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:111$4564_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:111$4564_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:112$4565_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:112$4565_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:113$4566_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:113$4566_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:114$4567_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:114$4567_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:115$4568_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:115$4568_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:116$4569_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:116$4569_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:117$4570_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:117$4570_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:118$4571_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:118$4571_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:119$4572_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:119$4572_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:120$4573_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:120$4573_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:121$4574_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:121$4574_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:122$4575_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:122$4575_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:123$4576_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:123$4576_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:124$4577_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:124$4577_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:125$4578_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:125$4578_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:126$4579_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:126$4579_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:127$4580_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:127$4580_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:128$4581_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:128$4581_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:129$4582_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:129$4582_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:130$4583_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:130$4583_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:131$4584_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:131$4584_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:132$4585_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:132$4585_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:133$4586_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:133$4586_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:134$4587_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:134$4587_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:135$4588_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:135$4588_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:136$4589_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:136$4589_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:137$4590_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:137$4590_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:138$4591_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:138$4591_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:139$4592_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:139$4592_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:140$4593_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:140$4593_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:141$4594_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:141$4594_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:142$4595_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:142$4595_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:143$4596_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:143$4596_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:144$4597_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:144$4597_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:145$4598_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:145$4598_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:146$4599_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:146$4599_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:147$4600_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:147$4600_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:148$4601_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:148$4601_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:149$4602_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:149$4602_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:150$4603_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:150$4603_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:151$4604_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:151$4604_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:152$4605_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:152$4605_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:153$4606_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:153$4606_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:154$4607_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:154$4607_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:155$4608_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:155$4608_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:156$4609_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:156$4609_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:157$4610_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:157$4610_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:158$4611_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:158$4611_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:159$4612_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:159$4612_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:160$4613_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:160$4613_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:161$4614_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:161$4614_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:162$4615_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:162$4615_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:163$4616_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:163$4616_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:164$4617_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:164$4617_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:165$4618_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:165$4618_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:166$4619_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:166$4619_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:167$4620_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:167$4620_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:168$4621_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:168$4621_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:169$4622_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:169$4622_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:170$4623_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:170$4623_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:171$4624_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:171$4624_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:172$4625_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:172$4625_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:173$4626_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:173$4626_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:174$4627_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:174$4627_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:175$4628_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:175$4628_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:176$4629_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:176$4629_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:177$4630_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:177$4630_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:178$4631_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:178$4631_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:179$4632_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:179$4632_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:180$4633_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:180$4633_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:181$4634_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:181$4634_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:182$4635_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:182$4635_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:183$4636_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:183$4636_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:184$4637_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:184$4637_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:185$4638_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:185$4638_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:186$4639_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:186$4639_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:187$4640_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:187$4640_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:188$4641_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:188$4641_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:189$4642_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:189$4642_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:190$4643_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:190$4643_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:191$4644_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:191$4644_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:192$4645_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:192$4645_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:193$4646_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:193$4646_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:194$4647_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:194$4647_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:195$4648_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:195$4648_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:196$4649_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:196$4649_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:197$4650_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:197$4650_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:198$4651_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:198$4651_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:199$4652_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:199$4652_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:200$4653_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:200$4653_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:201$4654_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:201$4654_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:202$4655_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:202$4655_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:203$4656_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:203$4656_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:204$4657_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:204$4657_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:205$4658_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:205$4658_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:206$4659_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:206$4659_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:207$4660_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:207$4660_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:208$4661_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:208$4661_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:209$4662_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:209$4662_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:210$4663_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:210$4663_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:211$4664_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:211$4664_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:212$4665_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:212$4665_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:213$4666_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:213$4666_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:214$4667_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:214$4667_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:215$4668_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:215$4668_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:216$4669_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:216$4669_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:217$4670_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:217$4670_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:218$4671_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:218$4671_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:219$4672_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:219$4672_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:220$4673_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:220$4673_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:221$4674_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:221$4674_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:222$4675_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:222$4675_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:223$4676_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:223$4676_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:224$4677_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:224$4677_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:225$4678_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:225$4678_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:226$4679_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:226$4679_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:227$4680_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:227$4680_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:228$4681_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:228$4681_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:229$4682_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:229$4682_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:230$4683_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:230$4683_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:231$4684_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:231$4684_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:232$4685_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:232$4685_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:233$4686_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:233$4686_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:234$4687_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:234$4687_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:235$4688_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:235$4688_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:236$4689_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:236$4689_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:237$4690_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:237$4690_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:238$4691_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:238$4691_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:239$4692_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:239$4692_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:240$4693_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:240$4693_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:241$4694_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:241$4694_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:242$4695_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:242$4695_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:243$4696_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:243$4696_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:244$4697_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:244$4697_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:245$4698_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:245$4698_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:246$4699_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:246$4699_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:247$4700_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:247$4700_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:248$4701_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:248$4701_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:249$4702_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:249$4702_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:250$4703_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:250$4703_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:251$4704_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:251$4704_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:252$4705_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:252$4705_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:253$4706_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:253$4706_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:254$4707_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:254$4707_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:255$4708_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:255$4708_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:256$4709_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:256$4709_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:257$4710_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:257$4710_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:258$4711_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:258$4711_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:259$4712_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:259$4712_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:260$4713_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:260$4713_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:261$4714_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:261$4714_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:262$4715_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:262$4715_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:263$4716_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:263$4716_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:264$4717_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:264$4717_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:265$4718_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:265$4718_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:266$4719_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:266$4719_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:267$4720_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:267$4720_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:268$4721_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:268$4721_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:269$4722_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:269$4722_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:270$4723_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:270$4723_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:271$4724_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:271$4724_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:272$4725_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:272$4725_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:273$4726_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:273$4726_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:274$4727_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:274$4727_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:275$4728_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:275$4728_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:276$4729_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:276$4729_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:277$4730_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:277$4730_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:278$4731_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:278$4731_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:279$4732_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:279$4732_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:280$4733_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:280$4733_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:281$4734_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:281$4734_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:282$4735_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:282$4735_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:283$4736_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:283$4736_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:284$4737_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:284$4737_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:285$4738_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:285$4738_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:286$4739_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:286$4739_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:287$4740_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:287$4740_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:288$4741_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:288$4741_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:289$4742_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:289$4742_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:290$4743_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:290$4743_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:291$4744_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:291$4744_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:292$4745_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:292$4745_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:293$4746_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:293$4746_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:294$4747_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:294$4747_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:295$4748_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:295$4748_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:296$4749_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:296$4749_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:297$4750_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:297$4750_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:298$4751_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:298$4751_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:299$4752_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:299$4752_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:300$4753_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:300$4753_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:301$4754_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:301$4754_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:302$4755_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:302$4755_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:303$4756_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:303$4756_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:304$4757_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:304$4757_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:305$4758_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:305$4758_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:306$4759_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:306$4759_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:307$4760_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:307$4760_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:308$4761_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:308$4761_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:309$4762_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:309$4762_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:310$4763_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:310$4763_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:311$4764_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:311$4764_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:312$4765_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:312$4765_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:313$4766_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:313$4766_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:314$4767_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:314$4767_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:315$4768_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:315$4768_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:316$4769_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:316$4769_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:317$4770_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:317$4770_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:318$4771_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:318$4771_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:319$4772_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:319$4772_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:320$4773_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:320$4773_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:321$4774_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:321$4774_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:322$4775_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:322$4775_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:323$4776_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:323$4776_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:324$4777_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:324$4777_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:325$4778_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:325$4778_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:326$4779_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:326$4779_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:327$4780_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:327$4780_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:328$4781_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:328$4781_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:329$4782_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:329$4782_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:330$4783_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:330$4783_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:331$4784_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:331$4784_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:332$4785_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:332$4785_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:333$4786_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:333$4786_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:334$4787_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:334$4787_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:335$4788_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:335$4788_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:336$4789_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:336$4789_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:337$4790_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:337$4790_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:338$4791_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:338$4791_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:339$4792_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:339$4792_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:340$4793_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:340$4793_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:341$4794_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:341$4794_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:342$4795_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:342$4795_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:343$4796_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:343$4796_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:344$4797_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:344$4797_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:345$4798_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:345$4798_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:346$4799_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:346$4799_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:347$4800_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:347$4800_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:348$4801_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:348$4801_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:349$4802_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:349$4802_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:350$4803_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:350$4803_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:351$4804_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:351$4804_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:352$4805_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:352$4805_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:353$4806_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:353$4806_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:354$4807_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:354$4807_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:355$4808_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:355$4808_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:356$4809_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:356$4809_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:357$4810_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:357$4810_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:358$4811_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:358$4811_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:359$4812_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:359$4812_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:360$4813_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:360$4813_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:361$4814_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:361$4814_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:362$4815_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:362$4815_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:363$4816_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:363$4816_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:364$4817_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:364$4817_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:365$4818_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:365$4818_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:366$4819_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:366$4819_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:367$4820_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:367$4820_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:368$4821_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:368$4821_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:369$4822_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:369$4822_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:370$4823_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:370$4823_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:371$4824_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:371$4824_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:372$4825_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:372$4825_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:373$4826_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:373$4826_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:374$4827_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:374$4827_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:375$4828_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:375$4828_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:376$4829_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:376$4829_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:377$4830_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:377$4830_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:378$4831_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:378$4831_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:379$4832_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:379$4832_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:380$4833_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:380$4833_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:381$4834_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:381$4834_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:382$4835_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:382$4835_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:383$4836_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:383$4836_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:384$4837_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:384$4837_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:385$4838_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:385$4838_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:386$4839_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:386$4839_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:387$4840_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:387$4840_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:388$4841_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:388$4841_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:389$4842_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:389$4842_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:390$4843_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:390$4843_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:391$4844_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:391$4844_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:392$4845_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:392$4845_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:393$4846_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:393$4846_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:394$4847_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:394$4847_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:395$4848_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:395$4848_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:396$4849_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:396$4849_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:397$4850_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:397$4850_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:398$4851_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:398$4851_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:399$4852_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:399$4852_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:400$4853_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:400$4853_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:401$4854_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:401$4854_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:402$4855_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:402$4855_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:403$4856_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:403$4856_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:404$4857_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:404$4857_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:405$4858_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:405$4858_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:406$4859_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:406$4859_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:407$4860_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:407$4860_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:408$4861_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:408$4861_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:409$4862_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:409$4862_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:410$4863_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:410$4863_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:411$4864_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:411$4864_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:412$4865_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:412$4865_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:413$4866_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:413$4866_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:414$4867_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:414$4867_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:415$4868_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:415$4868_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:416$4869_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:416$4869_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:417$4870_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:417$4870_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:418$4871_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:418$4871_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:419$4872_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:419$4872_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:420$4873_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:420$4873_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:421$4874_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:421$4874_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:422$4875_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:422$4875_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:423$4876_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:423$4876_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:424$4877_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:424$4877_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:425$4878_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:425$4878_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:426$4879_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:426$4879_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:427$4880_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:427$4880_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:428$4881_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:428$4881_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:429$4882_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:429$4882_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:430$4883_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:430$4883_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:431$4884_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:431$4884_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:432$4885_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:432$4885_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:433$4886_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:433$4886_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:434$4887_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:434$4887_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:435$4888_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:435$4888_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:436$4889_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:436$4889_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:437$4890_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:437$4890_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:438$4891_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:438$4891_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:439$4892_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:439$4892_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:440$4893_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:440$4893_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:441$4894_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:441$4894_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:442$4895_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:442$4895_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:443$4896_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:443$4896_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:444$4897_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:444$4897_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:445$4898_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:445$4898_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:446$4899_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:446$4899_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:447$4900_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:447$4900_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:448$4901_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:448$4901_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:449$4902_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:449$4902_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:450$4903_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:450$4903_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:451$4904_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:451$4904_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:452$4905_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:452$4905_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:453$4906_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:453$4906_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:454$4907_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:454$4907_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:455$4908_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:455$4908_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:456$4909_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:456$4909_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:457$4910_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:457$4910_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:458$4911_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:458$4911_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:459$4912_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:459$4912_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:460$4913_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:460$4913_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:461$4914_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:461$4914_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:462$4915_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:462$4915_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:463$4916_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:463$4916_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:464$4917_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:464$4917_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:465$4918_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:465$4918_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:466$4919_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:466$4919_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:467$4920_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:467$4920_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:468$4921_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:468$4921_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:469$4922_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:469$4922_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:470$4923_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:470$4923_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:471$4924_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:471$4924_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:472$4925_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:472$4925_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:473$4926_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:473$4926_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:474$4927_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:474$4927_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:475$4928_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:475$4928_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:476$4929_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:476$4929_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:477$4930_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:477$4930_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:478$4931_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:478$4931_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:479$4932_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:479$4932_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:480$4933_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:480$4933_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:481$4934_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:481$4934_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:482$4935_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:482$4935_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:483$4936_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:483$4936_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:484$4937_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:484$4937_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:485$4938_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:485$4938_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:486$4939_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:486$4939_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:487$4940_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:487$4940_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:488$4941_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:488$4941_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:489$4942_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:489$4942_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:490$4943_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:490$4943_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:491$4944_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:491$4944_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:492$4945_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:492$4945_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:493$4946_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:493$4946_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:494$4947_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:494$4947_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:495$4948_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:495$4948_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:496$4949_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:496$4949_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:497$4950_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:497$4950_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:498$4951_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:498$4951_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:499$4952_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:499$4952_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:500$4953_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:500$4953_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:501$4954_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:501$4954_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:502$4955_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:502$4955_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:503$4956_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:503$4956_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:504$4957_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:504$4957_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:505$4958_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:505$4958_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:506$4959_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:506$4959_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:507$4960_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:507$4960_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:508$4961_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:508$4961_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:509$4962_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:509$4962_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:510$4963_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:510$4963_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:511$4964_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:511$4964_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:512$4965_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:512$4965_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:513$4966_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:513$4966_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:514$4967_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:514$4967_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:515$4968_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:515$4968_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:516$4969_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:516$4969_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:517$4970_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:517$4970_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:518$4971_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:518$4971_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:519$4972_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:519$4972_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:520$4973_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:520$4973_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:521$4974_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:521$4974_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:522$4975_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:522$4975_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:523$4976_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:523$4976_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:524$4977_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:524$4977_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:525$4978_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:525$4978_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:526$4979_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:526$4979_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:527$4980_ADDR' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b3ram.$memwr$\memory$gba_bw_intro_b3ram.v:527$4980_DATA' from process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:20$2422_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:16$2418_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:16$2418_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:17$2419_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:18$2420_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:18$2420_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:19$2421_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:19$2421_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:17$2419_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:20$2422_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:21$2423_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:21$2423_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:22$2424_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:22$2424_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:23$2425_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:23$2425_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:24$2426_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:24$2426_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:25$2427_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:25$2427_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:26$2428_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:26$2428_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:27$2429_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:27$2429_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:28$2430_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:28$2430_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:29$2431_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:29$2431_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:30$2432_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:30$2432_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:31$2433_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:31$2433_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:32$2434_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:32$2434_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:33$2435_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:33$2435_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:34$2436_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:34$2436_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:35$2437_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:35$2437_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:36$2438_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:36$2438_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:37$2439_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:37$2439_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:38$2440_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:38$2440_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:39$2441_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:39$2441_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:40$2442_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:40$2442_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:41$2443_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:41$2443_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:42$2444_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:42$2444_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:43$2445_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:43$2445_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:44$2446_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:44$2446_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:45$2447_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:45$2447_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:46$2448_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:46$2448_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:47$2449_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:47$2449_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:48$2450_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:48$2450_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:49$2451_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:49$2451_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:50$2452_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:50$2452_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:51$2453_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:51$2453_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:52$2454_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:52$2454_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:53$2455_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:53$2455_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:54$2456_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:54$2456_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:55$2457_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:55$2457_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:56$2458_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:56$2458_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:57$2459_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:57$2459_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:58$2460_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:58$2460_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:59$2461_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:59$2461_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:60$2462_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:60$2462_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:61$2463_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:61$2463_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:62$2464_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:62$2464_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:63$2465_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:63$2465_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:64$2466_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:64$2466_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:65$2467_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:65$2467_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:66$2468_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:66$2468_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:67$2469_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:67$2469_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:68$2470_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:68$2470_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:69$2471_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:69$2471_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:70$2472_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:70$2472_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:71$2473_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:71$2473_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:72$2474_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:72$2474_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:73$2475_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:73$2475_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:74$2476_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:74$2476_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:75$2477_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:75$2477_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:76$2478_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:76$2478_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:77$2479_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:77$2479_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:78$2480_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:78$2480_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:79$2481_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:79$2481_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:80$2482_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:80$2482_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:81$2483_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:81$2483_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:82$2484_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:82$2484_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:83$2485_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:83$2485_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:84$2486_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:84$2486_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:85$2487_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:85$2487_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:86$2488_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:86$2488_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:87$2489_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:87$2489_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:88$2490_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:88$2490_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:89$2491_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:89$2491_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:90$2492_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:90$2492_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:91$2493_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:91$2493_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:92$2494_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:92$2494_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:93$2495_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:93$2495_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:94$2496_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:94$2496_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:95$2497_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:95$2497_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:96$2498_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:96$2498_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:97$2499_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:97$2499_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:98$2500_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:98$2500_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:99$2501_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:99$2501_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:100$2502_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:100$2502_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:101$2503_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:101$2503_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:102$2504_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:102$2504_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:103$2505_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:103$2505_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:104$2506_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:104$2506_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:105$2507_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:105$2507_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:106$2508_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:106$2508_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:107$2509_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:107$2509_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:108$2510_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:108$2510_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:109$2511_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:109$2511_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:110$2512_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:110$2512_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:111$2513_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:111$2513_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:112$2514_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:112$2514_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:113$2515_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:113$2515_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:114$2516_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:114$2516_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:115$2517_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:115$2517_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:116$2518_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:116$2518_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:117$2519_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:117$2519_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:118$2520_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:118$2520_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:119$2521_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:119$2521_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:120$2522_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:120$2522_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:121$2523_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:121$2523_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:122$2524_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:122$2524_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:123$2525_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:123$2525_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:124$2526_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:124$2526_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:125$2527_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:125$2527_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:126$2528_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:126$2528_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:127$2529_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:127$2529_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:128$2530_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:128$2530_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:129$2531_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:129$2531_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:130$2532_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:130$2532_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:131$2533_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:131$2533_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:132$2534_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:132$2534_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:133$2535_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:133$2535_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:134$2536_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:134$2536_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:135$2537_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:135$2537_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:136$2538_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:136$2538_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:137$2539_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:137$2539_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:138$2540_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:138$2540_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:139$2541_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:139$2541_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:140$2542_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:140$2542_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:141$2543_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:141$2543_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:142$2544_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:142$2544_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:143$2545_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:143$2545_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:144$2546_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:144$2546_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:145$2547_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:145$2547_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:146$2548_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:146$2548_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:147$2549_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:147$2549_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:148$2550_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:148$2550_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:149$2551_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:149$2551_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:150$2552_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:150$2552_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:151$2553_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:151$2553_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:152$2554_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:152$2554_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:153$2555_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:153$2555_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:154$2556_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:154$2556_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:155$2557_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:155$2557_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:156$2558_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:156$2558_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:157$2559_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:157$2559_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:158$2560_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:158$2560_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:159$2561_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:159$2561_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:160$2562_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:160$2562_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:161$2563_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:161$2563_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:162$2564_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:162$2564_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:163$2565_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:163$2565_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:164$2566_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:164$2566_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:165$2567_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:165$2567_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:166$2568_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:166$2568_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:167$2569_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:167$2569_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:168$2570_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:168$2570_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:169$2571_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:169$2571_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:170$2572_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:170$2572_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:171$2573_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:171$2573_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:172$2574_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:172$2574_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:173$2575_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:173$2575_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:174$2576_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:174$2576_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:175$2577_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:175$2577_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:176$2578_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:176$2578_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:177$2579_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:177$2579_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:178$2580_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:178$2580_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:179$2581_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:179$2581_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:180$2582_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:180$2582_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:181$2583_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:181$2583_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:182$2584_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:182$2584_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:183$2585_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:183$2585_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:184$2586_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:184$2586_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:185$2587_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:185$2587_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:186$2588_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:186$2588_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:187$2589_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:187$2589_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:188$2590_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:188$2590_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:189$2591_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:189$2591_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:190$2592_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:190$2592_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:191$2593_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:191$2593_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:192$2594_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:192$2594_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:193$2595_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:193$2595_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:194$2596_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:194$2596_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:195$2597_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:195$2597_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:196$2598_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:196$2598_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:197$2599_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:197$2599_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:198$2600_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:198$2600_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:199$2601_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:199$2601_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:200$2602_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:200$2602_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:201$2603_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:201$2603_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:202$2604_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:202$2604_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:203$2605_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:203$2605_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:204$2606_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:204$2606_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:205$2607_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:205$2607_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:206$2608_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:206$2608_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:207$2609_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:207$2609_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:208$2610_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:208$2610_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:209$2611_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:209$2611_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:210$2612_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:210$2612_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:211$2613_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:211$2613_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:212$2614_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:212$2614_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:213$2615_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:213$2615_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:214$2616_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:214$2616_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:215$2617_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:215$2617_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:216$2618_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:216$2618_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:217$2619_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:217$2619_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:218$2620_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:218$2620_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:219$2621_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:219$2621_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:220$2622_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:220$2622_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:221$2623_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:221$2623_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:222$2624_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:222$2624_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:223$2625_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:223$2625_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:224$2626_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:224$2626_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:225$2627_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:225$2627_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:226$2628_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:226$2628_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:227$2629_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:227$2629_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:228$2630_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:228$2630_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:229$2631_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:229$2631_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:230$2632_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:230$2632_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:231$2633_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:231$2633_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:232$2634_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:232$2634_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:233$2635_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:233$2635_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:234$2636_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:234$2636_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:235$2637_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:235$2637_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:236$2638_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:236$2638_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:237$2639_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:237$2639_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:238$2640_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:238$2640_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:239$2641_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:239$2641_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:240$2642_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:240$2642_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:241$2643_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:241$2643_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:242$2644_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:242$2644_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:243$2645_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:243$2645_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:244$2646_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:244$2646_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:245$2647_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:245$2647_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:246$2648_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:246$2648_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:247$2649_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:247$2649_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:248$2650_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:248$2650_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:249$2651_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:249$2651_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:250$2652_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:250$2652_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:251$2653_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:251$2653_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:252$2654_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:252$2654_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:253$2655_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:253$2655_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:254$2656_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:254$2656_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:255$2657_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:255$2657_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:256$2658_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:256$2658_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:257$2659_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:257$2659_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:258$2660_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:258$2660_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:259$2661_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:259$2661_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:260$2662_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:260$2662_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:261$2663_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:261$2663_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:262$2664_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:262$2664_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:263$2665_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:263$2665_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:264$2666_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:264$2666_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:265$2667_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:265$2667_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:266$2668_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:266$2668_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:267$2669_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:267$2669_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:268$2670_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:268$2670_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:269$2671_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:269$2671_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:270$2672_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:270$2672_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:271$2673_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:271$2673_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:272$2674_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:272$2674_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:273$2675_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:273$2675_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:274$2676_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:274$2676_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:275$2677_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:275$2677_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:276$2678_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:276$2678_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:277$2679_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:277$2679_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:278$2680_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:278$2680_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:279$2681_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:279$2681_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:280$2682_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:280$2682_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:281$2683_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:281$2683_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:282$2684_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:282$2684_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:283$2685_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:283$2685_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:284$2686_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:284$2686_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:285$2687_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:285$2687_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:286$2688_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:286$2688_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:287$2689_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:287$2689_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:288$2690_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:288$2690_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:289$2691_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:289$2691_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:290$2692_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:290$2692_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:291$2693_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:291$2693_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:292$2694_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:292$2694_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:293$2695_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:293$2695_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:294$2696_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:294$2696_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:295$2697_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:295$2697_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:296$2698_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:296$2698_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:297$2699_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:297$2699_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:298$2700_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:298$2700_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:299$2701_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:299$2701_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:300$2702_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:300$2702_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:301$2703_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:301$2703_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:302$2704_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:302$2704_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:303$2705_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:303$2705_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:304$2706_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:304$2706_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:305$2707_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:305$2707_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:306$2708_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:306$2708_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:307$2709_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:307$2709_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:308$2710_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:308$2710_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:309$2711_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:309$2711_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:310$2712_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:310$2712_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:311$2713_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:311$2713_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:312$2714_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:312$2714_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:313$2715_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:313$2715_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:314$2716_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:314$2716_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:315$2717_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:315$2717_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:316$2718_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:316$2718_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:317$2719_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:317$2719_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:318$2720_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:318$2720_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:319$2721_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:319$2721_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:320$2722_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:320$2722_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:321$2723_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:321$2723_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:322$2724_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:322$2724_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:323$2725_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:323$2725_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:324$2726_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:324$2726_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:325$2727_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:325$2727_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:326$2728_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:326$2728_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:327$2729_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:327$2729_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:328$2730_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:328$2730_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:329$2731_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:329$2731_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:330$2732_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:330$2732_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:331$2733_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:331$2733_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:332$2734_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:332$2734_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:333$2735_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:333$2735_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:334$2736_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:334$2736_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:335$2737_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:335$2737_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:336$2738_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:336$2738_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:337$2739_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:337$2739_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:338$2740_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:338$2740_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:339$2741_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:339$2741_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:340$2742_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:340$2742_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:341$2743_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:341$2743_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:342$2744_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:342$2744_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:343$2745_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:343$2745_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:344$2746_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:344$2746_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:345$2747_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:345$2747_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:346$2748_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:346$2748_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:347$2749_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:347$2749_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:348$2750_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:348$2750_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:349$2751_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:349$2751_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:350$2752_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:350$2752_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:351$2753_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:351$2753_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:352$2754_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:352$2754_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:353$2755_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:353$2755_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:354$2756_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:354$2756_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:355$2757_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:355$2757_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:356$2758_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:356$2758_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:357$2759_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:357$2759_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:358$2760_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:358$2760_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:359$2761_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:359$2761_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:360$2762_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:360$2762_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:361$2763_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:361$2763_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:362$2764_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:362$2764_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:363$2765_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:363$2765_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:364$2766_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:364$2766_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:365$2767_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:365$2767_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:366$2768_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:366$2768_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:367$2769_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:367$2769_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:368$2770_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:368$2770_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:369$2771_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:369$2771_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:370$2772_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:370$2772_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:371$2773_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:371$2773_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:372$2774_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:372$2774_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:373$2775_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:373$2775_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:374$2776_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:374$2776_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:375$2777_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:375$2777_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:376$2778_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:376$2778_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:377$2779_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:377$2779_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:378$2780_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:378$2780_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:379$2781_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:379$2781_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:380$2782_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:380$2782_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:381$2783_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:381$2783_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:382$2784_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:382$2784_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:383$2785_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:383$2785_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:384$2786_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:384$2786_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:385$2787_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:385$2787_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:386$2788_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:386$2788_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:387$2789_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:387$2789_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:388$2790_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:388$2790_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:389$2791_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:389$2791_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:390$2792_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:390$2792_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:391$2793_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:391$2793_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:392$2794_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:392$2794_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:393$2795_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:393$2795_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:394$2796_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:394$2796_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:395$2797_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:395$2797_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:396$2798_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:396$2798_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:397$2799_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:397$2799_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:398$2800_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:398$2800_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:399$2801_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:399$2801_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:400$2802_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:400$2802_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:401$2803_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:401$2803_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:402$2804_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:402$2804_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:403$2805_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:403$2805_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:404$2806_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:404$2806_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:405$2807_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:405$2807_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:406$2808_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:406$2808_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:407$2809_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:407$2809_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:408$2810_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:408$2810_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:409$2811_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:409$2811_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:410$2812_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:410$2812_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:411$2813_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:411$2813_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:412$2814_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:412$2814_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:413$2815_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:413$2815_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:414$2816_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:414$2816_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:415$2817_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:415$2817_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:416$2818_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:416$2818_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:417$2819_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:417$2819_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:418$2820_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:418$2820_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:419$2821_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:419$2821_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:420$2822_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:420$2822_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:421$2823_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:421$2823_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:422$2824_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:422$2824_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:423$2825_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:423$2825_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:424$2826_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:424$2826_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:425$2827_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:425$2827_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:426$2828_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:426$2828_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:427$2829_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:427$2829_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:428$2830_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:428$2830_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:429$2831_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:429$2831_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:430$2832_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:430$2832_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:431$2833_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:431$2833_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:432$2834_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:432$2834_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:433$2835_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:433$2835_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:434$2836_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:434$2836_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:435$2837_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:435$2837_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:436$2838_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:436$2838_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:437$2839_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:437$2839_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:438$2840_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:438$2840_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:439$2841_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:439$2841_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:440$2842_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:440$2842_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:441$2843_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:441$2843_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:442$2844_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:442$2844_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:443$2845_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:443$2845_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:444$2846_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:444$2846_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:445$2847_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:445$2847_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:446$2848_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:446$2848_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:447$2849_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:447$2849_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:448$2850_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:448$2850_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:449$2851_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:449$2851_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:450$2852_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:450$2852_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:451$2853_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:451$2853_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:452$2854_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:452$2854_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:453$2855_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:453$2855_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:454$2856_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:454$2856_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:455$2857_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:455$2857_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:456$2858_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:456$2858_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:457$2859_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:457$2859_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:458$2860_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:458$2860_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:459$2861_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:459$2861_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:460$2862_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:460$2862_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:461$2863_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:461$2863_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:462$2864_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:462$2864_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:463$2865_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:463$2865_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:464$2866_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:464$2866_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:465$2867_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:465$2867_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:466$2868_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:466$2868_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:467$2869_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:467$2869_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:468$2870_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:468$2870_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:469$2871_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:469$2871_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:470$2872_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:470$2872_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:471$2873_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:471$2873_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:472$2874_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:472$2874_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:473$2875_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:473$2875_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:474$2876_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:474$2876_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:475$2877_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:475$2877_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:476$2878_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:476$2878_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:477$2879_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:477$2879_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:478$2880_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:478$2880_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:479$2881_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:479$2881_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:480$2882_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:480$2882_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:481$2883_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:481$2883_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:482$2884_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:482$2884_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:483$2885_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:483$2885_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:484$2886_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:484$2886_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:485$2887_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:485$2887_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:486$2888_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:486$2888_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:487$2889_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:487$2889_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:488$2890_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:488$2890_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:489$2891_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:489$2891_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:490$2892_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:490$2892_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:491$2893_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:491$2893_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:492$2894_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:492$2894_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:493$2895_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:493$2895_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:494$2896_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:494$2896_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:495$2897_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:495$2897_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:496$2898_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:496$2898_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:497$2899_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:497$2899_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:498$2900_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:498$2900_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:499$2901_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:499$2901_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:500$2902_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:500$2902_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:501$2903_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:501$2903_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:502$2904_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:502$2904_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:503$2905_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:503$2905_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:504$2906_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:504$2906_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:505$2907_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:505$2907_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:506$2908_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:506$2908_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:507$2909_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:507$2909_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:508$2910_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:508$2910_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:509$2911_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:509$2911_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:510$2912_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:510$2912_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:511$2913_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:511$2913_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:512$2914_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:512$2914_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:513$2915_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:513$2915_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:514$2916_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:514$2916_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:515$2917_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:515$2917_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:516$2918_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:516$2918_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:517$2919_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:517$2919_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:518$2920_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:518$2920_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:519$2921_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:519$2921_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:520$2922_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:520$2922_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:521$2923_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:521$2923_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:522$2924_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:522$2924_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:523$2925_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:523$2925_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:524$2926_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:524$2926_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:525$2927_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:525$2927_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:526$2928_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:526$2928_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:527$2929_ADDR' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b2ram.$memwr$\memory$gba_bw_intro_b2ram.v:527$2929_DATA' from process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:19$370_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:16$367_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:17$368_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:17$368_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:18$369_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:18$369_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:16$367_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:19$370_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:20$371_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:20$371_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:21$372_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:21$372_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:22$373_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:22$373_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:23$374_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:23$374_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:24$375_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:24$375_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:25$376_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:25$376_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:26$377_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:26$377_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:27$378_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:27$378_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:28$379_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:28$379_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:29$380_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:29$380_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:30$381_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:30$381_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:31$382_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:31$382_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:32$383_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:32$383_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:33$384_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:33$384_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:34$385_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:34$385_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:35$386_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:35$386_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:36$387_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:36$387_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:37$388_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:37$388_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:38$389_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:38$389_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:39$390_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:39$390_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:40$391_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:40$391_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:41$392_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:41$392_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:42$393_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:42$393_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:43$394_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:43$394_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:44$395_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:44$395_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:45$396_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:45$396_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:46$397_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:46$397_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:47$398_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:47$398_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:48$399_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:48$399_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:49$400_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:49$400_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:50$401_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:50$401_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:51$402_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:51$402_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:52$403_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:52$403_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:53$404_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:53$404_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:54$405_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:54$405_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:55$406_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:55$406_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:56$407_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:56$407_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:57$408_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:57$408_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:58$409_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:58$409_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:59$410_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:59$410_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:60$411_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:60$411_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:61$412_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:61$412_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:62$413_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:62$413_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:63$414_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:63$414_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:64$415_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:64$415_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:65$416_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:65$416_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:66$417_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:66$417_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:67$418_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:67$418_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:68$419_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:68$419_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:69$420_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:69$420_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:70$421_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:70$421_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:71$422_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:71$422_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:72$423_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:72$423_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:73$424_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:73$424_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:74$425_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:74$425_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:75$426_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:75$426_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:76$427_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:76$427_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:77$428_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:77$428_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:78$429_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:78$429_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:79$430_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:79$430_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:80$431_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:80$431_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:81$432_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:81$432_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:82$433_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:82$433_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:83$434_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:83$434_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:84$435_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:84$435_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:85$436_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:85$436_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:86$437_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:86$437_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:87$438_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:87$438_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:88$439_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:88$439_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:89$440_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:89$440_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:90$441_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:90$441_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:91$442_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:91$442_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:92$443_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:92$443_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:93$444_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:93$444_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:94$445_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:94$445_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:95$446_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:95$446_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:96$447_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:96$447_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:97$448_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:97$448_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:98$449_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:98$449_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:99$450_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:99$450_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:100$451_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:100$451_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:101$452_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:101$452_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:102$453_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:102$453_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:103$454_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:103$454_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:104$455_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:104$455_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:105$456_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:105$456_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:106$457_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:106$457_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:107$458_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:107$458_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:108$459_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:108$459_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:109$460_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:109$460_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:110$461_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:110$461_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:111$462_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:111$462_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:112$463_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:112$463_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:113$464_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:113$464_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:114$465_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:114$465_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:115$466_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:115$466_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:116$467_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:116$467_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:117$468_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:117$468_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:118$469_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:118$469_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:119$470_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:119$470_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:120$471_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:120$471_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:121$472_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:121$472_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:122$473_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:122$473_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:123$474_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:123$474_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:124$475_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:124$475_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:125$476_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:125$476_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:126$477_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:126$477_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:127$478_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:127$478_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:128$479_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:128$479_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:129$480_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:129$480_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:130$481_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:130$481_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:131$482_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:131$482_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:132$483_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:132$483_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:133$484_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:133$484_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:134$485_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:134$485_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:135$486_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:135$486_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:136$487_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:136$487_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:137$488_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:137$488_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:138$489_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:138$489_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:139$490_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:139$490_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:140$491_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:140$491_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:141$492_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:141$492_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:142$493_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:142$493_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:143$494_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:143$494_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:144$495_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:144$495_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:145$496_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:145$496_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:146$497_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:146$497_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:147$498_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:147$498_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:148$499_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:148$499_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:149$500_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:149$500_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:150$501_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:150$501_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:151$502_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:151$502_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:152$503_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:152$503_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:153$504_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:153$504_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:154$505_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:154$505_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:155$506_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:155$506_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:156$507_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:156$507_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:157$508_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:157$508_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:158$509_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:158$509_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:159$510_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:159$510_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:160$511_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:160$511_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:161$512_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:161$512_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:162$513_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:162$513_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:163$514_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:163$514_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:164$515_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:164$515_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:165$516_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:165$516_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:166$517_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:166$517_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:167$518_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:167$518_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:168$519_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:168$519_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:169$520_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:169$520_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:170$521_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:170$521_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:171$522_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:171$522_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:172$523_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:172$523_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:173$524_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:173$524_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:174$525_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:174$525_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:175$526_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:175$526_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:176$527_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:176$527_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:177$528_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:177$528_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:178$529_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:178$529_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:179$530_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:179$530_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:180$531_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:180$531_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:181$532_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:181$532_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:182$533_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:182$533_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:183$534_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:183$534_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:184$535_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:184$535_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:185$536_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:185$536_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:186$537_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:186$537_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:187$538_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:187$538_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:188$539_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:188$539_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:189$540_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:189$540_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:190$541_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:190$541_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:191$542_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:191$542_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:192$543_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:192$543_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:193$544_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:193$544_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:194$545_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:194$545_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:195$546_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:195$546_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:196$547_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:196$547_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:197$548_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:197$548_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:198$549_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:198$549_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:199$550_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:199$550_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:200$551_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:200$551_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:201$552_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:201$552_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:202$553_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:202$553_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:203$554_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:203$554_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:204$555_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:204$555_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:205$556_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:205$556_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:206$557_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:206$557_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:207$558_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:207$558_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:208$559_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:208$559_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:209$560_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:209$560_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:210$561_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:210$561_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:211$562_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:211$562_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:212$563_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:212$563_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:213$564_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:213$564_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:214$565_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:214$565_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:215$566_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:215$566_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:216$567_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:216$567_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:217$568_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:217$568_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:218$569_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:218$569_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:219$570_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:219$570_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:220$571_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:220$571_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:221$572_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:221$572_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:222$573_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:222$573_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:223$574_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:223$574_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:224$575_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:224$575_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:225$576_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:225$576_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:226$577_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:226$577_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:227$578_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:227$578_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:228$579_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:228$579_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:229$580_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:229$580_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:230$581_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:230$581_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:231$582_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:231$582_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:232$583_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:232$583_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:233$584_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:233$584_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:234$585_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:234$585_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:235$586_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:235$586_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:236$587_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:236$587_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:237$588_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:237$588_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:238$589_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:238$589_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:239$590_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:239$590_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:240$591_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:240$591_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:241$592_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:241$592_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:242$593_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:242$593_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:243$594_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:243$594_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:244$595_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:244$595_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:245$596_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:245$596_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:246$597_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:246$597_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:247$598_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:247$598_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:248$599_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:248$599_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:249$600_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:249$600_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:250$601_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:250$601_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:251$602_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:251$602_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:252$603_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:252$603_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:253$604_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:253$604_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:254$605_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:254$605_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:255$606_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:255$606_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:256$607_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:256$607_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:257$608_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:257$608_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:258$609_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:258$609_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:259$610_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:259$610_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:260$611_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:260$611_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:261$612_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:261$612_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:262$613_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:262$613_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:263$614_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:263$614_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:264$615_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:264$615_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:265$616_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:265$616_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:266$617_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:266$617_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:267$618_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:267$618_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:268$619_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:268$619_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:269$620_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:269$620_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:270$621_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:270$621_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:271$622_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:271$622_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:272$623_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:272$623_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:273$624_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:273$624_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:274$625_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:274$625_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:275$626_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:275$626_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:276$627_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:276$627_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:277$628_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:277$628_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:278$629_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:278$629_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:279$630_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:279$630_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:280$631_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:280$631_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:281$632_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:281$632_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:282$633_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:282$633_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:283$634_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:283$634_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:284$635_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:284$635_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:285$636_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:285$636_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:286$637_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:286$637_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:287$638_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:287$638_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:288$639_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:288$639_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:289$640_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:289$640_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:290$641_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:290$641_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:291$642_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:291$642_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:292$643_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:292$643_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:293$644_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:293$644_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:294$645_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:294$645_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:295$646_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:295$646_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:296$647_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:296$647_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:297$648_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:297$648_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:298$649_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:298$649_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:299$650_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:299$650_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:300$651_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:300$651_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:301$652_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:301$652_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:302$653_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:302$653_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:303$654_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:303$654_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:304$655_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:304$655_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:305$656_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:305$656_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:306$657_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:306$657_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:307$658_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:307$658_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:308$659_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:308$659_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:309$660_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:309$660_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:310$661_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:310$661_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:311$662_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:311$662_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:312$663_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:312$663_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:313$664_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:313$664_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:314$665_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:314$665_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:315$666_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:315$666_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:316$667_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:316$667_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:317$668_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:317$668_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:318$669_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:318$669_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:319$670_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:319$670_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:320$671_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:320$671_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:321$672_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:321$672_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:322$673_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:322$673_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:323$674_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:323$674_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:324$675_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:324$675_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:325$676_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:325$676_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:326$677_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:326$677_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:327$678_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:327$678_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:328$679_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:328$679_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:329$680_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:329$680_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:330$681_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:330$681_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:331$682_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:331$682_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:332$683_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:332$683_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:333$684_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:333$684_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:334$685_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:334$685_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:335$686_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:335$686_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:336$687_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:336$687_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:337$688_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:337$688_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:338$689_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:338$689_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:339$690_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:339$690_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:340$691_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:340$691_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:341$692_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:341$692_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:342$693_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:342$693_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:343$694_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:343$694_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:344$695_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:344$695_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:345$696_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:345$696_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:346$697_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:346$697_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:347$698_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:347$698_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:348$699_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:348$699_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:349$700_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:349$700_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:350$701_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:350$701_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:351$702_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:351$702_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:352$703_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:352$703_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:353$704_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:353$704_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:354$705_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:354$705_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:355$706_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:355$706_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:356$707_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:356$707_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:357$708_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:357$708_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:358$709_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:358$709_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:359$710_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:359$710_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:360$711_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:360$711_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:361$712_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:361$712_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:362$713_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:362$713_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:363$714_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:363$714_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:364$715_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:364$715_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:365$716_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:365$716_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:366$717_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:366$717_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:367$718_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:367$718_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:368$719_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:368$719_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:369$720_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:369$720_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:370$721_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:370$721_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:371$722_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:371$722_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:372$723_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:372$723_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:373$724_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:373$724_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:374$725_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:374$725_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:375$726_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:375$726_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:376$727_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:376$727_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:377$728_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:377$728_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:378$729_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:378$729_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:379$730_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:379$730_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:380$731_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:380$731_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:381$732_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:381$732_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:382$733_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:382$733_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:383$734_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:383$734_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:384$735_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:384$735_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:385$736_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:385$736_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:386$737_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:386$737_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:387$738_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:387$738_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:388$739_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:388$739_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:389$740_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:389$740_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:390$741_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:390$741_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:391$742_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:391$742_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:392$743_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:392$743_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:393$744_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:393$744_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:394$745_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:394$745_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:395$746_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:395$746_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:396$747_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:396$747_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:397$748_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:397$748_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:398$749_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:398$749_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:399$750_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:399$750_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:400$751_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:400$751_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:401$752_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:401$752_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:402$753_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:402$753_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:403$754_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:403$754_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:404$755_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:404$755_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:405$756_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:405$756_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:406$757_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:406$757_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:407$758_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:407$758_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:408$759_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:408$759_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:409$760_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:409$760_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:410$761_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:410$761_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:411$762_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:411$762_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:412$763_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:412$763_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:413$764_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:413$764_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:414$765_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:414$765_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:415$766_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:415$766_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:416$767_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:416$767_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:417$768_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:417$768_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:418$769_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:418$769_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:419$770_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:419$770_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:420$771_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:420$771_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:421$772_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:421$772_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:422$773_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:422$773_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:423$774_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:423$774_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:424$775_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:424$775_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:425$776_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:425$776_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:426$777_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:426$777_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:427$778_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:427$778_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:428$779_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:428$779_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:429$780_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:429$780_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:430$781_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:430$781_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:431$782_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:431$782_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:432$783_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:432$783_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:433$784_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:433$784_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:434$785_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:434$785_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:435$786_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:435$786_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:436$787_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:436$787_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:437$788_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:437$788_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:438$789_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:438$789_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:439$790_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:439$790_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:440$791_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:440$791_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:441$792_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:441$792_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:442$793_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:442$793_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:443$794_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:443$794_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:444$795_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:444$795_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:445$796_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:445$796_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:446$797_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:446$797_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:447$798_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:447$798_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:448$799_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:448$799_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:449$800_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:449$800_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:450$801_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:450$801_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:451$802_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:451$802_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:452$803_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:452$803_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:453$804_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:453$804_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:454$805_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:454$805_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:455$806_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:455$806_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:456$807_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:456$807_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:457$808_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:457$808_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:458$809_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:458$809_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:459$810_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:459$810_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:460$811_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:460$811_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:461$812_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:461$812_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:462$813_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:462$813_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:463$814_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:463$814_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:464$815_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:464$815_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:465$816_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:465$816_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:466$817_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:466$817_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:467$818_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:467$818_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:468$819_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:468$819_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:469$820_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:469$820_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:470$821_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:470$821_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:471$822_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:471$822_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:472$823_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:472$823_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:473$824_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:473$824_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:474$825_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:474$825_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:475$826_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:475$826_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:476$827_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:476$827_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:477$828_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:477$828_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:478$829_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:478$829_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:479$830_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:479$830_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:480$831_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:480$831_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:481$832_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:481$832_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:482$833_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:482$833_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:483$834_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:483$834_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:484$835_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:484$835_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:485$836_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:485$836_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:486$837_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:486$837_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:487$838_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:487$838_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:488$839_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:488$839_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:489$840_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:489$840_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:490$841_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:490$841_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:491$842_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:491$842_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:492$843_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:492$843_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:493$844_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:493$844_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:494$845_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:494$845_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:495$846_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:495$846_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:496$847_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:496$847_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:497$848_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:497$848_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:498$849_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:498$849_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:499$850_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:499$850_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:500$851_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:500$851_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:501$852_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:501$852_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:502$853_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:502$853_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:503$854_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:503$854_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:504$855_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:504$855_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:505$856_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:505$856_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:506$857_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:506$857_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:507$858_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:507$858_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:508$859_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:508$859_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:509$860_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:509$860_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:510$861_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:510$861_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:511$862_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:511$862_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:512$863_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:512$863_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:513$864_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:513$864_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:514$865_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:514$865_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:515$866_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:515$866_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:516$867_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:516$867_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:517$868_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:517$868_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:518$869_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:518$869_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:519$870_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:519$870_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:520$871_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:520$871_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:521$872_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:521$872_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:522$873_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:522$873_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:523$874_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:523$874_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:524$875_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:524$875_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:525$876_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:525$876_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:526$877_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:526$877_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:527$878_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:527$878_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:18$95_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:15$92_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:16$93_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:16$93_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:17$94_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:17$94_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:18$95_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:15$92_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:19$96_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:19$96_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:20$97_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:20$97_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:21$98_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:21$98_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:22$99_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:22$99_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:23$100_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:23$100_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:24$101_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:24$101_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:25$102_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:25$102_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:26$103_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:26$103_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:27$104_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:27$104_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:28$105_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:28$105_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:29$106_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:29$106_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:30$107_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:30$107_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:31$108_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:31$108_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:32$109_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:32$109_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:33$110_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:33$110_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:34$111_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:34$111_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:35$112_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:35$112_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:36$113_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:36$113_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:37$114_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:37$114_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:38$115_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:38$115_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:39$116_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:39$116_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:40$117_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:40$117_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:41$118_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:41$118_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:42$119_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:42$119_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:43$120_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:43$120_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:44$121_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:44$121_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:45$122_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:45$122_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:46$123_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:46$123_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:47$124_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:47$124_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:48$125_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:48$125_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:49$126_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:49$126_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:50$127_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:50$127_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:51$128_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:51$128_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:52$129_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:52$129_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:53$130_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:53$130_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:54$131_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:54$131_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:55$132_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:55$132_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:56$133_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:56$133_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:57$134_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:57$134_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:58$135_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:58$135_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:59$136_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:59$136_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:60$137_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:60$137_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:61$138_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:61$138_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:62$139_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:62$139_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:63$140_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:63$140_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:64$141_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:64$141_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:65$142_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:65$142_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:66$143_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:66$143_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:67$144_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:67$144_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:68$145_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:68$145_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:69$146_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:69$146_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:70$147_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:70$147_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:71$148_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:71$148_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:72$149_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:72$149_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:73$150_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:73$150_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:74$151_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:74$151_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:75$152_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:75$152_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:76$153_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:76$153_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:77$154_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:77$154_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:78$155_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:78$155_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:79$156_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:79$156_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:80$157_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:80$157_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:81$158_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:81$158_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:82$159_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:82$159_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:19$1_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:19$1_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:20$2_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:20$2_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:21$3_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:21$3_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:22$4_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:22$4_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:23$5_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:23$5_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:24$6_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:24$6_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:25$7_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:25$7_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:26$8_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:26$8_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:27$9_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:27$9_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:28$10_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:28$10_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:29$11_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:29$11_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:30$12_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:30$12_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:31$13_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:31$13_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:32$14_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:32$14_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:33$15_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:33$15_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:34$16_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:34$16_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:35$17_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:35$17_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:36$18_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:36$18_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:37$19_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:37$19_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:38$20_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:38$20_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:39$21_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:39$21_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:40$22_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:40$22_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\demo.\state' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7795' with positive edge clock.
Creating register for signal `\demo.\delay' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7796' with positive edge clock.
Creating register for signal `\demo.\rst' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7797' with positive edge clock.
Creating register for signal `\demo.\dc' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7798' with positive edge clock.
Creating register for signal `\demo.\mosi' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7799' with positive edge clock.
Creating register for signal `\demo.\cs' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7800' with positive edge clock.
Creating register for signal `\demo.\data' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7801' with positive edge clock.
Creating register for signal `\demo.\bit_counter' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7802' with positive edge clock.
Creating register for signal `\demo.\pixel_data' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7803' with positive edge clock.
Creating register for signal `\demo.\pixel_bit_counter' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7804' with positive edge clock.
Creating register for signal `\demo.\bw_pxls_ptr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7805' with positive edge clock.
Creating register for signal `\demo.\cb_rd_en' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7806' with positive edge clock.
Creating register for signal `\demo.\cb_rd_addr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7807' with positive edge clock.
Creating register for signal `\demo.\pb_rd_en' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7808' with positive edge clock.
Creating register for signal `\demo.\pb_rd_addr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7809' with positive edge clock.
Creating register for signal `\demo.\b1_rd_en' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7810' with positive edge clock.
Creating register for signal `\demo.\b1_rd_addr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7811' with positive edge clock.
Creating register for signal `\demo.\b2_rd_en' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7812' with positive edge clock.
Creating register for signal `\demo.\b2_rd_addr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7813' with positive edge clock.
Creating register for signal `\demo.\b3_rd_en' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7814' with positive edge clock.
Creating register for signal `\demo.\b3_rd_addr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7815' with positive edge clock.
Creating register for signal `\demo.\b4_rd_en' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7816' with positive edge clock.
Creating register for signal `\demo.\b4_rd_addr' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7817' with positive edge clock.
Creating register for signal `\demo.\b1_fin' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7818' with positive edge clock.
Creating register for signal `\demo.\b2_fin' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7819' with positive edge clock.
Creating register for signal `\demo.\b3_fin' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7820' with positive edge clock.
Creating register for signal `\demo.\b4_fin' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7821' with positive edge clock.
Creating register for signal `\demo.\params_left' using process `\demo.$proc$demo.v:293$6781'.
  created $dff cell `$procdff$7822' with positive edge clock.
Creating register for signal `\demo.\scl' using process `\demo.$proc$demo.v:282$6779'.
  created $dff cell `$procdff$7823' with positive edge clock.
Creating register for signal `\gba_bw_intro_b4ram.\data_out' using process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:83$6584'.
  created $dff cell `$procdff$7824' with positive edge clock.
Creating register for signal `\gba_bw_intro_b4ram.\valid_out' using process `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:83$6584'.
  created $dff cell `$procdff$7825' with positive edge clock.
Creating register for signal `\gba_bw_intro_b3ram.\data_out' using process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:531$4981'.
  created $dff cell `$procdff$7826' with positive edge clock.
Creating register for signal `\gba_bw_intro_b3ram.\valid_out' using process `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:531$4981'.
  created $dff cell `$procdff$7827' with positive edge clock.
Creating register for signal `\gba_bw_intro_b2ram.\data_out' using process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:531$2930'.
  created $dff cell `$procdff$7828' with positive edge clock.
Creating register for signal `\gba_bw_intro_b2ram.\valid_out' using process `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:531$2930'.
  created $dff cell `$procdff$7829' with positive edge clock.
Creating register for signal `\gba_bw_intro_b1ram.\data_out' using process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
  created $dff cell `$procdff$7830' with positive edge clock.
Creating register for signal `\gba_bw_intro_b1ram.\valid_out' using process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
  created $dff cell `$procdff$7831' with positive edge clock.
Creating register for signal `\param_bram.\data_out' using process `\param_bram.$proc$param_bram.v:86$160'.
  created $dff cell `$procdff$7832' with positive edge clock.
Creating register for signal `\param_bram.\valid_out' using process `\param_bram.$proc$param_bram.v:86$160'.
  created $dff cell `$procdff$7833' with positive edge clock.
Creating register for signal `\cmd_bram.\data_out' using process `\cmd_bram.$proc$cmd_bram.v:45$23'.
  created $dff cell `$procdff$7834' with positive edge clock.
Creating register for signal `\cmd_bram.\valid_out' using process `\cmd_bram.$proc$cmd_bram.v:45$23'.
  created $dff cell `$procdff$7835' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `demo.$proc$demo.v:212$6866'.
Found and cleaned up 47 empty switches in `\demo.$proc$demo.v:293$6781'.
Removing empty process `demo.$proc$demo.v:293$6781'.
Removing empty process `demo.$proc$demo.v:282$6779'.
Removing empty process `gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:15$6650'.
Found and cleaned up 1 empty switch in `\gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:83$6584'.
Removing empty process `gba_bw_intro_b4ram.$proc$gba_bw_intro_b4ram.v:83$6584'.
Removing empty process `gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:15$5495'.
Found and cleaned up 1 empty switch in `\gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:531$4981'.
Removing empty process `gba_bw_intro_b3ram.$proc$gba_bw_intro_b3ram.v:531$4981'.
Removing empty process `gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:15$3444'.
Found and cleaned up 1 empty switch in `\gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:531$2930'.
Removing empty process `gba_bw_intro_b2ram.$proc$gba_bw_intro_b2ram.v:531$2930'.
Removing empty process `gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
Found and cleaned up 1 empty switch in `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
Removing empty process `gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
Removing empty process `param_bram.$proc$param_bram.v:14$230'.
Found and cleaned up 1 empty switch in `\param_bram.$proc$param_bram.v:86$160'.
Removing empty process `param_bram.$proc$param_bram.v:86$160'.
Removing empty process `cmd_bram.$proc$cmd_bram.v:17$47'.
Found and cleaned up 1 empty switch in `\cmd_bram.$proc$cmd_bram.v:45$23'.
Removing empty process `cmd_bram.$proc$cmd_bram.v:45$23'.
Cleaned up 53 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Using template cmd_bram for cells of type cmd_bram.
Using template param_bram for cells of type param_bram.
Using template gba_bw_intro_b1ram for cells of type gba_bw_intro_b1ram.
Using template gba_bw_intro_b2ram for cells of type gba_bw_intro_b2ram.
Using template gba_bw_intro_b3ram for cells of type gba_bw_intro_b3ram.
Using template gba_bw_intro_b4ram for cells of type gba_bw_intro_b4ram.
<suppressed ~6 debug messages>
No more expansions possible.
Deleting now unused module gba_bw_intro_b4ram.
Deleting now unused module gba_bw_intro_b3ram.
Deleting now unused module gba_bw_intro_b2ram.
Deleting now unused module gba_bw_intro_b1ram.
Deleting now unused module param_bram.
Deleting now unused module cmd_bram.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~83 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 14 unused cells and 7109 unused wires.
<suppressed ~19 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~240 debug messages>
Removed a total of 80 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$6917: \b4_fin -> 1'1
      Replacing known input bits on port A of cell $procmux$6915: \b4_fin -> 1'0
      Replacing known input bits on port B of cell $procmux$6955: \b3_fin -> 1'1
      Replacing known input bits on port A of cell $procmux$6953: \b3_fin -> 1'0
      Replacing known input bits on port B of cell $procmux$6990: \b2_fin -> 1'1
      Replacing known input bits on port A of cell $procmux$6988: \b2_fin -> 1'0
      Replacing known input bits on port B of cell $procmux$7022: \b1_fin -> 1'1
      Replacing known input bits on port A of cell $procmux$7020: \b1_fin -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $procmux$6889: { $procmux$6905_CMP $auto$opt_reduce.cc:132:opt_mux$7845 $auto$opt_reduce.cc:132:opt_mux$7843 $auto$opt_reduce.cc:132:opt_mux$7841 $auto$opt_reduce.cc:132:opt_mux$7839 $auto$opt_reduce.cc:132:opt_mux$7837 $eq$demo.v:458$6789_Y }
    New ctrl vector for $pmux cell $procmux$7615: { $procmux$7620_CMP $auto$opt_reduce.cc:132:opt_mux$7847 }
    New ctrl vector for $pmux cell $procmux$7637: { $auto$opt_reduce.cc:132:opt_mux$7849 $procmux$7126_CMP }
    New ctrl vector for $pmux cell $procmux$7735: $auto$opt_reduce.cc:132:opt_mux$7851
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7836: { $procmux$6891_CMP $procmux$6892_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7838: { $procmux$6893_CMP $procmux$6894_CMP $procmux$6895_CMP $procmux$6898_CMP $procmux$6902_CMP $procmux$6904_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7840: { $procmux$6896_CMP $procmux$6897_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7842: { $procmux$6899_CMP $procmux$6900_CMP $procmux$6901_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7844: { $procmux$6903_CMP $procmux$6906_CMP $procmux$6907_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7846: { $procmux$7143_CMP $procmux$7621_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$7850: { $eq$demo.v:458$6789_Y $eq$demo.v:572$6803_Y $procmux$6891_CMP $procmux$6892_CMP $procmux$6893_CMP $procmux$6894_CMP $procmux$6895_CMP $procmux$6896_CMP $procmux$6897_CMP $procmux$6898_CMP $procmux$6899_CMP $procmux$6900_CMP $procmux$6901_CMP $procmux$6902_CMP $procmux$6903_CMP $procmux$6904_CMP $procmux$6905_CMP $procmux$6906_CMP $procmux$6907_CMP $procmux$7739_CMP $procmux$7740_CMP }
  Optimizing cells in module \demo.
Performed a total of 11 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:19$25 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:20$26 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:21$27 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:22$28 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:23$29 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:24$30 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:25$31 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:26$32 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:27$33 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:28$34 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:29$35 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:30$36 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:31$37 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:32$38 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:33$39 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:34$40 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:35$41 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:36$42 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:37$43 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:38$44 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:39$45 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:40$46 (cmd_bram_inst.cmd_memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:100$965 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:101$966 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:102$967 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:103$968 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:104$969 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:105$970 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:106$971 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:107$972 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:108$973 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:109$974 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:110$975 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:111$976 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:112$977 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:113$978 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:114$979 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:115$980 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:116$981 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:117$982 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:118$983 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:119$984 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:120$985 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:121$986 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:122$987 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:123$988 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:124$989 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:125$990 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:126$991 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:127$992 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:128$993 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:129$994 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:130$995 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:131$996 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:132$997 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:133$998 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:134$999 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:135$1000 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:136$1001 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:137$1002 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:138$1003 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:139$1004 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:140$1005 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:141$1006 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:142$1007 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:143$1008 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:144$1009 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:145$1010 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:146$1011 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:147$1012 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:148$1013 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:149$1014 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:150$1015 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:151$1016 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:152$1017 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:153$1018 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:154$1019 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:155$1020 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:156$1021 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:157$1022 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:158$1023 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:159$1024 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:16$881 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:160$1025 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:161$1026 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:162$1027 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:163$1028 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:164$1029 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:165$1030 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:166$1031 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:167$1032 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:168$1033 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:169$1034 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:17$882 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:170$1035 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:171$1036 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:172$1037 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:173$1038 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:174$1039 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:175$1040 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:176$1041 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:177$1042 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:178$1043 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:179$1044 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:18$883 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:180$1045 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:181$1046 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:182$1047 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:183$1048 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:184$1049 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:185$1050 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:186$1051 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:187$1052 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:188$1053 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:189$1054 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:19$884 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:190$1055 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:191$1056 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:192$1057 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:193$1058 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:194$1059 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:195$1060 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:196$1061 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:197$1062 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:198$1063 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:199$1064 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:20$885 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:200$1065 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:201$1066 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:202$1067 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:203$1068 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:204$1069 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:205$1070 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:206$1071 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:207$1072 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:208$1073 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:209$1074 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:21$886 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:210$1075 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:211$1076 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:212$1077 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:213$1078 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:214$1079 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:215$1080 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:216$1081 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:217$1082 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:218$1083 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:219$1084 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:22$887 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:220$1085 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:221$1086 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:222$1087 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:223$1088 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:224$1089 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:225$1090 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:226$1091 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:227$1092 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:228$1093 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:229$1094 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:23$888 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:230$1095 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:231$1096 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:232$1097 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:233$1098 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:234$1099 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:235$1100 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:236$1101 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:237$1102 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:238$1103 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:239$1104 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:24$889 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:240$1105 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:241$1106 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:242$1107 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:243$1108 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:244$1109 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:245$1110 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:246$1111 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:247$1112 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:248$1113 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:249$1114 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:25$890 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:250$1115 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:251$1116 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:252$1117 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:253$1118 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:254$1119 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:255$1120 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:256$1121 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:257$1122 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:258$1123 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:259$1124 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:26$891 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:260$1125 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:261$1126 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:262$1127 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:263$1128 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:264$1129 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:265$1130 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:266$1131 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:267$1132 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:268$1133 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:269$1134 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:27$892 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:270$1135 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:271$1136 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:272$1137 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:273$1138 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:274$1139 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:275$1140 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:276$1141 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:277$1142 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:278$1143 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:279$1144 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:28$893 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:280$1145 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:281$1146 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:282$1147 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:283$1148 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:284$1149 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:285$1150 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:286$1151 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:287$1152 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:288$1153 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:289$1154 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:29$894 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:290$1155 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:291$1156 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:292$1157 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:293$1158 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:294$1159 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:295$1160 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:296$1161 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:297$1162 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:298$1163 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:299$1164 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:30$895 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:300$1165 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:301$1166 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:302$1167 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:303$1168 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:304$1169 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:305$1170 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:306$1171 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:307$1172 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:308$1173 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:309$1174 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:31$896 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:310$1175 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:311$1176 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:312$1177 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:313$1178 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:314$1179 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:315$1180 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:316$1181 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:317$1182 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:318$1183 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:319$1184 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:32$897 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:320$1185 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:321$1186 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:322$1187 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:323$1188 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:324$1189 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:325$1190 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:326$1191 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:327$1192 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:328$1193 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:329$1194 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:33$898 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:330$1195 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:331$1196 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:332$1197 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:333$1198 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:334$1199 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:335$1200 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:336$1201 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:337$1202 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:338$1203 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:339$1204 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:34$899 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:340$1205 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:341$1206 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:342$1207 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:343$1208 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:344$1209 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:345$1210 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:346$1211 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:347$1212 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:348$1213 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:349$1214 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:35$900 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:350$1215 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:351$1216 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:352$1217 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:353$1218 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:354$1219 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:355$1220 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:356$1221 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:357$1222 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:358$1223 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:359$1224 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:36$901 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:360$1225 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:361$1226 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:362$1227 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:363$1228 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:364$1229 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:365$1230 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:366$1231 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:367$1232 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:368$1233 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:369$1234 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:37$902 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:370$1235 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:371$1236 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:372$1237 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:373$1238 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:374$1239 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:375$1240 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:376$1241 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:377$1242 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:378$1243 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:379$1244 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:38$903 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:380$1245 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:381$1246 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:382$1247 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:383$1248 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:384$1249 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:385$1250 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:386$1251 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:387$1252 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:388$1253 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:389$1254 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:39$904 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:390$1255 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:391$1256 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:392$1257 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:393$1258 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:394$1259 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:395$1260 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:396$1261 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:397$1262 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:398$1263 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:399$1264 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:40$905 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:400$1265 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:401$1266 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:402$1267 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:403$1268 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:404$1269 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:405$1270 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:406$1271 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:407$1272 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:408$1273 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:409$1274 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:41$906 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:410$1275 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:411$1276 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:412$1277 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:413$1278 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:414$1279 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:415$1280 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:416$1281 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:417$1282 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:418$1283 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:419$1284 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:42$907 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:420$1285 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:421$1286 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:422$1287 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:423$1288 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:424$1289 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:425$1290 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:426$1291 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:427$1292 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:428$1293 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:429$1294 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:43$908 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:430$1295 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:431$1296 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:432$1297 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:433$1298 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:434$1299 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:435$1300 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:436$1301 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:437$1302 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:438$1303 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:439$1304 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:44$909 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:440$1305 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:441$1306 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:442$1307 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:443$1308 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:444$1309 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:445$1310 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:446$1311 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:447$1312 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:448$1313 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:449$1314 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:45$910 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:450$1315 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:451$1316 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:452$1317 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:453$1318 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:454$1319 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:455$1320 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:456$1321 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:457$1322 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:458$1323 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:459$1324 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:46$911 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:460$1325 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:461$1326 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:462$1327 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:463$1328 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:464$1329 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:465$1330 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:466$1331 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:467$1332 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:468$1333 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:469$1334 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:47$912 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:470$1335 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:471$1336 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:472$1337 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:473$1338 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:474$1339 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:475$1340 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:476$1341 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:477$1342 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:478$1343 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:479$1344 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:48$913 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:480$1345 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:481$1346 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:482$1347 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:483$1348 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:484$1349 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:485$1350 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:486$1351 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:487$1352 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:488$1353 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:489$1354 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:49$914 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:490$1355 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:491$1356 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:492$1357 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:493$1358 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:494$1359 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:495$1360 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:496$1361 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:497$1362 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:498$1363 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:499$1364 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:50$915 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:500$1365 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:501$1366 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:502$1367 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:503$1368 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:504$1369 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:505$1370 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:506$1371 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:507$1372 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:508$1373 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:509$1374 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:51$916 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:510$1375 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:511$1376 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:512$1377 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:513$1378 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:514$1379 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:515$1380 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:516$1381 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:517$1382 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:518$1383 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:519$1384 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:52$917 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:520$1385 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:521$1386 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:522$1387 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:523$1388 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:524$1389 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:525$1390 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:526$1391 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:527$1392 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:53$918 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:54$919 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:55$920 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:56$921 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:57$922 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:58$923 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:59$924 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:60$925 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:61$926 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:62$927 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:63$928 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:64$929 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:65$930 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:66$931 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:67$932 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:68$933 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:69$934 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:70$935 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:71$936 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:72$937 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:73$938 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:74$939 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:75$940 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:76$941 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:77$942 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:78$943 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:79$944 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:80$945 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:81$946 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:82$947 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:83$948 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:84$949 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:85$950 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:86$951 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:87$952 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:88$953 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:89$954 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:90$955 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:91$956 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:92$957 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:93$958 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:94$959 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:95$960 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:96$961 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:97$962 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:98$963 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:99$964 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:100$3016 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:101$3017 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:102$3018 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:103$3019 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:104$3020 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:105$3021 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:106$3022 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:107$3023 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:108$3024 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:109$3025 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:110$3026 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:111$3027 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:112$3028 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:113$3029 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:114$3030 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:115$3031 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:116$3032 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:117$3033 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:118$3034 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:119$3035 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:120$3036 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:121$3037 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:122$3038 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:123$3039 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:124$3040 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:125$3041 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:126$3042 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:127$3043 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:128$3044 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:129$3045 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:130$3046 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:131$3047 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:132$3048 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:133$3049 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:134$3050 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:135$3051 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:136$3052 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:137$3053 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:138$3054 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:139$3055 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:140$3056 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:141$3057 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:142$3058 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:143$3059 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:144$3060 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:145$3061 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:146$3062 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:147$3063 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:148$3064 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:149$3065 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:150$3066 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:151$3067 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:152$3068 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:153$3069 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:154$3070 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:155$3071 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:156$3072 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:157$3073 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:158$3074 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:159$3075 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:16$2932 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:160$3076 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:161$3077 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:162$3078 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:163$3079 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:164$3080 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:165$3081 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:166$3082 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:167$3083 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:168$3084 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:169$3085 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:17$2933 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:170$3086 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:171$3087 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:172$3088 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:173$3089 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:174$3090 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:175$3091 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:176$3092 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:177$3093 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:178$3094 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:179$3095 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:18$2934 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:180$3096 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:181$3097 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:182$3098 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:183$3099 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:184$3100 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:185$3101 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:186$3102 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:187$3103 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:188$3104 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:189$3105 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:19$2935 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:190$3106 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:191$3107 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:192$3108 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:193$3109 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:194$3110 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:195$3111 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:196$3112 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:197$3113 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:198$3114 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:199$3115 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:20$2936 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:200$3116 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:201$3117 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:202$3118 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:203$3119 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:204$3120 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:205$3121 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:206$3122 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:207$3123 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:208$3124 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:209$3125 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:21$2937 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:210$3126 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:211$3127 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:212$3128 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:213$3129 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:214$3130 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:215$3131 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:216$3132 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:217$3133 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:218$3134 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:219$3135 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:22$2938 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:220$3136 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:221$3137 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:222$3138 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:223$3139 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:224$3140 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:225$3141 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:226$3142 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:227$3143 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:228$3144 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:229$3145 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:23$2939 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:230$3146 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:231$3147 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:232$3148 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:233$3149 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:234$3150 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:235$3151 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:236$3152 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:237$3153 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:238$3154 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:239$3155 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:24$2940 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:240$3156 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:241$3157 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:242$3158 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:243$3159 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:244$3160 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:245$3161 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:246$3162 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:247$3163 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:248$3164 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:249$3165 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:25$2941 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:250$3166 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:251$3167 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:252$3168 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:253$3169 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:254$3170 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:255$3171 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:256$3172 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:257$3173 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:258$3174 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:259$3175 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:26$2942 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:260$3176 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:261$3177 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:262$3178 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:263$3179 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:264$3180 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:265$3181 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:266$3182 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:267$3183 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:268$3184 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:269$3185 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:27$2943 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:270$3186 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:271$3187 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:272$3188 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:273$3189 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:274$3190 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:275$3191 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:276$3192 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:277$3193 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:278$3194 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:279$3195 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:28$2944 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:280$3196 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:281$3197 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:282$3198 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:283$3199 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:284$3200 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:285$3201 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:286$3202 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:287$3203 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:288$3204 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:289$3205 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:29$2945 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:290$3206 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:291$3207 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:292$3208 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:293$3209 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:294$3210 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:295$3211 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:296$3212 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:297$3213 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:298$3214 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:299$3215 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:30$2946 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:300$3216 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:301$3217 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:302$3218 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:303$3219 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:304$3220 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:305$3221 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:306$3222 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:307$3223 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:308$3224 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:309$3225 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:31$2947 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:310$3226 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:311$3227 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:312$3228 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:313$3229 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:314$3230 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:315$3231 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:316$3232 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:317$3233 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:318$3234 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:319$3235 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:32$2948 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:320$3236 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:321$3237 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:322$3238 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:323$3239 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:324$3240 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:325$3241 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:326$3242 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:327$3243 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:328$3244 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:329$3245 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:33$2949 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:330$3246 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:331$3247 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:332$3248 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:333$3249 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:334$3250 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:335$3251 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:336$3252 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:337$3253 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:338$3254 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:339$3255 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:34$2950 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:340$3256 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:341$3257 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:342$3258 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:343$3259 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:344$3260 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:345$3261 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:346$3262 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:347$3263 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:348$3264 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:349$3265 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:35$2951 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:350$3266 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:351$3267 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:352$3268 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:353$3269 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:354$3270 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:355$3271 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:356$3272 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:357$3273 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:358$3274 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:359$3275 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:36$2952 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:360$3276 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:361$3277 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:362$3278 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:363$3279 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:364$3280 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:365$3281 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:366$3282 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:367$3283 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:368$3284 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:369$3285 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:37$2953 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:370$3286 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:371$3287 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:372$3288 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:373$3289 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:374$3290 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:375$3291 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:376$3292 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:377$3293 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:378$3294 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:379$3295 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:38$2954 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:380$3296 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:381$3297 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:382$3298 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:383$3299 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:384$3300 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:385$3301 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:386$3302 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:387$3303 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:388$3304 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:389$3305 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:39$2955 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:390$3306 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:391$3307 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:392$3308 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:393$3309 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:394$3310 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:395$3311 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:396$3312 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:397$3313 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:398$3314 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:399$3315 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:40$2956 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:400$3316 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:401$3317 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:402$3318 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:403$3319 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:404$3320 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:405$3321 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:406$3322 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:407$3323 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:408$3324 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:409$3325 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:41$2957 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:410$3326 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:411$3327 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:412$3328 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:413$3329 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:414$3330 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:415$3331 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:416$3332 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:417$3333 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:418$3334 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:419$3335 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:42$2958 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:420$3336 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:421$3337 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:422$3338 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:423$3339 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:424$3340 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:425$3341 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:426$3342 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:427$3343 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:428$3344 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:429$3345 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:43$2959 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:430$3346 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:431$3347 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:432$3348 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:433$3349 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:434$3350 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:435$3351 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:436$3352 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:437$3353 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:438$3354 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:439$3355 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:44$2960 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:440$3356 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:441$3357 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:442$3358 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:443$3359 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:444$3360 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:445$3361 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:446$3362 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:447$3363 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:448$3364 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:449$3365 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:45$2961 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:450$3366 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:451$3367 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:452$3368 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:453$3369 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:454$3370 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:455$3371 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:456$3372 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:457$3373 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:458$3374 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:459$3375 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:46$2962 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:460$3376 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:461$3377 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:462$3378 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:463$3379 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:464$3380 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:465$3381 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:466$3382 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:467$3383 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:468$3384 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:469$3385 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:47$2963 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:470$3386 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:471$3387 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:472$3388 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:473$3389 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:474$3390 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:475$3391 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:476$3392 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:477$3393 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:478$3394 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:479$3395 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:48$2964 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:480$3396 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:481$3397 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:482$3398 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:483$3399 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:484$3400 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:485$3401 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:486$3402 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:487$3403 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:488$3404 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:489$3405 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:49$2965 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:490$3406 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:491$3407 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:492$3408 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:493$3409 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:494$3410 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:495$3411 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:496$3412 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:497$3413 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:498$3414 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:499$3415 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:50$2966 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:500$3416 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:501$3417 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:502$3418 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:503$3419 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:504$3420 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:505$3421 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:506$3422 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:507$3423 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:508$3424 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:509$3425 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:51$2967 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:510$3426 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:511$3427 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:512$3428 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:513$3429 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:514$3430 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:515$3431 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:516$3432 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:517$3433 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:518$3434 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:519$3435 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:52$2968 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:520$3436 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:521$3437 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:522$3438 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:523$3439 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:524$3440 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:525$3441 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:526$3442 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:527$3443 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:53$2969 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:54$2970 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:55$2971 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:56$2972 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:57$2973 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:58$2974 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:59$2975 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:60$2976 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:61$2977 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:62$2978 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:63$2979 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:64$2980 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:65$2981 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:66$2982 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:67$2983 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:68$2984 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:69$2985 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:70$2986 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:71$2987 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:72$2988 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:73$2989 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:74$2990 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:75$2991 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:76$2992 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:77$2993 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:78$2994 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:79$2995 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:80$2996 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:81$2997 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:82$2998 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:83$2999 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:84$3000 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:85$3001 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:86$3002 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:87$3003 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:88$3004 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:89$3005 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:90$3006 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:91$3007 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:92$3008 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:93$3009 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:94$3010 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:95$3011 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:96$3012 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:97$3013 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:98$3014 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:99$3015 (gba_bw_intro_b2ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:100$5067 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:101$5068 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:102$5069 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:103$5070 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:104$5071 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:105$5072 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:106$5073 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:107$5074 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:108$5075 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:109$5076 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:110$5077 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:111$5078 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:112$5079 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:113$5080 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:114$5081 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:115$5082 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:116$5083 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:117$5084 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:118$5085 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:119$5086 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:120$5087 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:121$5088 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:122$5089 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:123$5090 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:124$5091 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:125$5092 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:126$5093 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:127$5094 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:128$5095 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:129$5096 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:130$5097 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:131$5098 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:132$5099 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:133$5100 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:134$5101 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:135$5102 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:136$5103 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:137$5104 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:138$5105 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:139$5106 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:140$5107 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:141$5108 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:142$5109 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:143$5110 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:144$5111 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:145$5112 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:146$5113 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:147$5114 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:148$5115 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:149$5116 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:150$5117 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:151$5118 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:152$5119 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:153$5120 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:154$5121 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:155$5122 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:156$5123 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:157$5124 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:158$5125 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:159$5126 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:16$4983 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:160$5127 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:161$5128 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:162$5129 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:163$5130 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:164$5131 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:165$5132 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:166$5133 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:167$5134 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:168$5135 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:169$5136 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:17$4984 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:170$5137 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:171$5138 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:172$5139 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:173$5140 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:174$5141 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:175$5142 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:176$5143 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:177$5144 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:178$5145 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:179$5146 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:18$4985 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:180$5147 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:181$5148 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:182$5149 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:183$5150 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:184$5151 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:185$5152 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:186$5153 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:187$5154 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:188$5155 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:189$5156 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:19$4986 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:190$5157 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:191$5158 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:192$5159 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:193$5160 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:194$5161 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:195$5162 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:196$5163 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:197$5164 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:198$5165 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:199$5166 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:20$4987 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:200$5167 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:201$5168 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:202$5169 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:203$5170 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:204$5171 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:205$5172 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:206$5173 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:207$5174 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:208$5175 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:209$5176 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:21$4988 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:210$5177 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:211$5178 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:212$5179 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:213$5180 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:214$5181 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:215$5182 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:216$5183 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:217$5184 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:218$5185 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:219$5186 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:22$4989 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:220$5187 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:221$5188 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:222$5189 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:223$5190 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:224$5191 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:225$5192 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:226$5193 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:227$5194 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:228$5195 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:229$5196 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:23$4990 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:230$5197 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:231$5198 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:232$5199 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:233$5200 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:234$5201 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:235$5202 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:236$5203 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:237$5204 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:238$5205 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:239$5206 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:24$4991 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:240$5207 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:241$5208 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:242$5209 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:243$5210 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:244$5211 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:245$5212 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:246$5213 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:247$5214 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:248$5215 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:249$5216 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:25$4992 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:250$5217 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:251$5218 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:252$5219 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:253$5220 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:254$5221 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:255$5222 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:256$5223 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:257$5224 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:258$5225 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:259$5226 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:26$4993 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:260$5227 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:261$5228 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:262$5229 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:263$5230 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:264$5231 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:265$5232 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:266$5233 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:267$5234 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:268$5235 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:269$5236 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:27$4994 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:270$5237 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:271$5238 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:272$5239 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:273$5240 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:274$5241 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:275$5242 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:276$5243 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:277$5244 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:278$5245 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:279$5246 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:28$4995 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:280$5247 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:281$5248 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:282$5249 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:283$5250 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:284$5251 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:285$5252 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:286$5253 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:287$5254 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:288$5255 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:289$5256 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:29$4996 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:290$5257 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:291$5258 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:292$5259 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:293$5260 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:294$5261 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:295$5262 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:296$5263 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:297$5264 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:298$5265 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:299$5266 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:30$4997 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:300$5267 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:301$5268 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:302$5269 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:303$5270 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:304$5271 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:305$5272 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:306$5273 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:307$5274 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:308$5275 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:309$5276 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:31$4998 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:310$5277 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:311$5278 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:312$5279 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:313$5280 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:314$5281 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:315$5282 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:316$5283 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:317$5284 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:318$5285 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:319$5286 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:32$4999 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:320$5287 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:321$5288 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:322$5289 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:323$5290 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:324$5291 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:325$5292 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:326$5293 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:327$5294 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:328$5295 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:329$5296 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:33$5000 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:330$5297 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:331$5298 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:332$5299 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:333$5300 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:334$5301 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:335$5302 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:336$5303 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:337$5304 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:338$5305 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:339$5306 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:34$5001 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:340$5307 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:341$5308 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:342$5309 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:343$5310 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:344$5311 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:345$5312 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:346$5313 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:347$5314 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:348$5315 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:349$5316 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:35$5002 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:350$5317 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:351$5318 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:352$5319 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:353$5320 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:354$5321 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:355$5322 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:356$5323 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:357$5324 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:358$5325 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:359$5326 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:36$5003 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:360$5327 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:361$5328 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:362$5329 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:363$5330 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:364$5331 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:365$5332 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:366$5333 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:367$5334 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:368$5335 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:369$5336 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:37$5004 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:370$5337 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:371$5338 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:372$5339 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:373$5340 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:374$5341 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:375$5342 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:376$5343 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:377$5344 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:378$5345 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:379$5346 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:38$5005 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:380$5347 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:381$5348 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:382$5349 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:383$5350 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:384$5351 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:385$5352 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:386$5353 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:387$5354 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:388$5355 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:389$5356 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:39$5006 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:390$5357 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:391$5358 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:392$5359 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:393$5360 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:394$5361 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:395$5362 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:396$5363 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:397$5364 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:398$5365 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:399$5366 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:40$5007 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:400$5367 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:401$5368 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:402$5369 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:403$5370 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:404$5371 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:405$5372 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:406$5373 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:407$5374 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:408$5375 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:409$5376 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:41$5008 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:410$5377 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:411$5378 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:412$5379 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:413$5380 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:414$5381 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:415$5382 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:416$5383 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:417$5384 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:418$5385 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:419$5386 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:42$5009 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:420$5387 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:421$5388 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:422$5389 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:423$5390 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:424$5391 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:425$5392 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:426$5393 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:427$5394 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:428$5395 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:429$5396 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:43$5010 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:430$5397 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:431$5398 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:432$5399 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:433$5400 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:434$5401 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:435$5402 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:436$5403 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:437$5404 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:438$5405 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:439$5406 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:44$5011 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:440$5407 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:441$5408 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:442$5409 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:443$5410 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:444$5411 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:445$5412 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:446$5413 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:447$5414 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:448$5415 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:449$5416 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:45$5012 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:450$5417 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:451$5418 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:452$5419 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:453$5420 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:454$5421 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:455$5422 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:456$5423 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:457$5424 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:458$5425 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:459$5426 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:46$5013 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:460$5427 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:461$5428 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:462$5429 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:463$5430 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:464$5431 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:465$5432 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:466$5433 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:467$5434 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:468$5435 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:469$5436 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:47$5014 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:470$5437 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:471$5438 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:472$5439 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:473$5440 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:474$5441 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:475$5442 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:476$5443 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:477$5444 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:478$5445 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:479$5446 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:48$5015 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:480$5447 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:481$5448 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:482$5449 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:483$5450 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:484$5451 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:485$5452 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:486$5453 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:487$5454 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:488$5455 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:489$5456 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:49$5016 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:490$5457 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:491$5458 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:492$5459 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:493$5460 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:494$5461 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:495$5462 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:496$5463 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:497$5464 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:498$5465 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:499$5466 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:50$5017 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:500$5467 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:501$5468 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:502$5469 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:503$5470 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:504$5471 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:505$5472 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:506$5473 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:507$5474 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:508$5475 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:509$5476 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:51$5018 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:510$5477 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:511$5478 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:512$5479 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:513$5480 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:514$5481 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:515$5482 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:516$5483 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:517$5484 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:518$5485 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:519$5486 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:52$5019 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:520$5487 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:521$5488 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:522$5489 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:523$5490 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:524$5491 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:525$5492 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:526$5493 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:527$5494 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:53$5020 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:54$5021 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:55$5022 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:56$5023 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:57$5024 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:58$5025 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:59$5026 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:60$5027 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:61$5028 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:62$5029 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:63$5030 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:64$5031 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:65$5032 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:66$5033 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:67$5034 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:68$5035 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:69$5036 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:70$5037 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:71$5038 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:72$5039 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:73$5040 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:74$5041 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:75$5042 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:76$5043 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:77$5044 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:78$5045 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:79$5046 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:80$5047 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:81$5048 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:82$5049 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:83$5050 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:84$5051 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:85$5052 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:86$5053 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:87$5054 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:88$5055 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:89$5056 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:90$5057 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:91$5058 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:92$5059 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:93$5060 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:94$5061 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:95$5062 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:96$5063 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:97$5064 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:98$5065 (gba_bw_intro_b3ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:99$5066 (gba_bw_intro_b3ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:16$6586 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:17$6587 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:18$6588 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:19$6589 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:20$6590 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:21$6591 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:22$6592 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:23$6593 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:24$6594 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:25$6595 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:26$6596 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:27$6597 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:28$6598 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:29$6599 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:30$6600 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:31$6601 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:32$6602 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:33$6603 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:34$6604 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:35$6605 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:36$6606 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:37$6607 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:38$6608 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:39$6609 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:40$6610 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:41$6611 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:42$6612 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:43$6613 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:44$6614 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:45$6615 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:46$6616 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:47$6617 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:48$6618 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:49$6619 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:50$6620 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:51$6621 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:52$6622 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:53$6623 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:54$6624 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:55$6625 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:56$6626 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:57$6627 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:58$6628 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:59$6629 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:60$6630 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:61$6631 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:62$6632 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:63$6633 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:64$6634 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:65$6635 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:66$6636 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:67$6637 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:68$6638 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:69$6639 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:70$6640 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:71$6641 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:72$6642 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:73$6643 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:74$6644 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:75$6645 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:76$6646 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:77$6647 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:78$6648 (gba_bw_intro_b4ram_inst.memory).
Removed top 26 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:79$6649 (gba_bw_intro_b4ram_inst.memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:15$162 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:16$163 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:17$164 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:18$165 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:19$166 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:20$167 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:21$168 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:22$169 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:23$170 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:24$171 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:25$172 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:26$173 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:27$174 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:28$175 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:29$176 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:30$177 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:31$178 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:32$179 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:33$180 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:34$181 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:35$182 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:36$183 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:37$184 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:38$185 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:39$186 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:40$187 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:41$188 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:42$189 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:43$190 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:44$191 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:45$192 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:46$193 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:47$194 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:48$195 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:49$196 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:50$197 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:51$198 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:52$199 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:53$200 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:54$201 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:55$202 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:56$203 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:57$204 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:58$205 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:59$206 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:60$207 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:61$208 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:62$209 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:63$210 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:64$211 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:65$212 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:66$213 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:67$214 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:68$215 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:69$216 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:70$217 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:71$218 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:72$219 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:73$220 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:74$221 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:75$222 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:76$223 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:77$224 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:78$225 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:79$226 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:80$227 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:81$228 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:82$229 (param_bram_inst.param_memory).
Removed top 1 bits (of 16) from port B of cell demo.$le$demo.v:363$6784 ($le).
Removed top 1 bits (of 16) from port B of cell demo.$le$demo.v:340$6782 ($le).
Removed top 15 bits (of 16) from port B of cell demo.$add$demo.v:342$6783 ($add).
Removed top 4 bits (of 5) from port B of cell demo.$add$demo.v:397$6787 ($add).
Removed top 2 bits (of 8) from port B of cell demo.$eq$demo.v:458$6789 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$sub$demo.v:475$6794 ($sub).
Removed top 2 bits (of 3) from port B of cell demo.$sub$demo.v:494$6798 ($sub).
Removed top 3 bits (of 8) from port B of cell demo.$eq$demo.v:572$6803 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$ne$demo.v:681$6815 ($ne).
Removed top 6 bits (of 7) from port B of cell demo.$add$demo.v:716$6835 ($add).
Removed top 13 bits (of 14) from port B of cell demo.$sub$demo.v:718$6836 ($sub).
Removed top 8 bits (of 9) from port B of cell demo.$add$demo.v:777$6853 ($add).
Removed top 8 bits (of 9) from port B of cell demo.$add$demo.v:788$6856 ($add).
Removed top 8 bits (of 9) from port B of cell demo.$add$demo.v:799$6859 ($add).
Removed top 5 bits (of 6) from port B of cell demo.$add$demo.v:810$6862 ($add).
Removed top 2 bits (of 3) from port B of cell demo.$sub$demo.v:817$6863 ($sub).
Removed top 1 bits (of 16) from port B of cell demo.$lt$demo.v:830$6864 ($lt).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$6887_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$6892_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$6891_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$6893_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$6894_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$6911_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$7126_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$7143_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$procmux$7510_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$7545_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$7620_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$procmux$7657_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$7639_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$procmux$7656_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$7663_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell demo.$procmux$7679 ($mux).
Removed top 2 bits (of 6) from mux cell demo.$procmux$7682 ($mux).
Removed top 3 bits (of 6) from mux cell demo.$procmux$7700 ($mux).
Removed top 3 bits (of 6) from mux cell demo.$procmux$7702 ($mux).
Removed top 5 bits (of 6) from mux cell demo.$procmux$7706 ($mux).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$7708_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell demo.$procmux$7710 ($mux).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$7712_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell demo.$procmux$7714 ($mux).
Removed top 4 bits (of 6) from mux cell demo.$procmux$7718 ($mux).
Removed top 2 bits (of 6) from mux cell demo.$procmux$7721 ($mux).
Removed top 4 bits (of 6) from mux cell demo.$procmux$7725 ($mux).
Removed top 2 bits (of 6) from mux cell demo.$procmux$7728 ($mux).
Removed top 5 bits (of 6) from mux cell demo.$procmux$7735 ($mux).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$7739_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$7740_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell demo.$procmux$7758 ($mux).
Removed top 4 bits (of 6) from wire demo.$procmux$7679_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$7682_Y.
Removed top 3 bits (of 6) from wire demo.$procmux$7700_Y.
Removed top 3 bits (of 6) from wire demo.$procmux$7702_Y.
Removed top 5 bits (of 6) from wire demo.$procmux$7706_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$7710_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$7714_Y.
Removed top 4 bits (of 6) from wire demo.$procmux$7718_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$7721_Y.
Removed top 4 bits (of 6) from wire demo.$procmux$7725_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$7728_Y.
Removed top 5 bits (of 6) from wire demo.$procmux$7735_Y.
Removed top 5 bits (of 6) from wire demo.$procmux$7758_Y.

2.12. Executing PEEPOPT pass (run peephole optimizers).

2.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

2.14. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module demo that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\param_bram_inst.$memrd$\param_memory$param_bram.v:92$161 ($memrd):
    Found 1 activation_patterns using ctrl signal \pb_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\gba_bw_intro_b4ram_inst.$memrd$\memory$gba_bw_intro_b4ram.v:89$6585 ($memrd):
    Found 1 activation_patterns using ctrl signal \b4_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\gba_bw_intro_b3ram_inst.$memrd$\memory$gba_bw_intro_b3ram.v:537$4982 ($memrd):
    Found 1 activation_patterns using ctrl signal \b3_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\gba_bw_intro_b2ram_inst.$memrd$\memory$gba_bw_intro_b2ram.v:537$2931 ($memrd):
    Found 1 activation_patterns using ctrl signal \b2_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\gba_bw_intro_b1ram_inst.$memrd$\memory$gba_bw_intro_b1ram.v:537$880 ($memrd):
    Found 1 activation_patterns using ctrl signal \b1_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\cmd_bram_inst.$memrd$\cmd_memory$cmd_bram.v:51$24 ($memrd):
    Found 1 activation_patterns using ctrl signal \cb_rd_en.
    No candidates found.

2.15. Executing TECHMAP pass (map to technology primitives).

2.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.15.2. Continuing TECHMAP pass.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~700 debug messages>

2.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $add$demo.v:342$6783 ($add).
  creating $macc model for $add$demo.v:397$6787 ($add).
  creating $macc model for $add$demo.v:716$6835 ($add).
  creating $macc model for $add$demo.v:777$6853 ($add).
  creating $macc model for $add$demo.v:788$6856 ($add).
  creating $macc model for $add$demo.v:799$6859 ($add).
  creating $macc model for $add$demo.v:810$6862 ($add).
  creating $macc model for $sub$demo.v:475$6794 ($sub).
  creating $macc model for $sub$demo.v:494$6798 ($sub).
  creating $macc model for $sub$demo.v:718$6836 ($sub).
  creating $macc model for $sub$demo.v:817$6863 ($sub).
  creating $alu model for $macc $sub$demo.v:817$6863.
  creating $alu model for $macc $sub$demo.v:718$6836.
  creating $alu model for $macc $sub$demo.v:494$6798.
  creating $alu model for $macc $sub$demo.v:475$6794.
  creating $alu model for $macc $add$demo.v:810$6862.
  creating $alu model for $macc $add$demo.v:799$6859.
  creating $alu model for $macc $add$demo.v:788$6856.
  creating $alu model for $macc $add$demo.v:777$6853.
  creating $alu model for $macc $add$demo.v:716$6835.
  creating $alu model for $macc $add$demo.v:397$6787.
  creating $alu model for $macc $add$demo.v:342$6783.
  creating $alu model for $le$demo.v:340$6782 ($le): new $alu
  creating $alu model for $le$demo.v:363$6784 ($le): new $alu
  creating $alu model for $lt$demo.v:714$6834 ($lt): new $alu
  creating $alu model for $lt$demo.v:830$6864 ($lt): new $alu
  creating $alu cell for $lt$demo.v:830$6864: $auto$alumacc.cc:474:replace_alu$7873
  creating $alu cell for $lt$demo.v:714$6834: $auto$alumacc.cc:474:replace_alu$7884
  creating $alu cell for $le$demo.v:363$6784: $auto$alumacc.cc:474:replace_alu$7889
  creating $alu cell for $le$demo.v:340$6782: $auto$alumacc.cc:474:replace_alu$7902
  creating $alu cell for $add$demo.v:342$6783: $auto$alumacc.cc:474:replace_alu$7915
  creating $alu cell for $add$demo.v:397$6787: $auto$alumacc.cc:474:replace_alu$7918
  creating $alu cell for $add$demo.v:716$6835: $auto$alumacc.cc:474:replace_alu$7921
  creating $alu cell for $add$demo.v:777$6853: $auto$alumacc.cc:474:replace_alu$7924
  creating $alu cell for $add$demo.v:788$6856: $auto$alumacc.cc:474:replace_alu$7927
  creating $alu cell for $add$demo.v:799$6859: $auto$alumacc.cc:474:replace_alu$7930
  creating $alu cell for $add$demo.v:810$6862: $auto$alumacc.cc:474:replace_alu$7933
  creating $alu cell for $sub$demo.v:475$6794: $auto$alumacc.cc:474:replace_alu$7936
  creating $alu cell for $sub$demo.v:494$6798: $auto$alumacc.cc:474:replace_alu$7939
  creating $alu cell for $sub$demo.v:718$6836: $auto$alumacc.cc:474:replace_alu$7942
  creating $alu cell for $sub$demo.v:817$6863: $auto$alumacc.cc:474:replace_alu$7945
  created 15 $alu and 0 $macc cells.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~3 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$7900: { $auto$rtlil.cc:1832:Not$7899 $auto$rtlil.cc:1835:ReduceAnd$7893 }
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$7913: { $auto$rtlil.cc:1832:Not$7912 $auto$rtlil.cc:1835:ReduceAnd$7906 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7876: { $auto$alumacc.cc:490:replace_alu$7874 [0] $auto$alumacc.cc:490:replace_alu$7874 [1] $auto$alumacc.cc:490:replace_alu$7874 [2] $auto$alumacc.cc:490:replace_alu$7874 [3] $auto$alumacc.cc:490:replace_alu$7874 [4] $auto$alumacc.cc:490:replace_alu$7874 [5] $auto$alumacc.cc:490:replace_alu$7874 [6] $auto$alumacc.cc:490:replace_alu$7874 [7] $auto$alumacc.cc:490:replace_alu$7874 [8] $auto$alumacc.cc:490:replace_alu$7874 [9] $auto$alumacc.cc:490:replace_alu$7874 [10] $auto$alumacc.cc:490:replace_alu$7874 [11] $auto$alumacc.cc:490:replace_alu$7874 [12] $auto$alumacc.cc:490:replace_alu$7874 [13] $auto$alumacc.cc:490:replace_alu$7874 [14] $auto$alumacc.cc:490:replace_alu$7874 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7892: { $auto$alumacc.cc:490:replace_alu$7890 [0] $auto$alumacc.cc:490:replace_alu$7890 [1] $auto$alumacc.cc:490:replace_alu$7890 [2] $auto$alumacc.cc:490:replace_alu$7890 [3] $auto$alumacc.cc:490:replace_alu$7890 [4] $auto$alumacc.cc:490:replace_alu$7890 [5] $auto$alumacc.cc:490:replace_alu$7890 [6] $auto$alumacc.cc:490:replace_alu$7890 [7] $auto$alumacc.cc:490:replace_alu$7890 [8] $auto$alumacc.cc:490:replace_alu$7890 [9] $auto$alumacc.cc:490:replace_alu$7890 [10] $auto$alumacc.cc:490:replace_alu$7890 [11] $auto$alumacc.cc:490:replace_alu$7890 [12] $auto$alumacc.cc:490:replace_alu$7890 [13] $auto$alumacc.cc:490:replace_alu$7890 [14] $auto$alumacc.cc:490:replace_alu$7890 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7905: { $auto$alumacc.cc:490:replace_alu$7903 [0] $auto$alumacc.cc:490:replace_alu$7903 [1] $auto$alumacc.cc:490:replace_alu$7903 [2] $auto$alumacc.cc:490:replace_alu$7903 [3] $auto$alumacc.cc:490:replace_alu$7903 [4] $auto$alumacc.cc:490:replace_alu$7903 [5] $auto$alumacc.cc:490:replace_alu$7903 [6] $auto$alumacc.cc:490:replace_alu$7903 [7] $auto$alumacc.cc:490:replace_alu$7903 [8] $auto$alumacc.cc:490:replace_alu$7903 [9] $auto$alumacc.cc:490:replace_alu$7903 [10] $auto$alumacc.cc:490:replace_alu$7903 [11] $auto$alumacc.cc:490:replace_alu$7903 [12] $auto$alumacc.cc:490:replace_alu$7903 [13] $auto$alumacc.cc:490:replace_alu$7903 [14] $auto$alumacc.cc:490:replace_alu$7903 [15] }
  Optimizing cells in module \demo.
Performed a total of 5 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

2.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.19.9. Rerunning OPT passes. (Maybe there is more to do..)

2.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

2.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.19.16. Finished OPT passes. (There is nothing left to do.)

2.20. Executing FSM pass (extract and optimize FSM).

2.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.state as FSM state register:
    Register has an initialization value.

2.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.21.5. Finished fast OPT passes.

2.22. Executing MEMORY pass.

2.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\cmd_bram_inst.$memrd$\cmd_memory$cmd_bram.v:51$24' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\gba_bw_intro_b1ram_inst.$memrd$\memory$gba_bw_intro_b1ram.v:537$880' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\gba_bw_intro_b2ram_inst.$memrd$\memory$gba_bw_intro_b2ram.v:537$2931' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\gba_bw_intro_b3ram_inst.$memrd$\memory$gba_bw_intro_b3ram.v:537$4982' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\gba_bw_intro_b4ram_inst.$memrd$\memory$gba_bw_intro_b4ram.v:89$6585' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\param_bram_inst.$memrd$\param_memory$param_bram.v:92$161' in module `\demo': merged data $dff with rd enable to cell.

2.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 12 unused cells and 18 unused wires.
<suppressed ~13 debug messages>

2.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cmd_bram_inst.cmd_memory' in module `\demo':
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:19$25 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:20$26 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:21$27 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:22$28 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:23$29 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:24$30 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:25$31 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:26$32 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:27$33 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:28$34 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:29$35 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:30$36 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:31$37 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:32$38 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:33$39 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:34$40 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:35$41 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:36$42 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:37$43 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:38$44 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:39$45 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:40$46 ($meminit)
  $techmap\cmd_bram_inst.$memrd$\cmd_memory$cmd_bram.v:51$24 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\gba_bw_intro_b1ram_inst.memory' in module `\demo':
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:16$881 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:17$882 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:18$883 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:19$884 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:20$885 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:21$886 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:22$887 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:23$888 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:24$889 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:25$890 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:26$891 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:27$892 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:28$893 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:29$894 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:30$895 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:31$896 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:32$897 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:33$898 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:34$899 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:35$900 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:36$901 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:37$902 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:38$903 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:39$904 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:40$905 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:41$906 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:42$907 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:43$908 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:44$909 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:45$910 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:46$911 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:47$912 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:48$913 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:49$914 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:50$915 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:51$916 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:52$917 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:53$918 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:54$919 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:55$920 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:56$921 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:57$922 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:58$923 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:59$924 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:60$925 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:61$926 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:62$927 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:63$928 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:64$929 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:65$930 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:66$931 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:67$932 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:68$933 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:69$934 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:70$935 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:71$936 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:72$937 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:73$938 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:74$939 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:75$940 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:76$941 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:77$942 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:78$943 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:79$944 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:80$945 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:81$946 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:82$947 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:83$948 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:84$949 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:85$950 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:86$951 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:87$952 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:88$953 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:89$954 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:90$955 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:91$956 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:92$957 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:93$958 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:94$959 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:95$960 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:96$961 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:97$962 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:98$963 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:99$964 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:100$965 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:101$966 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:102$967 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:103$968 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:104$969 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:105$970 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:106$971 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:107$972 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:108$973 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:109$974 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:110$975 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:111$976 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:112$977 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:113$978 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:114$979 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:115$980 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:116$981 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:117$982 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:118$983 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:119$984 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:120$985 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:121$986 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:122$987 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:123$988 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:124$989 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:125$990 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:126$991 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:127$992 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:128$993 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:129$994 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:130$995 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:131$996 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:132$997 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:133$998 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:134$999 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:135$1000 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:136$1001 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:137$1002 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:138$1003 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:139$1004 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:140$1005 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:141$1006 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:142$1007 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:143$1008 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:144$1009 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:145$1010 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:146$1011 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:147$1012 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:148$1013 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:149$1014 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:150$1015 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:151$1016 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:152$1017 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:153$1018 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:154$1019 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:155$1020 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:156$1021 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:157$1022 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:158$1023 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:159$1024 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:160$1025 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:161$1026 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:162$1027 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:163$1028 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:164$1029 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:165$1030 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:166$1031 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:167$1032 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:168$1033 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:169$1034 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:170$1035 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:171$1036 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:172$1037 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:173$1038 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:174$1039 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:175$1040 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:176$1041 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:177$1042 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:178$1043 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:179$1044 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:180$1045 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:181$1046 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:182$1047 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:183$1048 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:184$1049 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:185$1050 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:186$1051 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:187$1052 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:188$1053 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:189$1054 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:190$1055 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:191$1056 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:192$1057 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:193$1058 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:194$1059 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:195$1060 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:196$1061 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:197$1062 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:198$1063 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:199$1064 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:200$1065 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:201$1066 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:202$1067 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:203$1068 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:204$1069 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:205$1070 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:206$1071 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:207$1072 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:208$1073 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:209$1074 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:210$1075 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:211$1076 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:212$1077 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:213$1078 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:214$1079 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:215$1080 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:216$1081 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:217$1082 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:218$1083 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:219$1084 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:220$1085 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:221$1086 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:222$1087 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:223$1088 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:224$1089 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:225$1090 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:226$1091 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:227$1092 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:228$1093 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:229$1094 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:230$1095 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:231$1096 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:232$1097 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:233$1098 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:234$1099 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:235$1100 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:236$1101 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:237$1102 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:238$1103 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:239$1104 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:240$1105 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:241$1106 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:242$1107 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:243$1108 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:244$1109 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:245$1110 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:246$1111 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:247$1112 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:248$1113 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:249$1114 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:250$1115 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:251$1116 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:252$1117 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:253$1118 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:254$1119 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:255$1120 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:256$1121 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:257$1122 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:258$1123 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:259$1124 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:260$1125 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:261$1126 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:262$1127 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:263$1128 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:264$1129 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:265$1130 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:266$1131 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:267$1132 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:268$1133 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:269$1134 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:270$1135 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:271$1136 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:272$1137 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:273$1138 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:274$1139 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:275$1140 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:276$1141 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:277$1142 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:278$1143 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:279$1144 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:280$1145 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:281$1146 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:282$1147 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:283$1148 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:284$1149 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:285$1150 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:286$1151 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:287$1152 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:288$1153 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:289$1154 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:290$1155 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:291$1156 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:292$1157 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:293$1158 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:294$1159 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:295$1160 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:296$1161 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:297$1162 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:298$1163 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:299$1164 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:300$1165 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:301$1166 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:302$1167 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:303$1168 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:304$1169 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:305$1170 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:306$1171 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:307$1172 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:308$1173 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:309$1174 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:310$1175 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:311$1176 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:312$1177 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:313$1178 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:314$1179 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:315$1180 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:316$1181 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:317$1182 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:318$1183 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:319$1184 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:320$1185 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:321$1186 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:322$1187 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:323$1188 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:324$1189 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:325$1190 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:326$1191 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:327$1192 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:328$1193 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:329$1194 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:330$1195 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:331$1196 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:332$1197 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:333$1198 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:334$1199 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:335$1200 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:336$1201 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:337$1202 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:338$1203 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:339$1204 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:340$1205 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:341$1206 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:342$1207 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:343$1208 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:344$1209 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:345$1210 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:346$1211 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:347$1212 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:348$1213 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:349$1214 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:350$1215 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:351$1216 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:352$1217 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:353$1218 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:354$1219 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:355$1220 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:356$1221 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:357$1222 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:358$1223 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:359$1224 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:360$1225 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:361$1226 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:362$1227 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:363$1228 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:364$1229 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:365$1230 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:366$1231 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:367$1232 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:368$1233 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:369$1234 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:370$1235 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:371$1236 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:372$1237 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:373$1238 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:374$1239 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:375$1240 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:376$1241 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:377$1242 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:378$1243 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:379$1244 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:380$1245 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:381$1246 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:382$1247 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:383$1248 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:384$1249 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:385$1250 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:386$1251 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:387$1252 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:388$1253 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:389$1254 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:390$1255 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:391$1256 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:392$1257 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:393$1258 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:394$1259 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:395$1260 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:396$1261 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:397$1262 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:398$1263 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:399$1264 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:400$1265 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:401$1266 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:402$1267 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:403$1268 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:404$1269 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:405$1270 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:406$1271 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:407$1272 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:408$1273 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:409$1274 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:410$1275 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:411$1276 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:412$1277 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:413$1278 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:414$1279 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:415$1280 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:416$1281 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:417$1282 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:418$1283 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:419$1284 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:420$1285 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:421$1286 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:422$1287 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:423$1288 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:424$1289 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:425$1290 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:426$1291 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:427$1292 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:428$1293 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:429$1294 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:430$1295 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:431$1296 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:432$1297 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:433$1298 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:434$1299 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:435$1300 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:436$1301 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:437$1302 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:438$1303 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:439$1304 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:440$1305 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:441$1306 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:442$1307 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:443$1308 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:444$1309 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:445$1310 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:446$1311 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:447$1312 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:448$1313 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:449$1314 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:450$1315 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:451$1316 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:452$1317 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:453$1318 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:454$1319 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:455$1320 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:456$1321 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:457$1322 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:458$1323 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:459$1324 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:460$1325 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:461$1326 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:462$1327 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:463$1328 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:464$1329 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:465$1330 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:466$1331 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:467$1332 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:468$1333 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:469$1334 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:470$1335 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:471$1336 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:472$1337 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:473$1338 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:474$1339 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:475$1340 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:476$1341 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:477$1342 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:478$1343 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:479$1344 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:480$1345 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:481$1346 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:482$1347 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:483$1348 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:484$1349 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:485$1350 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:486$1351 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:487$1352 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:488$1353 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:489$1354 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:490$1355 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:491$1356 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:492$1357 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:493$1358 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:494$1359 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:495$1360 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:496$1361 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:497$1362 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:498$1363 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:499$1364 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:500$1365 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:501$1366 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:502$1367 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:503$1368 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:504$1369 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:505$1370 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:506$1371 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:507$1372 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:508$1373 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:509$1374 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:510$1375 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:511$1376 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:512$1377 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:513$1378 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:514$1379 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:515$1380 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:516$1381 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:517$1382 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:518$1383 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:519$1384 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:520$1385 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:521$1386 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:522$1387 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:523$1388 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:524$1389 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:525$1390 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:526$1391 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:527$1392 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$memrd$\memory$gba_bw_intro_b1ram.v:537$880 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\gba_bw_intro_b2ram_inst.memory' in module `\demo':
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:16$2932 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:17$2933 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:18$2934 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:19$2935 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:20$2936 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:21$2937 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:22$2938 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:23$2939 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:24$2940 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:25$2941 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:26$2942 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:27$2943 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:28$2944 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:29$2945 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:30$2946 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:31$2947 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:32$2948 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:33$2949 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:34$2950 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:35$2951 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:36$2952 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:37$2953 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:38$2954 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:39$2955 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:40$2956 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:41$2957 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:42$2958 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:43$2959 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:44$2960 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:45$2961 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:46$2962 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:47$2963 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:48$2964 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:49$2965 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:50$2966 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:51$2967 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:52$2968 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:53$2969 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:54$2970 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:55$2971 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:56$2972 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:57$2973 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:58$2974 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:59$2975 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:60$2976 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:61$2977 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:62$2978 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:63$2979 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:64$2980 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:65$2981 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:66$2982 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:67$2983 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:68$2984 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:69$2985 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:70$2986 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:71$2987 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:72$2988 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:73$2989 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:74$2990 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:75$2991 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:76$2992 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:77$2993 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:78$2994 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:79$2995 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:80$2996 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:81$2997 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:82$2998 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:83$2999 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:84$3000 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:85$3001 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:86$3002 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:87$3003 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:88$3004 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:89$3005 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:90$3006 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:91$3007 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:92$3008 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:93$3009 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:94$3010 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:95$3011 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:96$3012 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:97$3013 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:98$3014 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:99$3015 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:100$3016 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:101$3017 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:102$3018 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:103$3019 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:104$3020 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:105$3021 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:106$3022 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:107$3023 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:108$3024 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:109$3025 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:110$3026 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:111$3027 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:112$3028 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:113$3029 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:114$3030 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:115$3031 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:116$3032 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:117$3033 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:118$3034 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:119$3035 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:120$3036 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:121$3037 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:122$3038 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:123$3039 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:124$3040 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:125$3041 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:126$3042 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:127$3043 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:128$3044 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:129$3045 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:130$3046 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:131$3047 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:132$3048 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:133$3049 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:134$3050 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:135$3051 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:136$3052 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:137$3053 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:138$3054 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:139$3055 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:140$3056 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:141$3057 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:142$3058 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:143$3059 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:144$3060 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:145$3061 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:146$3062 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:147$3063 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:148$3064 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:149$3065 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:150$3066 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:151$3067 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:152$3068 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:153$3069 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:154$3070 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:155$3071 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:156$3072 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:157$3073 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:158$3074 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:159$3075 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:160$3076 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:161$3077 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:162$3078 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:163$3079 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:164$3080 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:165$3081 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:166$3082 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:167$3083 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:168$3084 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:169$3085 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:170$3086 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:171$3087 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:172$3088 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:173$3089 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:174$3090 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:175$3091 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:176$3092 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:177$3093 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:178$3094 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:179$3095 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:180$3096 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:181$3097 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:182$3098 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:183$3099 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:184$3100 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:185$3101 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:186$3102 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:187$3103 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:188$3104 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:189$3105 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:190$3106 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:191$3107 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:192$3108 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:193$3109 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:194$3110 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:195$3111 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:196$3112 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:197$3113 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:198$3114 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:199$3115 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:200$3116 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:201$3117 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:202$3118 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:203$3119 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:204$3120 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:205$3121 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:206$3122 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:207$3123 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:208$3124 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:209$3125 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:210$3126 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:211$3127 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:212$3128 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:213$3129 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:214$3130 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:215$3131 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:216$3132 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:217$3133 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:218$3134 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:219$3135 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:220$3136 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:221$3137 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:222$3138 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:223$3139 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:224$3140 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:225$3141 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:226$3142 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:227$3143 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:228$3144 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:229$3145 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:230$3146 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:231$3147 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:232$3148 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:233$3149 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:234$3150 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:235$3151 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:236$3152 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:237$3153 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:238$3154 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:239$3155 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:240$3156 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:241$3157 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:242$3158 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:243$3159 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:244$3160 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:245$3161 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:246$3162 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:247$3163 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:248$3164 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:249$3165 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:250$3166 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:251$3167 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:252$3168 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:253$3169 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:254$3170 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:255$3171 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:256$3172 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:257$3173 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:258$3174 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:259$3175 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:260$3176 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:261$3177 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:262$3178 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:263$3179 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:264$3180 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:265$3181 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:266$3182 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:267$3183 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:268$3184 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:269$3185 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:270$3186 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:271$3187 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:272$3188 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:273$3189 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:274$3190 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:275$3191 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:276$3192 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:277$3193 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:278$3194 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:279$3195 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:280$3196 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:281$3197 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:282$3198 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:283$3199 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:284$3200 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:285$3201 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:286$3202 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:287$3203 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:288$3204 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:289$3205 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:290$3206 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:291$3207 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:292$3208 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:293$3209 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:294$3210 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:295$3211 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:296$3212 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:297$3213 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:298$3214 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:299$3215 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:300$3216 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:301$3217 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:302$3218 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:303$3219 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:304$3220 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:305$3221 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:306$3222 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:307$3223 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:308$3224 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:309$3225 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:310$3226 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:311$3227 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:312$3228 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:313$3229 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:314$3230 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:315$3231 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:316$3232 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:317$3233 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:318$3234 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:319$3235 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:320$3236 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:321$3237 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:322$3238 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:323$3239 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:324$3240 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:325$3241 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:326$3242 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:327$3243 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:328$3244 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:329$3245 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:330$3246 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:331$3247 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:332$3248 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:333$3249 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:334$3250 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:335$3251 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:336$3252 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:337$3253 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:338$3254 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:339$3255 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:340$3256 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:341$3257 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:342$3258 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:343$3259 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:344$3260 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:345$3261 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:346$3262 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:347$3263 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:348$3264 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:349$3265 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:350$3266 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:351$3267 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:352$3268 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:353$3269 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:354$3270 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:355$3271 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:356$3272 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:357$3273 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:358$3274 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:359$3275 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:360$3276 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:361$3277 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:362$3278 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:363$3279 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:364$3280 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:365$3281 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:366$3282 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:367$3283 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:368$3284 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:369$3285 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:370$3286 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:371$3287 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:372$3288 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:373$3289 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:374$3290 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:375$3291 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:376$3292 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:377$3293 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:378$3294 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:379$3295 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:380$3296 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:381$3297 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:382$3298 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:383$3299 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:384$3300 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:385$3301 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:386$3302 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:387$3303 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:388$3304 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:389$3305 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:390$3306 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:391$3307 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:392$3308 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:393$3309 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:394$3310 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:395$3311 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:396$3312 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:397$3313 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:398$3314 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:399$3315 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:400$3316 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:401$3317 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:402$3318 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:403$3319 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:404$3320 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:405$3321 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:406$3322 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:407$3323 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:408$3324 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:409$3325 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:410$3326 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:411$3327 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:412$3328 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:413$3329 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:414$3330 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:415$3331 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:416$3332 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:417$3333 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:418$3334 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:419$3335 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:420$3336 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:421$3337 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:422$3338 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:423$3339 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:424$3340 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:425$3341 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:426$3342 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:427$3343 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:428$3344 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:429$3345 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:430$3346 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:431$3347 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:432$3348 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:433$3349 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:434$3350 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:435$3351 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:436$3352 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:437$3353 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:438$3354 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:439$3355 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:440$3356 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:441$3357 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:442$3358 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:443$3359 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:444$3360 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:445$3361 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:446$3362 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:447$3363 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:448$3364 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:449$3365 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:450$3366 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:451$3367 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:452$3368 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:453$3369 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:454$3370 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:455$3371 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:456$3372 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:457$3373 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:458$3374 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:459$3375 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:460$3376 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:461$3377 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:462$3378 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:463$3379 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:464$3380 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:465$3381 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:466$3382 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:467$3383 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:468$3384 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:469$3385 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:470$3386 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:471$3387 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:472$3388 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:473$3389 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:474$3390 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:475$3391 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:476$3392 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:477$3393 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:478$3394 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:479$3395 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:480$3396 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:481$3397 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:482$3398 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:483$3399 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:484$3400 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:485$3401 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:486$3402 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:487$3403 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:488$3404 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:489$3405 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:490$3406 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:491$3407 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:492$3408 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:493$3409 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:494$3410 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:495$3411 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:496$3412 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:497$3413 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:498$3414 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:499$3415 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:500$3416 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:501$3417 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:502$3418 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:503$3419 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:504$3420 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:505$3421 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:506$3422 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:507$3423 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:508$3424 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:509$3425 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:510$3426 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:511$3427 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:512$3428 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:513$3429 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:514$3430 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:515$3431 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:516$3432 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:517$3433 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:518$3434 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:519$3435 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:520$3436 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:521$3437 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:522$3438 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:523$3439 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:524$3440 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:525$3441 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:526$3442 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$meminit$\memory$gba_bw_intro_b2ram.v:527$3443 ($meminit)
  $techmap\gba_bw_intro_b2ram_inst.$memrd$\memory$gba_bw_intro_b2ram.v:537$2931 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\gba_bw_intro_b3ram_inst.memory' in module `\demo':
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:16$4983 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:17$4984 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:18$4985 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:19$4986 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:20$4987 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:21$4988 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:22$4989 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:23$4990 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:24$4991 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:25$4992 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:26$4993 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:27$4994 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:28$4995 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:29$4996 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:30$4997 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:31$4998 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:32$4999 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:33$5000 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:34$5001 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:35$5002 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:36$5003 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:37$5004 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:38$5005 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:39$5006 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:40$5007 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:41$5008 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:42$5009 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:43$5010 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:44$5011 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:45$5012 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:46$5013 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:47$5014 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:48$5015 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:49$5016 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:50$5017 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:51$5018 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:52$5019 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:53$5020 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:54$5021 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:55$5022 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:56$5023 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:57$5024 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:58$5025 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:59$5026 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:60$5027 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:61$5028 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:62$5029 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:63$5030 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:64$5031 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:65$5032 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:66$5033 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:67$5034 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:68$5035 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:69$5036 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:70$5037 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:71$5038 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:72$5039 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:73$5040 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:74$5041 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:75$5042 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:76$5043 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:77$5044 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:78$5045 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:79$5046 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:80$5047 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:81$5048 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:82$5049 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:83$5050 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:84$5051 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:85$5052 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:86$5053 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:87$5054 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:88$5055 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:89$5056 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:90$5057 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:91$5058 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:92$5059 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:93$5060 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:94$5061 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:95$5062 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:96$5063 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:97$5064 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:98$5065 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:99$5066 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:100$5067 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:101$5068 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:102$5069 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:103$5070 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:104$5071 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:105$5072 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:106$5073 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:107$5074 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:108$5075 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:109$5076 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:110$5077 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:111$5078 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:112$5079 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:113$5080 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:114$5081 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:115$5082 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:116$5083 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:117$5084 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:118$5085 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:119$5086 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:120$5087 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:121$5088 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:122$5089 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:123$5090 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:124$5091 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:125$5092 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:126$5093 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:127$5094 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:128$5095 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:129$5096 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:130$5097 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:131$5098 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:132$5099 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:133$5100 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:134$5101 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:135$5102 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:136$5103 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:137$5104 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:138$5105 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:139$5106 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:140$5107 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:141$5108 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:142$5109 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:143$5110 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:144$5111 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:145$5112 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:146$5113 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:147$5114 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:148$5115 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:149$5116 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:150$5117 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:151$5118 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:152$5119 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:153$5120 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:154$5121 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:155$5122 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:156$5123 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:157$5124 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:158$5125 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:159$5126 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:160$5127 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:161$5128 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:162$5129 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:163$5130 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:164$5131 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:165$5132 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:166$5133 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:167$5134 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:168$5135 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:169$5136 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:170$5137 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:171$5138 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:172$5139 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:173$5140 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:174$5141 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:175$5142 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:176$5143 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:177$5144 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:178$5145 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:179$5146 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:180$5147 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:181$5148 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:182$5149 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:183$5150 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:184$5151 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:185$5152 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:186$5153 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:187$5154 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:188$5155 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:189$5156 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:190$5157 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:191$5158 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:192$5159 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:193$5160 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:194$5161 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:195$5162 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:196$5163 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:197$5164 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:198$5165 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:199$5166 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:200$5167 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:201$5168 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:202$5169 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:203$5170 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:204$5171 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:205$5172 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:206$5173 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:207$5174 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:208$5175 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:209$5176 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:210$5177 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:211$5178 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:212$5179 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:213$5180 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:214$5181 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:215$5182 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:216$5183 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:217$5184 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:218$5185 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:219$5186 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:220$5187 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:221$5188 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:222$5189 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:223$5190 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:224$5191 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:225$5192 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:226$5193 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:227$5194 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:228$5195 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:229$5196 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:230$5197 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:231$5198 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:232$5199 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:233$5200 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:234$5201 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:235$5202 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:236$5203 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:237$5204 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:238$5205 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:239$5206 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:240$5207 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:241$5208 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:242$5209 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:243$5210 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:244$5211 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:245$5212 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:246$5213 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:247$5214 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:248$5215 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:249$5216 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:250$5217 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:251$5218 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:252$5219 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:253$5220 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:254$5221 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:255$5222 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:256$5223 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:257$5224 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:258$5225 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:259$5226 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:260$5227 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:261$5228 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:262$5229 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:263$5230 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:264$5231 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:265$5232 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:266$5233 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:267$5234 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:268$5235 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:269$5236 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:270$5237 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:271$5238 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:272$5239 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:273$5240 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:274$5241 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:275$5242 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:276$5243 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:277$5244 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:278$5245 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:279$5246 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:280$5247 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:281$5248 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:282$5249 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:283$5250 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:284$5251 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:285$5252 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:286$5253 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:287$5254 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:288$5255 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:289$5256 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:290$5257 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:291$5258 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:292$5259 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:293$5260 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:294$5261 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:295$5262 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:296$5263 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:297$5264 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:298$5265 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:299$5266 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:300$5267 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:301$5268 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:302$5269 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:303$5270 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:304$5271 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:305$5272 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:306$5273 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:307$5274 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:308$5275 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:309$5276 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:310$5277 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:311$5278 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:312$5279 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:313$5280 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:314$5281 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:315$5282 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:316$5283 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:317$5284 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:318$5285 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:319$5286 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:320$5287 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:321$5288 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:322$5289 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:323$5290 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:324$5291 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:325$5292 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:326$5293 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:327$5294 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:328$5295 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:329$5296 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:330$5297 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:331$5298 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:332$5299 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:333$5300 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:334$5301 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:335$5302 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:336$5303 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:337$5304 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:338$5305 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:339$5306 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:340$5307 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:341$5308 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:342$5309 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:343$5310 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:344$5311 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:345$5312 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:346$5313 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:347$5314 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:348$5315 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:349$5316 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:350$5317 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:351$5318 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:352$5319 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:353$5320 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:354$5321 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:355$5322 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:356$5323 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:357$5324 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:358$5325 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:359$5326 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:360$5327 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:361$5328 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:362$5329 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:363$5330 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:364$5331 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:365$5332 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:366$5333 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:367$5334 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:368$5335 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:369$5336 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:370$5337 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:371$5338 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:372$5339 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:373$5340 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:374$5341 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:375$5342 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:376$5343 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:377$5344 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:378$5345 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:379$5346 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:380$5347 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:381$5348 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:382$5349 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:383$5350 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:384$5351 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:385$5352 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:386$5353 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:387$5354 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:388$5355 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:389$5356 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:390$5357 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:391$5358 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:392$5359 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:393$5360 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:394$5361 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:395$5362 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:396$5363 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:397$5364 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:398$5365 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:399$5366 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:400$5367 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:401$5368 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:402$5369 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:403$5370 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:404$5371 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:405$5372 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:406$5373 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:407$5374 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:408$5375 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:409$5376 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:410$5377 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:411$5378 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:412$5379 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:413$5380 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:414$5381 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:415$5382 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:416$5383 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:417$5384 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:418$5385 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:419$5386 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:420$5387 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:421$5388 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:422$5389 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:423$5390 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:424$5391 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:425$5392 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:426$5393 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:427$5394 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:428$5395 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:429$5396 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:430$5397 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:431$5398 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:432$5399 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:433$5400 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:434$5401 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:435$5402 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:436$5403 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:437$5404 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:438$5405 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:439$5406 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:440$5407 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:441$5408 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:442$5409 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:443$5410 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:444$5411 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:445$5412 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:446$5413 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:447$5414 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:448$5415 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:449$5416 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:450$5417 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:451$5418 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:452$5419 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:453$5420 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:454$5421 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:455$5422 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:456$5423 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:457$5424 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:458$5425 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:459$5426 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:460$5427 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:461$5428 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:462$5429 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:463$5430 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:464$5431 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:465$5432 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:466$5433 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:467$5434 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:468$5435 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:469$5436 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:470$5437 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:471$5438 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:472$5439 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:473$5440 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:474$5441 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:475$5442 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:476$5443 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:477$5444 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:478$5445 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:479$5446 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:480$5447 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:481$5448 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:482$5449 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:483$5450 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:484$5451 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:485$5452 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:486$5453 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:487$5454 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:488$5455 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:489$5456 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:490$5457 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:491$5458 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:492$5459 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:493$5460 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:494$5461 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:495$5462 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:496$5463 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:497$5464 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:498$5465 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:499$5466 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:500$5467 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:501$5468 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:502$5469 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:503$5470 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:504$5471 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:505$5472 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:506$5473 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:507$5474 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:508$5475 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:509$5476 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:510$5477 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:511$5478 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:512$5479 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:513$5480 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:514$5481 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:515$5482 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:516$5483 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:517$5484 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:518$5485 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:519$5486 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:520$5487 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:521$5488 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:522$5489 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:523$5490 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:524$5491 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:525$5492 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:526$5493 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$meminit$\memory$gba_bw_intro_b3ram.v:527$5494 ($meminit)
  $techmap\gba_bw_intro_b3ram_inst.$memrd$\memory$gba_bw_intro_b3ram.v:537$4982 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\gba_bw_intro_b4ram_inst.memory' in module `\demo':
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:16$6586 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:17$6587 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:18$6588 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:19$6589 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:20$6590 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:21$6591 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:22$6592 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:23$6593 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:24$6594 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:25$6595 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:26$6596 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:27$6597 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:28$6598 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:29$6599 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:30$6600 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:31$6601 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:32$6602 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:33$6603 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:34$6604 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:35$6605 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:36$6606 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:37$6607 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:38$6608 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:39$6609 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:40$6610 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:41$6611 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:42$6612 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:43$6613 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:44$6614 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:45$6615 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:46$6616 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:47$6617 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:48$6618 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:49$6619 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:50$6620 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:51$6621 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:52$6622 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:53$6623 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:54$6624 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:55$6625 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:56$6626 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:57$6627 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:58$6628 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:59$6629 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:60$6630 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:61$6631 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:62$6632 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:63$6633 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:64$6634 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:65$6635 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:66$6636 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:67$6637 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:68$6638 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:69$6639 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:70$6640 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:71$6641 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:72$6642 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:73$6643 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:74$6644 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:75$6645 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:76$6646 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:77$6647 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:78$6648 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$meminit$\memory$gba_bw_intro_b4ram.v:79$6649 ($meminit)
  $techmap\gba_bw_intro_b4ram_inst.$memrd$\memory$gba_bw_intro_b4ram.v:89$6585 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\param_bram_inst.param_memory' in module `\demo':
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:15$162 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:16$163 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:17$164 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:18$165 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:19$166 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:20$167 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:21$168 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:22$169 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:23$170 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:24$171 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:25$172 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:26$173 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:27$174 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:28$175 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:29$176 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:30$177 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:31$178 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:32$179 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:33$180 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:34$181 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:35$182 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:36$183 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:37$184 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:38$185 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:39$186 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:40$187 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:41$188 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:42$189 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:43$190 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:44$191 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:45$192 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:46$193 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:47$194 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:48$195 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:49$196 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:50$197 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:51$198 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:52$199 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:53$200 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:54$201 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:55$202 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:56$203 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:57$204 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:58$205 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:59$206 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:60$207 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:61$208 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:62$209 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:63$210 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:64$211 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:65$212 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:66$213 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:67$214 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:68$215 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:69$216 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:70$217 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:71$218 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:72$219 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:73$220 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:74$221 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:75$222 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:76$223 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:77$224 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:78$225 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:79$226 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:80$227 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:81$228 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:82$229 ($meminit)
  $techmap\param_bram_inst.$memrd$\param_memory$param_bram.v:92$161 ($memrd)

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing demo.cmd_bram_inst.cmd_memory:
  Properties: ports=1 bits=176 rports=1 wports=0 dbits=8 abits=5 words=22
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=234 dwaste=8 bwaste=3920 waste=3920 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3920 efficiency=4
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=490 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3920 efficiency=4
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1002 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4008 efficiency=2
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2026 dwaste=0 bwaste=4052 waste=4052 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=2, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=4, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=4, cells=1, acells=1
    Selected rule 2.1 with efficiency 4.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: cmd_bram_inst.cmd_memory.0.0.0
Processing demo.gba_bw_intro_b1ram_inst.memory:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: gba_bw_intro_b1ram_inst.memory.0.0.0
Processing demo.gba_bw_intro_b2ram_inst.memory:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: gba_bw_intro_b2ram_inst.memory.0.0.0
Processing demo.gba_bw_intro_b3ram_inst.memory:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: gba_bw_intro_b3ram_inst.memory.0.0.0
Processing demo.gba_bw_intro_b4ram_inst.memory:
  Properties: ports=1 bits=512 rports=1 wports=0 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 2.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: gba_bw_intro_b4ram_inst.memory.0.0.0
Processing demo.param_bram_inst.param_memory:
  Properties: ports=1 bits=544 rports=1 wports=0 dbits=8 abits=7 words=68
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=188 dwaste=8 bwaste=3552 waste=3552 efficiency=13
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3552 efficiency=13
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=444 dwaste=0 bwaste=3552 waste=3552 efficiency=13
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3552 efficiency=13
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=956 dwaste=0 bwaste=3824 waste=3824 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3824 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1980 dwaste=0 bwaste=3960 waste=3960 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3960 efficiency=3
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=13, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=13, cells=1, acells=1
    Selected rule 2.1 with efficiency 13.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: param_bram_inst.param_memory.0.0.0

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
Using template $paramod$32500c9c9885bd46240c2514c935ef74a90e3806\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$14c2958e7a5b83832ec06878395542673a67e236\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$683b56f828a26ccd5c8b246d9e5f3842d78432fc\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f6924a4c7e92d24821c9c4a6505499ad7e93fd3e\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$93d5e2ef16c3a8183baf896c1078613d5d306fb9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$089b9b99851e728a1e276ca51bdd913daeed99f6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$cdcfd745ab2ff147c12c11fe5b25913d471374c7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dc8747c8cb8322d34306a87d37434c96676045bb\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$aa20872d53d8158ec0ea173f12d352fcf15bdfa4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b24f8a20b9675e1e50605db68ff08573f57b5b48\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$7423eb814d31d8a3a7ca4e5a9211000d3ab4c765\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$530c014d1a6df50d01dca698c3c2e0bf7fe8b0ff\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~264 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~72 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 156 unused wires.
<suppressed ~1 debug messages>

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $pmux cell $procmux$6889:
      Old ports: A=14'00000000000000, B=98'00000000000110000000000000110000000000001000000000010000000000000000010000000000010011001000000000, Y=$procmux$6889_Y
      New ports: A=5'00000, B=35'00110000110001001000000010010010000, Y={ $procmux$6889_Y [9] $procmux$6889_Y [4] $procmux$6889_Y [2:0] }
      New connections: { $procmux$6889_Y [13:10] $procmux$6889_Y [8:5] $procmux$6889_Y [3] } = { $procmux$6889_Y [9] $procmux$6889_Y [9] 7'0000000 }
    Consolidated identical input bits for $mux cell $procmux$7548:
      Old ports: A=16'0101000001010000, B={ $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y }, Y=$procmux$7548_Y
      New ports: A=2'10, B={ $shiftx$demo.v:746$6849_Y $shiftx$demo.v:746$6849_Y }, Y={ $procmux$7548_Y [4] $procmux$7548_Y [0] }
      New connections: { $procmux$7548_Y [15:5] $procmux$7548_Y [3:1] } = { $procmux$7548_Y [0] $procmux$7548_Y [4] $procmux$7548_Y [0] $procmux$7548_Y [4] $procmux$7548_Y [0] $procmux$7548_Y [0] $procmux$7548_Y [0] $procmux$7548_Y [0] $procmux$7548_Y [0] $procmux$7548_Y [4] $procmux$7548_Y [0] $procmux$7548_Y [0] $procmux$7548_Y [0] $procmux$7548_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$7679:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$7852 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$7852 [1]
      New connections: $auto$wreduce.cc:455:run$7852 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7682:
      Old ports: A={ 2'01 $auto$wreduce.cc:455:run$7852 [1:0] }, B=4'1100, Y=$auto$wreduce.cc:455:run$7853 [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$7852 [1:0] }, B=3'100, Y={ $auto$wreduce.cc:455:run$7853 [3] $auto$wreduce.cc:455:run$7853 [1:0] }
      New connections: $auto$wreduce.cc:455:run$7853 [2] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7685:
      Old ports: A={ 2'00 $auto$wreduce.cc:455:run$7853 [3:0] }, B=6'001100, Y=$procmux$7685_Y
      New ports: A=$auto$wreduce.cc:455:run$7853 [3:0], B=4'1100, Y=$procmux$7685_Y [3:0]
      New connections: $procmux$7685_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $procmux$7700:
      Old ports: A=3'011, B=3'101, Y=$auto$wreduce.cc:455:run$7854 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:455:run$7854 [2:1]
      New connections: $auto$wreduce.cc:455:run$7854 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7710:
      Old ports: A=4'1010, B=4'0110, Y=$auto$wreduce.cc:455:run$7857 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$7857 [3:2]
      New connections: $auto$wreduce.cc:455:run$7857 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $procmux$7714:
      Old ports: A=4'0111, B=4'1010, Y=$auto$wreduce.cc:455:run$7858 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$7858 [3] $auto$wreduce.cc:455:run$7858 [0] }
      New connections: $auto$wreduce.cc:455:run$7858 [2:1] = { $auto$wreduce.cc:455:run$7858 [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$7718:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$7859 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$7859 [1]
      New connections: $auto$wreduce.cc:455:run$7859 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7725:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$7861 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$7861 [1]
      New connections: $auto$wreduce.cc:455:run$7861 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7730:
      Old ports: A={ 2'00 $auto$wreduce.cc:455:run$7860 [3:0] }, B={ 2'00 $auto$wreduce.cc:455:run$7862 [3:0] }, Y=$procmux$7730_Y
      New ports: A=$auto$wreduce.cc:455:run$7860 [3:0], B=$auto$wreduce.cc:455:run$7862 [3:0], Y=$procmux$7730_Y [3:0]
      New connections: $procmux$7730_Y [5:4] = 2'00
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$7551:
      Old ports: A=$procmux$7548_Y, B={ $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y }, Y=$procmux$7551_Y
      New ports: A={ $procmux$7548_Y [4] $procmux$7548_Y [0] }, B={ $shiftx$demo.v:739$6846_Y $shiftx$demo.v:739$6846_Y }, Y={ $procmux$7551_Y [4] $procmux$7551_Y [0] }
      New connections: { $procmux$7551_Y [15:5] $procmux$7551_Y [3:1] } = { $procmux$7551_Y [0] $procmux$7551_Y [4] $procmux$7551_Y [0] $procmux$7551_Y [4] $procmux$7551_Y [0] $procmux$7551_Y [0] $procmux$7551_Y [0] $procmux$7551_Y [0] $procmux$7551_Y [0] $procmux$7551_Y [4] $procmux$7551_Y [0] $procmux$7551_Y [0] $procmux$7551_Y [0] $procmux$7551_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$7682:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$7852 [1:0] }, B=3'100, Y={ $auto$wreduce.cc:455:run$7853 [3] $auto$wreduce.cc:455:run$7853 [1:0] }
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$7852 [1] }, B=2'10, Y={ $auto$wreduce.cc:455:run$7853 [3] $auto$wreduce.cc:455:run$7853 [1] }
      New connections: $auto$wreduce.cc:455:run$7853 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7685:
      Old ports: A=$auto$wreduce.cc:455:run$7853 [3:0], B=4'1100, Y=$procmux$7685_Y [3:0]
      New ports: A={ $auto$wreduce.cc:455:run$7853 [3] $auto$wreduce.cc:455:run$7853 [1:0] }, B=3'100, Y={ $procmux$7685_Y [3] $procmux$7685_Y [1:0] }
      New connections: $procmux$7685_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7688:
      Old ports: A=$procmux$7685_Y, B=6'001100, Y=$procmux$7688_Y
      New ports: A=$procmux$7685_Y [3:0], B=4'1100, Y=$procmux$7688_Y [3:0]
      New connections: $procmux$7688_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $procmux$7721:
      Old ports: A={ 2'10 $auto$wreduce.cc:455:run$7859 [1:0] }, B=4'0111, Y=$auto$wreduce.cc:455:run$7860 [3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$7859 [1] 1'0 }, B=3'011, Y={ $auto$wreduce.cc:455:run$7860 [3] $auto$wreduce.cc:455:run$7860 [1:0] }
      New connections: $auto$wreduce.cc:455:run$7860 [2] = $auto$wreduce.cc:455:run$7860 [0]
    Consolidated identical input bits for $mux cell $procmux$7728:
      Old ports: A={ 2'10 $auto$wreduce.cc:455:run$7861 [1:0] }, B=4'0111, Y=$auto$wreduce.cc:455:run$7862 [3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$7861 [1] 1'0 }, B=3'011, Y={ $auto$wreduce.cc:455:run$7862 [3] $auto$wreduce.cc:455:run$7862 [1:0] }
      New connections: $auto$wreduce.cc:455:run$7862 [2] = $auto$wreduce.cc:455:run$7862 [0]
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$7554:
      Old ports: A=$procmux$7551_Y, B={ $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y }, Y=$procmux$7554_Y
      New ports: A={ $procmux$7551_Y [4] $procmux$7551_Y [0] }, B={ $shiftx$demo.v:733$6843_Y $shiftx$demo.v:733$6843_Y }, Y={ $procmux$7554_Y [4] $procmux$7554_Y [0] }
      New connections: { $procmux$7554_Y [15:5] $procmux$7554_Y [3:1] } = { $procmux$7554_Y [0] $procmux$7554_Y [4] $procmux$7554_Y [0] $procmux$7554_Y [4] $procmux$7554_Y [0] $procmux$7554_Y [0] $procmux$7554_Y [0] $procmux$7554_Y [0] $procmux$7554_Y [0] $procmux$7554_Y [4] $procmux$7554_Y [0] $procmux$7554_Y [0] $procmux$7554_Y [0] $procmux$7554_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$7685:
      Old ports: A={ $auto$wreduce.cc:455:run$7853 [3] $auto$wreduce.cc:455:run$7853 [1:0] }, B=3'100, Y={ $procmux$7685_Y [3] $procmux$7685_Y [1:0] }
      New ports: A={ $auto$wreduce.cc:455:run$7853 [3] $auto$wreduce.cc:455:run$7853 [1] }, B=2'10, Y={ $procmux$7685_Y [3] $procmux$7685_Y [1] }
      New connections: $procmux$7685_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7688:
      Old ports: A=$procmux$7685_Y [3:0], B=4'1100, Y=$procmux$7688_Y [3:0]
      New ports: A={ $procmux$7685_Y [3] $procmux$7685_Y [1:0] }, B=3'100, Y={ $procmux$7688_Y [3] $procmux$7688_Y [1:0] }
      New connections: $procmux$7688_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7691:
      Old ports: A=$procmux$7688_Y, B=6'001100, Y=$procmux$7691_Y
      New ports: A=$procmux$7688_Y [3:0], B=4'1100, Y=$procmux$7691_Y [3:0]
      New connections: $procmux$7691_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $procmux$7730:
      Old ports: A=$auto$wreduce.cc:455:run$7860 [3:0], B=$auto$wreduce.cc:455:run$7862 [3:0], Y=$procmux$7730_Y [3:0]
      New ports: A={ $auto$wreduce.cc:455:run$7860 [3] $auto$wreduce.cc:455:run$7860 [1:0] }, B={ $auto$wreduce.cc:455:run$7862 [3] $auto$wreduce.cc:455:run$7862 [1:0] }, Y={ $procmux$7730_Y [3] $procmux$7730_Y [1:0] }
      New connections: $procmux$7730_Y [2] = $procmux$7730_Y [0]
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$7557:
      Old ports: A=$procmux$7554_Y, B={ $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y }, Y=$procmux$7557_Y
      New ports: A={ $procmux$7554_Y [4] $procmux$7554_Y [0] }, B={ $shiftx$demo.v:727$6840_Y $shiftx$demo.v:727$6840_Y }, Y={ $procmux$7557_Y [4] $procmux$7557_Y [0] }
      New connections: { $procmux$7557_Y [15:5] $procmux$7557_Y [3:1] } = { $procmux$7557_Y [0] $procmux$7557_Y [4] $procmux$7557_Y [0] $procmux$7557_Y [4] $procmux$7557_Y [0] $procmux$7557_Y [0] $procmux$7557_Y [0] $procmux$7557_Y [0] $procmux$7557_Y [0] $procmux$7557_Y [4] $procmux$7557_Y [0] $procmux$7557_Y [0] $procmux$7557_Y [0] $procmux$7557_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$7688:
      Old ports: A={ $procmux$7685_Y [3] $procmux$7685_Y [1:0] }, B=3'100, Y={ $procmux$7688_Y [3] $procmux$7688_Y [1:0] }
      New ports: A={ $procmux$7685_Y [3] $procmux$7685_Y [1] }, B=2'10, Y={ $procmux$7688_Y [3] $procmux$7688_Y [1] }
      New connections: $procmux$7688_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7691:
      Old ports: A=$procmux$7688_Y [3:0], B=4'1100, Y=$procmux$7691_Y [3:0]
      New ports: A={ $procmux$7688_Y [3] $procmux$7688_Y [1:0] }, B=3'100, Y={ $procmux$7691_Y [3] $procmux$7691_Y [1:0] }
      New connections: $procmux$7691_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7694:
      Old ports: A=$procmux$7691_Y, B=6'001100, Y=$procmux$7694_Y
      New ports: A=$procmux$7691_Y [3:0], B=4'1100, Y=$procmux$7694_Y [3:0]
      New connections: $procmux$7694_Y [5:4] = 2'00
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$7691:
      Old ports: A={ $procmux$7688_Y [3] $procmux$7688_Y [1:0] }, B=3'100, Y={ $procmux$7691_Y [3] $procmux$7691_Y [1:0] }
      New ports: A={ $procmux$7688_Y [3] $procmux$7688_Y [1] }, B=2'10, Y={ $procmux$7691_Y [3] $procmux$7691_Y [1] }
      New connections: $procmux$7691_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7694:
      Old ports: A=$procmux$7691_Y [3:0], B=4'1100, Y=$procmux$7694_Y [3:0]
      New ports: A={ $procmux$7691_Y [3] $procmux$7691_Y [1:0] }, B=3'100, Y={ $procmux$7694_Y [3] $procmux$7694_Y [1:0] }
      New connections: $procmux$7694_Y [2] = 1'1
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$7694:
      Old ports: A={ $procmux$7691_Y [3] $procmux$7691_Y [1:0] }, B=3'100, Y={ $procmux$7694_Y [3] $procmux$7694_Y [1:0] }
      New ports: A={ $procmux$7691_Y [3] $procmux$7691_Y [1] }, B=2'10, Y={ $procmux$7694_Y [3] $procmux$7694_Y [1] }
      New connections: $procmux$7694_Y [0] = 1'0
  Optimizing cells in module \demo.
Performed a total of 29 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.29.16. Finished OPT passes. (There is nothing left to do.)

2.30. Executing TECHMAP pass (map to technology primitives).

2.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$55f49a009a975a30a28fdd971adb6110903d4740\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=14\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=1\Y_WIDTH=14 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~1053 debug messages>

2.31. Executing ICE40_OPT pass (performing simple optimizations).

2.31.1. Running ICE40 specific optimizations.

2.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~918 debug messages>

2.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~969 debug messages>
Removed a total of 323 cells.

2.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 226 unused cells and 763 unused wires.
<suppressed ~227 debug messages>

2.31.6. Rerunning OPT passes. (Removed registers in this run.)

2.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7873.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$7873.BB [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7884.slice[0].carry: CO=\pb_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7889.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$7873.BB [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7902.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7915.slice[0].carry: CO=\delay [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7918.slice[0].carry: CO=\cb_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7921.slice[0].carry: CO=\pb_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7924.slice[0].carry: CO=\b1_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7927.slice[0].carry: CO=\b2_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7930.slice[0].carry: CO=\b3_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7933.slice[0].carry: CO=\b4_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7936.slice[0].carry: CO=\pixel_bit_counter [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7939.slice[0].carry: CO=\bit_counter [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7942.slice[0].carry: CO=\params_left [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7945.slice[0].carry: CO=\bw_pxls_ptr [0]
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7915.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7918.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7921.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7924.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7927.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7930.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7933.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7936.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7939.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7942.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$7945.slice[1].adder back to logic.

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~139 debug messages>

2.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

2.31.12. Rerunning OPT passes. (Removed registers in this run.)

2.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$7902.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$7873.BB [1]

2.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.31.18. Rerunning OPT passes. (Removed registers in this run.)

2.31.19. Running ICE40 specific optimizations.

2.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.31.24. Finished OPT passes. (There is nothing left to do.)

2.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module demo:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10295 to $_DFFE_PP_ for $0\state[5:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10296 to $_DFFE_PP_ for $0\state[5:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10297 to $_DFFE_PP_ for $0\state[5:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10298 to $_DFFE_PP_ for $0\state[5:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10299 to $_DFFE_PP_ for $0\state[5:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10300 to $_DFFE_PP_ for $0\state[5:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10301 to $_DFFE_PP_ for $0\delay[15:0] [0] -> \delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10302 to $_DFFE_PP_ for $0\delay[15:0] [1] -> \delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10303 to $_DFFE_PP_ for $0\delay[15:0] [2] -> \delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10304 to $_DFFE_PP_ for $0\delay[15:0] [3] -> \delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10305 to $_DFFE_PP_ for $0\delay[15:0] [4] -> \delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10306 to $_DFFE_PP_ for $0\delay[15:0] [5] -> \delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10307 to $_DFFE_PP_ for $0\delay[15:0] [6] -> \delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10308 to $_DFFE_PP_ for $0\delay[15:0] [7] -> \delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10309 to $_DFFE_PP_ for $0\delay[15:0] [8] -> \delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10310 to $_DFFE_PP_ for $0\delay[15:0] [9] -> \delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10311 to $_DFFE_PP_ for $0\delay[15:0] [10] -> \delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10312 to $_DFFE_PP_ for $0\delay[15:0] [11] -> \delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10313 to $_DFFE_PP_ for $0\delay[15:0] [12] -> \delay [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10314 to $_DFFE_PP_ for $0\delay[15:0] [13] -> \delay [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10315 to $_DFFE_PP_ for $0\delay[15:0] [14] -> \delay [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10316 to $_DFFE_PP_ for $0\delay[15:0] [15] -> \delay [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10317 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10318 to $_DFFE_PP_ for $0\dc[0:0] -> \dc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10319 to $_DFFE_PP_ for $0\mosi[0:0] -> \mosi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10320 to $_DFFE_PP_ for $0\cs[0:0] -> \cs.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10321 to $_DFFE_PP_ for $0\data[7:0] [0] -> \data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10322 to $_DFFE_PP_ for $0\data[7:0] [1] -> \data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10323 to $_DFFE_PP_ for $0\data[7:0] [2] -> \data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10324 to $_DFFE_PP_ for $0\data[7:0] [3] -> \data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10325 to $_DFFE_PP_ for $0\data[7:0] [4] -> \data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10326 to $_DFFE_PP_ for $0\data[7:0] [5] -> \data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10327 to $_DFFE_PP_ for $0\data[7:0] [6] -> \data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10328 to $_DFFE_PP_ for $0\data[7:0] [7] -> \data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10329 to $_DFFE_PP_ for $0\bit_counter[2:0] [0] -> \bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10330 to $_DFFE_PP_ for $0\bit_counter[2:0] [1] -> \bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10331 to $_DFFE_PP_ for $0\bit_counter[2:0] [2] -> \bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10332 to $_DFFE_PP_ for $0\pixel_data[15:0] [0] -> \pixel_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10333 to $_DFFE_PP_ for $0\pixel_data[15:0] [1] -> \pixel_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10334 to $_DFFE_PP_ for $0\pixel_data[15:0] [2] -> \pixel_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10335 to $_DFFE_PP_ for $0\pixel_data[15:0] [3] -> \pixel_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10336 to $_DFFE_PP_ for $0\pixel_data[15:0] [4] -> \pixel_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10337 to $_DFFE_PP_ for $0\pixel_data[15:0] [5] -> \pixel_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10338 to $_DFFE_PP_ for $0\pixel_data[15:0] [6] -> \pixel_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10339 to $_DFFE_PP_ for $0\pixel_data[15:0] [7] -> \pixel_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10340 to $_DFFE_PP_ for $0\pixel_data[15:0] [8] -> \pixel_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10341 to $_DFFE_PP_ for $0\pixel_data[15:0] [9] -> \pixel_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10342 to $_DFFE_PP_ for $0\pixel_data[15:0] [10] -> \pixel_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10343 to $_DFFE_PP_ for $0\pixel_data[15:0] [11] -> \pixel_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10344 to $_DFFE_PP_ for $0\pixel_data[15:0] [12] -> \pixel_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10345 to $_DFFE_PP_ for $0\pixel_data[15:0] [13] -> \pixel_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10346 to $_DFFE_PP_ for $0\pixel_data[15:0] [14] -> \pixel_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10347 to $_DFFE_PP_ for $0\pixel_data[15:0] [15] -> \pixel_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10348 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [0] -> \pixel_bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10349 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [1] -> \pixel_bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10350 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [2] -> \pixel_bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10351 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [3] -> \pixel_bit_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10352 to $_DFFE_PP_ for $0\bw_pxls_ptr[2:0] [0] -> \bw_pxls_ptr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10353 to $_DFFE_PP_ for $0\bw_pxls_ptr[2:0] [1] -> \bw_pxls_ptr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10354 to $_DFFE_PP_ for $0\bw_pxls_ptr[2:0] [2] -> \bw_pxls_ptr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10355 to $_DFFE_PP_ for $0\cb_rd_en[0:0] -> \cb_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10356 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [0] -> \cb_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10357 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [1] -> \cb_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10358 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [2] -> \cb_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10359 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [3] -> \cb_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10360 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [4] -> \cb_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10361 to $_DFFE_PP_ for $0\pb_rd_en[0:0] -> \pb_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10362 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [0] -> \pb_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10363 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [1] -> \pb_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10364 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [2] -> \pb_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10365 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [3] -> \pb_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10366 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [4] -> \pb_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10367 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [5] -> \pb_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10368 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [6] -> \pb_rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10369 to $_DFFE_PP_ for $0\b1_rd_en[0:0] -> \b1_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10370 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [0] -> \b1_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10371 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [1] -> \b1_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10372 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [2] -> \b1_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10373 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [3] -> \b1_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10374 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [4] -> \b1_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10375 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [5] -> \b1_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10376 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [6] -> \b1_rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10377 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [7] -> \b1_rd_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10378 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [8] -> \b1_rd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10379 to $_DFFE_PP_ for $0\b2_rd_en[0:0] -> \b2_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10380 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [0] -> \b2_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10381 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [1] -> \b2_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10382 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [2] -> \b2_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10383 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [3] -> \b2_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10384 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [4] -> \b2_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10385 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [5] -> \b2_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10386 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [6] -> \b2_rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10387 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [7] -> \b2_rd_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10388 to $_DFFE_PP_ for $0\b2_rd_addr[8:0] [8] -> \b2_rd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10389 to $_DFFE_PP_ for $0\b3_rd_en[0:0] -> \b3_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10390 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [0] -> \b3_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10391 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [1] -> \b3_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10392 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [2] -> \b3_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10393 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [3] -> \b3_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10394 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [4] -> \b3_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10395 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [5] -> \b3_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10396 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [6] -> \b3_rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10397 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [7] -> \b3_rd_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10398 to $_DFFE_PP_ for $0\b3_rd_addr[8:0] [8] -> \b3_rd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10399 to $_DFFE_PP_ for $0\b4_rd_en[0:0] -> \b4_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10400 to $_DFFE_PP_ for $0\b4_rd_addr[5:0] [0] -> \b4_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10401 to $_DFFE_PP_ for $0\b4_rd_addr[5:0] [1] -> \b4_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10402 to $_DFFE_PP_ for $0\b4_rd_addr[5:0] [2] -> \b4_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10403 to $_DFFE_PP_ for $0\b4_rd_addr[5:0] [3] -> \b4_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10404 to $_DFFE_PP_ for $0\b4_rd_addr[5:0] [4] -> \b4_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10405 to $_DFFE_PP_ for $0\b4_rd_addr[5:0] [5] -> \b4_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10406 to $_DFFE_PP_ for $0\b1_fin[0:0] -> \b1_fin.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10407 to $_DFFE_PP_ for $0\b2_fin[0:0] -> \b2_fin.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10408 to $_DFFE_PP_ for $0\b3_fin[0:0] -> \b3_fin.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10409 to $_DFFE_PP_ for $0\b4_fin[0:0] -> \b4_fin.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10410 to $_DFFE_PP_ for $0\params_left[13:0] [0] -> \params_left [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10411 to $_DFFE_PP_ for $0\params_left[13:0] [1] -> \params_left [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10412 to $_DFFE_PP_ for $0\params_left[13:0] [2] -> \params_left [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10413 to $_DFFE_PP_ for $0\params_left[13:0] [3] -> \params_left [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10414 to $_DFFE_PP_ for $0\params_left[13:0] [4] -> \params_left [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10415 to $_DFFE_PP_ for $0\params_left[13:0] [5] -> \params_left [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10416 to $_DFFE_PP_ for $0\params_left[13:0] [6] -> \params_left [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10417 to $_DFFE_PP_ for $0\params_left[13:0] [7] -> \params_left [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10418 to $_DFFE_PP_ for $0\params_left[13:0] [8] -> \params_left [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10419 to $_DFFE_PP_ for $0\params_left[13:0] [9] -> \params_left [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10420 to $_DFFE_PP_ for $0\params_left[13:0] [10] -> \params_left [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10421 to $_DFFE_PP_ for $0\params_left[13:0] [11] -> \params_left [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10422 to $_DFFE_PP_ for $0\params_left[13:0] [12] -> \params_left [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10423 to $_DFFE_PP_ for $0\params_left[13:0] [13] -> \params_left [13].

2.34. Executing TECHMAP pass (map to technology primitives).

2.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~136 debug messages>

2.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~3508 debug messages>

2.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in demo.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10430 (SB_DFF): \gba_bw_intro_b4ram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10301 (SB_DFFE): \delay [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10297 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10298 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10299 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10300 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10302 (SB_DFFE): \delay [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10303 (SB_DFFE): \delay [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10304 (SB_DFFE): \delay [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10305 (SB_DFFE): \delay [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10306 (SB_DFFE): \delay [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10307 (SB_DFFE): \delay [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10308 (SB_DFFE): \delay [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10310 (SB_DFFE): \delay [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10295 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10311 (SB_DFFE): \delay [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10312 (SB_DFFE): \delay [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10313 (SB_DFFE): \delay [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10314 (SB_DFFE): \delay [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10315 (SB_DFFE): \delay [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10316 (SB_DFFE): \delay [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10317 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10322 (SB_DFFE): \data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10325 (SB_DFFE): \data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10318 (SB_DFFE): \dc = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10319 (SB_DFFE): \mosi = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10320 (SB_DFFE): \cs = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10323 (SB_DFFE): \data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10324 (SB_DFFE): \data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10326 (SB_DFFE): \data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10309 (SB_DFFE): \delay [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10327 (SB_DFFE): \data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10328 (SB_DFFE): \data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10329 (SB_DFFE): \bit_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10330 (SB_DFFE): \bit_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10331 (SB_DFFE): \bit_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10333 (SB_DFFE): \pixel_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10337 (SB_DFFE): \pixel_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10334 (SB_DFFE): \pixel_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10335 (SB_DFFE): \pixel_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10336 (SB_DFFE): \pixel_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10338 (SB_DFFE): \pixel_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10321 (SB_DFFE): \data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10339 (SB_DFFE): \pixel_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10340 (SB_DFFE): \pixel_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10341 (SB_DFFE): \pixel_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10342 (SB_DFFE): \pixel_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10343 (SB_DFFE): \pixel_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10344 (SB_DFFE): \pixel_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10345 (SB_DFFE): \pixel_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10346 (SB_DFFE): \pixel_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10347 (SB_DFFE): \pixel_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10348 (SB_DFFE): \pixel_bit_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10349 (SB_DFFE): \pixel_bit_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10350 (SB_DFFE): \pixel_bit_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10351 (SB_DFFE): \pixel_bit_counter [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10353 (SB_DFFE): \bw_pxls_ptr [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10356 (SB_DFFE): \cb_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10354 (SB_DFFE): \bw_pxls_ptr [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10357 (SB_DFFE): \cb_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10352 (SB_DFFE): \bw_pxls_ptr [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10332 (SB_DFFE): \pixel_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10358 (SB_DFFE): \cb_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10359 (SB_DFFE): \cb_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10360 (SB_DFFE): \cb_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10363 (SB_DFFE): \pb_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10364 (SB_DFFE): \pb_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10361 (SB_DFFE): \pb_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10365 (SB_DFFE): \pb_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10355 (SB_DFFE): \cb_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10366 (SB_DFFE): \pb_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10367 (SB_DFFE): \pb_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10368 (SB_DFFE): \pb_rd_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10371 (SB_DFFE): \b1_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10426 (SB_DFF): \param_bram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10377 (SB_DFFE): \b1_rd_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10372 (SB_DFFE): \b1_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10373 (SB_DFFE): \b1_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10374 (SB_DFFE): \b1_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10375 (SB_DFFE): \b1_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10376 (SB_DFFE): \b1_rd_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10378 (SB_DFFE): \b1_rd_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10362 (SB_DFFE): \pb_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10381 (SB_DFFE): \b2_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10427 (SB_DFF): \gba_bw_intro_b1ram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10387 (SB_DFFE): \b2_rd_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10382 (SB_DFFE): \b2_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10383 (SB_DFFE): \b2_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10384 (SB_DFFE): \b2_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10385 (SB_DFFE): \b2_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10386 (SB_DFFE): \b2_rd_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10388 (SB_DFFE): \b2_rd_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10370 (SB_DFFE): \b1_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10391 (SB_DFFE): \b3_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10428 (SB_DFF): \gba_bw_intro_b2ram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10397 (SB_DFFE): \b3_rd_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10392 (SB_DFFE): \b3_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10393 (SB_DFFE): \b3_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10394 (SB_DFFE): \b3_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10395 (SB_DFFE): \b3_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10396 (SB_DFFE): \b3_rd_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10398 (SB_DFFE): \b3_rd_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10380 (SB_DFFE): \b2_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10399 (SB_DFFE): \b4_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10401 (SB_DFFE): \b4_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10407 (SB_DFFE): \b2_fin = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10402 (SB_DFFE): \b4_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10403 (SB_DFFE): \b4_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10404 (SB_DFFE): \b4_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10405 (SB_DFFE): \b4_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10411 (SB_DFFE): \params_left [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10400 (SB_DFFE): \b4_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10390 (SB_DFFE): \b3_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10415 (SB_DFFE): \params_left [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10408 (SB_DFFE): \b3_fin = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10409 (SB_DFFE): \b4_fin = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10412 (SB_DFFE): \params_left [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10413 (SB_DFFE): \params_left [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10414 (SB_DFFE): \params_left [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10416 (SB_DFFE): \params_left [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10406 (SB_DFFE): \b1_fin = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10417 (SB_DFFE): \params_left [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10418 (SB_DFFE): \params_left [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10419 (SB_DFFE): \params_left [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10420 (SB_DFFE): \params_left [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10421 (SB_DFFE): \params_left [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10422 (SB_DFFE): \params_left [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10423 (SB_DFFE): \params_left [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10424 (SB_DFF): \scl = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10429 (SB_DFF): \gba_bw_intro_b3ram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10410 (SB_DFFE): \params_left [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10425 (SB_DFF): \cmd_bram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10369 (SB_DFFE): \b1_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10379 (SB_DFFE): \b2_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10389 (SB_DFFE): \b3_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10296 (SB_DFFE): \state [1] = 0

2.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in demo.
  Merging $auto$simplemap.cc:277:simplemap_mux$8944 (A=$eq$demo.v:782$6855_Y, B=1'1, S=\b2_fin) into $auto$simplemap.cc:420:simplemap_dff$10407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8933 (A=$eq$demo.v:793$6858_Y, B=1'1, S=\b3_fin) into $auto$simplemap.cc:420:simplemap_dff$10408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8921 (A=$eq$demo.v:804$6861_Y, B=1'1, S=\b4_fin) into $auto$simplemap.cc:420:simplemap_dff$10409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8957 (A=$eq$demo.v:771$6852_Y, B=1'1, S=\b1_fin) into $auto$simplemap.cc:420:simplemap_dff$10406 (SB_DFFE).

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~142 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~11391 debug messages>
Removed a total of 3797 cells.

2.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 4 unused cells and 3734 unused wires.
<suppressed ~5 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 1272 gates and 1489 wires to a netlist network with 215 inputs and 136 outputs.

2.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     216.
ABC: Participating nodes from both networks       =     511.
ABC: Participating nodes from the first network   =     220. (  63.22 % of nodes)
ABC: Participating nodes from the second network  =     291. (  83.62 % of nodes)
ABC: Node pairs (any polarity)                    =     219. (  62.93 % of names can be moved)
ABC: Node pairs (same polarity)                   =     184. (  52.87 % of names can be moved)
ABC: Total runtime =     0.10 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      690
ABC RESULTS:        internal signals:     1138
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      136
Removing temp directory.
Removed 0 unused cells and 862 unused wires.

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
No more expansions possible.
<suppressed ~1258 debug messages>
Removed 0 unused cells and 690 unused wires.

2.43. Executing HIERARCHY pass (managing design hierarchy).

2.43.1. Analyzing design hierarchy..
Top module:  \demo

2.43.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

2.44. Printing statistics.

=== demo ===

   Number of wires:                439
   Number of wire bits:            984
   Number of public wires:          78
   Number of public wire bits:     309
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                674
     SB_CARRY                      113
     SB_DFF                          7
     SB_DFFE                       125
     SB_DFFESS                       4
     SB_LUT4                       419
     SB_RAM40_4K                     6

2.45. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

2.46. Executing BLIF backend.

2.47. Executing JSON backend.

End of script. Logfile hash: c3122fd8ad
CPU: user 14.83s system 0.86s, MEM: 144.03 MB total, 138.42 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 23% 3x proc_mux (3 sec), 14% 10x read_verilog (2 sec), ...
