<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="52" e="52"/>
<c f="1" b="53" e="52"/>
<c f="1" b="56" e="56"/>
<c f="1" b="57" e="56"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="61"/>
<c f="1" b="62" e="61"/>
<c f="1" b="67" e="67"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="69"/>
<c f="1" b="70" e="70"/>
<c f="1" b="71" e="71"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="73"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="74"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="79"/>
<c f="1" b="98" e="98"/>
<c f="1" b="99" e="99"/>
<c f="1" b="100" e="99"/>
<c f="1" b="105" e="105"/>
<c f="1" b="106" e="105"/>
<c f="1" b="109" e="109"/>
<c f="1" b="110" e="109"/>
<c f="1" b="112" e="112"/>
<c f="1" b="113" e="112"/>
<c f="1" b="119" e="119"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="120"/>
<c f="1" b="126" e="126"/>
<c f="1" b="127" e="126"/>
<c f="1" b="144" e="144"/>
<c f="1" b="145" e="145"/>
<c f="1" b="146" e="145"/>
<c f="1" b="159" e="159"/>
<c f="1" b="160" e="159"/>
<c f="1" b="177" e="177"/>
<c f="1" b="178" e="178"/>
<c f="1" b="179" e="179"/>
<c f="1" b="180" e="179"/>
<c f="1" b="189" e="189"/>
<c f="1" b="190" e="190"/>
<c f="1" b="191" e="190"/>
<c f="1" b="195" e="195"/>
<c f="1" b="196" e="195"/>
<c f="1" b="205" e="205"/>
<c f="1" b="206" e="205"/>
<c f="1" b="294" e="294"/>
<c f="1" b="295" e="295"/>
<c f="1" b="296" e="295"/>
<c f="1" b="339" e="339"/>
<c f="1" b="340" e="340"/>
<c f="1" b="341" e="340"/>
<c f="1" b="369" e="369"/>
<c f="1" b="370" e="369"/>
<c f="1" b="387" e="387"/>
<c f="1" b="388" e="387"/>
<c f="1" b="390" e="390"/>
<c f="1" b="391" e="390"/>
<c f="1" b="399" e="399"/>
<c f="1" b="400" e="400"/>
<c f="1" b="401" e="400"/>
<c f="1" b="411" e="411"/>
<c f="1" b="412" e="411"/>
<c f="1" b="420" e="420"/>
<c f="1" b="421" e="420"/>
<c f="1" b="438" e="438"/>
<c f="1" b="439" e="439"/>
<c f="1" b="440" e="440"/>
<c f="1" b="441" e="441"/>
<c f="1" b="442" e="442"/>
<c f="1" b="443" e="443"/>
<c f="1" b="444" e="443"/>
<c f="1" b="463" e="463"/>
<c f="1" b="464" e="463"/>
<c f="1" b="466" e="466"/>
<c f="1" b="467" e="466"/>
<c f="1" b="472" e="472"/>
<c f="1" b="473" e="472"/>
<c f="1" b="487" e="487"/>
<c f="1" b="488" e="487"/>
<c f="1" b="491" e="491"/>
<c f="1" b="492" e="491"/>
<c f="1" b="510" e="510"/>
<c f="1" b="511" e="511"/>
<c f="1" b="512" e="512"/>
<c f="1" b="513" e="512"/>
<c f="1" b="525" e="525"/>
<c f="1" b="526" e="525"/>
<c f="1" b="532" e="532"/>
<c f="1" b="533" e="532"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="535"/>
<c f="1" b="543" e="543"/>
<c f="1" b="544" e="543"/>
<c f="1" b="549" e="549"/>
<c f="1" b="550" e="549"/>
<c f="1" b="566" e="566"/>
<c f="1" b="567" e="566"/>
<c f="1" b="571" e="571"/>
<c f="1" b="572" e="572"/>
<c f="1" b="573" e="573"/>
<c f="1" b="574" e="574"/>
<c f="1" b="575" e="574"/>
<c f="1" b="579" e="579"/>
<c f="1" b="580" e="580"/>
<c f="1" b="581" e="581"/>
<c f="1" b="582" e="581"/>
<c f="1" b="587" e="587"/>
<c f="1" b="588" e="587"/>
<c f="1" b="592" e="592"/>
<c f="1" b="593" e="593"/>
<c f="1" b="594" e="593"/>
<c f="1" b="597" e="597"/>
<c f="1" b="598" e="597"/>
<c f="1" b="601" e="601"/>
<c f="1" b="602" e="602"/>
<c f="1" b="603" e="602"/>
<c f="1" b="610" e="610"/>
<c f="1" b="611" e="610"/>
<c f="1" b="613" e="613"/>
<c f="1" b="614" e="614"/>
<c f="1" b="615" e="615"/>
<c f="1" b="616" e="615"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="619"/>
<c f="1" b="625" e="625"/>
<c f="1" b="626" e="626"/>
<c f="1" b="627" e="626"/>
<c f="1" b="630" e="630"/>
<c f="1" b="631" e="631"/>
<c f="1" b="632" e="632"/>
<c f="1" b="633" e="632"/>
<c f="1" b="637" e="637"/>
<c f="1" b="638" e="637"/>
<c f="1" b="641" e="641"/>
<c f="1" b="642" e="642"/>
<c f="1" b="643" e="643"/>
<c f="1" b="644" e="643"/>
<c f="1" b="647" e="647"/>
<c f="1" b="648" e="647"/>
<c f="1" b="651" e="651"/>
<c f="1" b="652" e="652"/>
<c f="1" b="653" e="653"/>
<c f="1" b="654" e="654"/>
<c f="1" b="655" e="655"/>
<c f="1" b="656" e="655"/>
<c f="1" b="664" e="664"/>
<c f="1" b="665" e="665"/>
<c f="1" b="666" e="665"/>
<c f="1" b="670" e="670"/>
<c f="1" b="671" e="670"/>
<c f="1" b="674" e="674"/>
<c f="1" b="675" e="674"/>
<c f="1" b="678" e="678"/>
<c f="1" b="679" e="678"/>
<c f="1" b="686" e="686"/>
<c f="1" b="687" e="686"/>
<c f="1" b="694" e="694"/>
<c f="1" b="695" e="695"/>
<c f="1" b="696" e="696"/>
<c f="1" b="698" e="696"/>
<c f="1" b="726" e="726"/>
<c f="1" b="727" e="727"/>
<c f="1" b="728" e="728"/>
<c f="1" b="730" e="728"/>
<c f="1" b="741" e="741"/>
<c f="1" b="742" e="742"/>
<c f="1" b="743" e="742"/>
<c f="1" b="746" e="746"/>
<c f="1" b="747" e="746"/>
<c f="1" b="766" e="766"/>
<c f="1" b="767" e="767"/>
<c f="1" b="768" e="767"/>
<c f="1" b="785" e="785"/>
<c f="1" b="786" e="786"/>
<c f="1" b="787" e="786"/>
<c f="1" b="796" e="796"/>
<c f="1" b="797" e="797"/>
<c f="1" b="798" e="797"/>
<c f="1" b="802" e="802"/>
<c f="1" b="803" e="802"/>
<c f="1" b="809" e="809"/>
<c f="1" b="810" e="809"/>
<c f="1" b="813" e="813"/>
<c f="1" b="814" e="814"/>
<c f="1" b="815" e="815"/>
<c f="1" b="816" e="816"/>
<c f="1" b="817" e="817"/>
<c f="1" b="818" e="818"/>
<c f="1" b="819" e="819"/>
<c f="1" b="820" e="820"/>
<c f="1" b="821" e="821"/>
<c f="1" b="822" e="822"/>
<c f="1" b="823" e="823"/>
<c f="1" b="824" e="823"/>
<c f="1" b="845" e="845"/>
<c f="1" b="846" e="845"/>
<c f="1" b="848" e="848"/>
<c f="1" b="849" e="848"/>
</Comments>
<Macros>
<m f="1" bl="64" bc="3" el="64" ec="57"/>
<m f="1" bl="130" bc="5" el="130" ec="82"/>
<m f="1" bl="134" bc="3" el="135" ec="67"/>
<m f="1" bl="183" bc="3" el="184" ec="73"/>
<m f="1" bl="218" bc="3" el="219" ec="72"/>
<m f="1" bl="306" bc="3" el="306" ec="69"/>
<m f="1" bl="334" bc="3" el="335" ec="44"/>
<m f="1" bl="343" bc="3" el="343" ec="57"/>
<m f="1" bl="346" bc="3" el="346" ec="62"/>
<m f="1" bl="357" bc="3" el="358" ec="32"/>
<m f="1" bl="396" bc="5" el="396" ec="50"/>
<m f="1" bl="456" bc="3" el="456" ec="66"/>
<m f="1" bl="473" bc="5" el="475" ec="42"/>
<m f="1" bl="476" bc="5" el="478" ec="41"/>
<m f="1" bl="480" bc="5" el="480" ec="41"/>
<m f="1" bl="517" bc="3" el="517" ec="61"/>
<m f="1" bl="520" bc="5" el="520" ec="70"/>
<m f="1" bl="833" bc="3" el="833" ec="77"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="45" e="45"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="47"/>
<c f="2" b="48" e="48"/>
<c f="2" b="49" e="48"/>
<c f="2" b="60" e="60"/>
<c f="2" b="61" e="61"/>
<c f="2" b="62" e="61"/>
<c f="2" b="67" e="67"/>
<c f="2" b="68" e="68"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="69"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="80"/>
<c f="2" b="81" e="81"/>
<c f="2" b="82" e="82"/>
<c f="2" b="83" e="83"/>
<c f="2" b="84" e="84"/>
<c f="2" b="85" e="84"/>
<c f="2" b="91" e="91"/>
<c f="2" b="92" e="92"/>
<c f="2" b="93" e="93"/>
<c f="2" b="94" e="94"/>
<c f="2" b="95" e="95"/>
<c f="2" b="96" e="95"/>
<c f="2" b="100" e="100"/>
<c f="2" b="101" e="101"/>
<c f="2" b="102" e="102"/>
<c f="2" b="103" e="103"/>
<c f="2" b="104" e="104"/>
<c f="2" b="105" e="105"/>
<c f="2" b="106" e="105"/>
<c f="2" b="109" e="109"/>
<c f="2" b="110" e="110"/>
<c f="2" b="111" e="111"/>
<c f="2" b="112" e="112"/>
<c f="2" b="113" e="113"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="114"/>
<c f="2" b="121" e="121"/>
<c f="2" b="122" e="122"/>
<c f="2" b="123" e="123"/>
<c f="2" b="124" e="124"/>
<c f="2" b="125" e="125"/>
<c f="2" b="126" e="125"/>
<c f="2" b="131" e="131"/>
<c f="2" b="132" e="132"/>
<c f="2" b="133" e="133"/>
<c f="2" b="134" e="133"/>
<c f="2" b="139" e="139"/>
<c f="2" b="140" e="140"/>
<c f="2" b="141" e="141"/>
<c f="2" b="142" e="142"/>
<c f="2" b="143" e="143"/>
<c f="2" b="144" e="144"/>
<c f="2" b="145" e="145"/>
<c f="2" b="146" e="145"/>
<c f="2" b="150" e="150"/>
<c f="2" b="151" e="151"/>
<c f="2" b="152" e="152"/>
<c f="2" b="153" e="153"/>
<c f="2" b="154" e="154"/>
<c f="2" b="155" e="154"/>
<c f="2" b="160" e="160"/>
<c f="2" b="161" e="161"/>
<c f="2" b="162" e="162"/>
<c f="2" b="163" e="162"/>
<c f="2" b="168" e="168"/>
<c f="2" b="169" e="169"/>
<c f="2" b="170" e="170"/>
<c f="2" b="171" e="171"/>
<c f="2" b="172" e="172"/>
<c f="2" b="173" e="173"/>
<c f="2" b="174" e="173"/>
<c f="2" b="178" e="178"/>
<c f="2" b="179" e="179"/>
<c f="2" b="180" e="180"/>
<c f="2" b="181" e="180"/>
<c f="2" b="186" e="186"/>
<c f="2" b="187" e="187"/>
<c f="2" b="188" e="188"/>
<c f="2" b="189" e="189"/>
<c f="2" b="190" e="190"/>
<c f="2" b="191" e="191"/>
<c f="2" b="192" e="192"/>
<c f="2" b="193" e="193"/>
<c f="2" b="194" e="194"/>
<c f="2" b="195" e="195"/>
<c f="2" b="196" e="196"/>
<c f="2" b="197" e="197"/>
<c f="2" b="198" e="198"/>
<c f="2" b="199" e="198"/>
<c f="2" b="203" e="203"/>
<c f="2" b="204" e="204"/>
<c f="2" b="205" e="205"/>
<c f="2" b="206" e="206"/>
<c f="2" b="207" e="207"/>
<c f="2" b="208" e="207"/>
<c f="2" b="214" e="214"/>
<c f="2" b="215" e="215"/>
<c f="2" b="216" e="216"/>
<c f="2" b="217" e="217"/>
<c f="2" b="218" e="218"/>
<c f="2" b="219" e="218"/>
<c f="2" b="222" e="222"/>
<c f="2" b="223" e="223"/>
<c f="2" b="224" e="224"/>
<c f="2" b="225" e="225"/>
<c f="2" b="226" e="226"/>
<c f="2" b="227" e="227"/>
<c f="2" b="228" e="228"/>
<c f="2" b="229" e="229"/>
<c f="2" b="230" e="230"/>
<c f="2" b="231" e="231"/>
<c f="2" b="232" e="231"/>
<c f="2" b="238" e="238"/>
<c f="2" b="239" e="239"/>
<c f="2" b="240" e="240"/>
<c f="2" b="241" e="241"/>
<c f="2" b="242" e="242"/>
<c f="2" b="243" e="243"/>
<c f="2" b="244" e="244"/>
<c f="2" b="245" e="245"/>
<c f="2" b="246" e="245"/>
<c f="2" b="249" e="249"/>
<c f="2" b="250" e="250"/>
<c f="2" b="251" e="251"/>
<c f="2" b="252" e="251"/>
<c f="2" b="255" e="255"/>
<c f="2" b="256" e="256"/>
<c f="2" b="257" e="257"/>
<c f="2" b="258" e="258"/>
<c f="2" b="259" e="259"/>
<c f="2" b="260" e="259"/>
<c f="2" b="264" e="264"/>
<c f="2" b="265" e="265"/>
<c f="2" b="266" e="266"/>
<c f="2" b="267" e="267"/>
<c f="2" b="268" e="268"/>
<c f="2" b="269" e="269"/>
<c f="2" b="270" e="270"/>
<c f="2" b="271" e="271"/>
<c f="2" b="272" e="272"/>
<c f="2" b="273" e="273"/>
<c f="2" b="274" e="274"/>
<c f="2" b="275" e="275"/>
<c f="2" b="276" e="276"/>
<c f="2" b="277" e="277"/>
<c f="2" b="278" e="278"/>
<c f="2" b="279" e="279"/>
<c f="2" b="280" e="280"/>
<c f="2" b="281" e="281"/>
<c f="2" b="282" e="282"/>
<c f="2" b="283" e="283"/>
<c f="2" b="284" e="284"/>
<c f="2" b="285" e="285"/>
<c f="2" b="286" e="286"/>
<c f="2" b="287" e="287"/>
<c f="2" b="288" e="288"/>
<c f="2" b="289" e="288"/>
<c f="2" b="296" e="296"/>
<c f="2" b="297" e="297"/>
<c f="2" b="298" e="298"/>
<c f="2" b="299" e="298"/>
<c f="2" b="303" e="303"/>
<c f="2" b="304" e="304"/>
<c f="2" b="305" e="305"/>
<c f="2" b="306" e="306"/>
<c f="2" b="307" e="307"/>
<c f="2" b="308" e="308"/>
<c f="2" b="309" e="309"/>
<c f="2" b="310" e="310"/>
<c f="2" b="311" e="311"/>
<c f="2" b="312" e="312"/>
<c f="2" b="313" e="312"/>
<c f="2" b="320" e="320"/>
<c f="2" b="321" e="321"/>
<c f="2" b="322" e="322"/>
<c f="2" b="323" e="322"/>
<c f="2" b="326" e="326"/>
<c f="2" b="327" e="327"/>
<c f="2" b="328" e="327"/>
<c f="2" b="335" e="335"/>
<c f="2" b="336" e="335"/>
<c f="2" b="340" e="340"/>
<c f="2" b="341" e="341"/>
<c f="2" b="342" e="342"/>
<c f="2" b="343" e="342"/>
<c f="2" b="348" e="348"/>
<c f="2" b="349" e="349"/>
<c f="2" b="350" e="350"/>
<c f="2" b="351" e="351"/>
<c f="2" b="352" e="352"/>
<c f="2" b="353" e="352"/>
<c f="2" b="360" e="360"/>
<c f="2" b="361" e="361"/>
<c f="2" b="362" e="362"/>
<c f="2" b="363" e="363"/>
<c f="2" b="364" e="364"/>
<c f="2" b="365" e="365"/>
<c f="2" b="366" e="365"/>
<c f="2" b="375" e="375"/>
<c f="2" b="376" e="376"/>
<c f="2" b="377" e="377"/>
<c f="2" b="378" e="378"/>
<c f="2" b="379" e="379"/>
<c f="2" b="380" e="380"/>
<c f="2" b="381" e="380"/>
<c f="2" b="387" e="387"/>
<c f="2" b="388" e="388"/>
<c f="2" b="389" e="389"/>
<c f="2" b="390" e="390"/>
<c f="2" b="391" e="391"/>
<c f="2" b="392" e="392"/>
<c f="2" b="393" e="393"/>
<c f="2" b="394" e="394"/>
<c f="2" b="395" e="395"/>
<c f="2" b="396" e="396"/>
<c f="2" b="397" e="397"/>
<c f="2" b="398" e="397"/>
<c f="2" b="403" e="403"/>
<c f="2" b="404" e="404"/>
<c f="2" b="405" e="405"/>
<c f="2" b="406" e="406"/>
<c f="2" b="407" e="407"/>
<c f="2" b="408" e="408"/>
<c f="2" b="409" e="409"/>
<c f="2" b="410" e="410"/>
<c f="2" b="411" e="411"/>
<c f="2" b="412" e="412"/>
<c f="2" b="413" e="413"/>
<c f="2" b="414" e="414"/>
<c f="2" b="415" e="415"/>
<c f="2" b="416" e="416"/>
<c f="2" b="417" e="417"/>
<c f="2" b="418" e="418"/>
<c f="2" b="419" e="419"/>
<c f="2" b="420" e="419"/>
<c f="2" b="428" e="428"/>
<c f="2" b="429" e="429"/>
<c f="2" b="430" e="430"/>
<c f="2" b="431" e="431"/>
<c f="2" b="432" e="432"/>
<c f="2" b="433" e="433"/>
<c f="2" b="434" e="434"/>
<c f="2" b="435" e="435"/>
<c f="2" b="436" e="436"/>
<c f="2" b="437" e="437"/>
<c f="2" b="438" e="438"/>
<c f="2" b="439" e="439"/>
<c f="2" b="440" e="440"/>
<c f="2" b="441" e="441"/>
<c f="2" b="442" e="442"/>
<c f="2" b="443" e="443"/>
<c f="2" b="444" e="443"/>
<c f="2" b="452" e="452"/>
<c f="2" b="453" e="453"/>
<c f="2" b="454" e="454"/>
<c f="2" b="455" e="455"/>
<c f="2" b="456" e="456"/>
<c f="2" b="457" e="457"/>
<c f="2" b="458" e="458"/>
<c f="2" b="459" e="459"/>
<c f="2" b="460" e="460"/>
<c f="2" b="461" e="461"/>
<c f="2" b="462" e="462"/>
<c f="2" b="463" e="463"/>
<c f="2" b="464" e="464"/>
<c f="2" b="465" e="465"/>
<c f="2" b="466" e="466"/>
<c f="2" b="467" e="467"/>
<c f="2" b="468" e="468"/>
<c f="2" b="469" e="469"/>
<c f="2" b="470" e="469"/>
<c f="2" b="478" e="478"/>
<c f="2" b="479" e="479"/>
<c f="2" b="480" e="480"/>
<c f="2" b="481" e="481"/>
<c f="2" b="482" e="482"/>
<c f="2" b="483" e="483"/>
<c f="2" b="484" e="484"/>
<c f="2" b="485" e="485"/>
<c f="2" b="486" e="486"/>
<c f="2" b="487" e="487"/>
<c f="2" b="488" e="488"/>
<c f="2" b="489" e="489"/>
<c f="2" b="490" e="490"/>
<c f="2" b="491" e="490"/>
<c f="2" b="493" e="493"/>
<c f="2" b="494" e="493"/>
<c f="2" b="497" e="497"/>
<c f="2" b="498" e="498"/>
<c f="2" b="499" e="499"/>
<c f="2" b="500" e="500"/>
<c f="2" b="501" e="501"/>
<c f="2" b="502" e="502"/>
<c f="2" b="503" e="503"/>
<c f="2" b="504" e="504"/>
<c f="2" b="505" e="504"/>
<c f="2" b="512" e="512"/>
<c f="2" b="513" e="513"/>
<c f="2" b="514" e="514"/>
<c f="2" b="515" e="515"/>
<c f="2" b="516" e="516"/>
<c f="2" b="517" e="516"/>
<c f="2" b="526" e="526"/>
<c f="2" b="527" e="527"/>
<c f="2" b="528" e="528"/>
<c f="2" b="529" e="529"/>
<c f="2" b="530" e="529"/>
<c f="2" b="539" e="539"/>
<c f="2" b="540" e="540"/>
<c f="2" b="541" e="541"/>
<c f="2" b="542" e="542"/>
<c f="2" b="543" e="543"/>
<c f="2" b="544" e="544"/>
<c f="2" b="545" e="544"/>
<c f="2" b="549" e="549"/>
<c f="2" b="550" e="550"/>
<c f="2" b="551" e="551"/>
<c f="2" b="552" e="552"/>
<c f="2" b="553" e="553"/>
<c f="2" b="554" e="554"/>
<c f="2" b="555" e="554"/>
<c f="2" b="559" e="559"/>
<c f="2" b="560" e="560"/>
<c f="2" b="561" e="561"/>
<c f="2" b="562" e="561"/>
<c f="2" b="567" e="567"/>
<c f="2" b="568" e="568"/>
<c f="2" b="569" e="569"/>
<c f="2" b="570" e="569"/>
<c f="2" b="577" e="577"/>
<c f="2" b="578" e="578"/>
<c f="2" b="579" e="579"/>
<c f="2" b="580" e="579"/>
<c f="2" b="588" e="588"/>
<c f="2" b="589" e="589"/>
<c f="2" b="590" e="589"/>
<c f="2" b="594" e="594"/>
<c f="2" b="595" e="595"/>
<c f="2" b="596" e="596"/>
<c f="2" b="597" e="596"/>
<c f="2" b="608" e="608"/>
<c f="2" b="609" e="609"/>
<c f="2" b="610" e="610"/>
<c f="2" b="611" e="611"/>
<c f="2" b="612" e="612"/>
<c f="2" b="613" e="613"/>
<c f="2" b="614" e="613"/>
<c f="2" b="620" e="620"/>
<c f="2" b="621" e="621"/>
<c f="2" b="622" e="622"/>
<c f="2" b="623" e="623"/>
<c f="2" b="624" e="624"/>
<c f="2" b="625" e="624"/>
<c f="2" b="630" e="630"/>
<c f="2" b="631" e="631"/>
<c f="2" b="632" e="632"/>
<c f="2" b="633" e="633"/>
<c f="2" b="634" e="634"/>
<c f="2" b="635" e="635"/>
<c f="2" b="636" e="636"/>
<c f="2" b="637" e="637"/>
<c f="2" b="638" e="637"/>
<c f="2" b="644" e="644"/>
<c f="2" b="645" e="644"/>
<c f="2" b="659" e="659"/>
<c f="2" b="660" e="660"/>
<c f="2" b="661" e="660"/>
<c f="2" b="666" e="666"/>
<c f="2" b="667" e="667"/>
<c f="2" b="668" e="668"/>
<c f="2" b="669" e="668"/>
<c f="2" b="674" e="674"/>
<c f="2" b="675" e="675"/>
<c f="2" b="676" e="675"/>
<c f="2" b="680" e="680"/>
<c f="2" b="681" e="680"/>
<c f="2" b="682" e="682"/>
<c f="2" b="683" e="682"/>
<c f="2" b="686" e="686"/>
<c f="2" b="687" e="687"/>
<c f="2" b="688" e="687"/>
<c f="2" b="692" e="692"/>
<c f="2" b="693" e="693"/>
<c f="2" b="694" e="693"/>
<c f="2" b="696" e="696"/>
<c f="2" b="697" e="697"/>
<c f="2" b="698" e="697"/>
<c f="2" b="702" e="702"/>
<c f="2" b="703" e="703"/>
<c f="2" b="704" e="703"/>
<c f="2" b="710" e="710"/>
<c f="2" b="711" e="711"/>
<c f="2" b="712" e="712"/>
<c f="2" b="713" e="712"/>
<c f="2" b="718" e="718"/>
<c f="2" b="719" e="719"/>
<c f="2" b="720" e="720"/>
<c f="2" b="721" e="720"/>
<c f="2" b="725" e="725"/>
<c f="2" b="726" e="726"/>
<c f="2" b="727" e="726"/>
<c f="2" b="731" e="731"/>
<c f="2" b="732" e="732"/>
<c f="2" b="733" e="733"/>
<c f="2" b="734" e="733"/>
<c f="2" b="738" e="738"/>
<c f="2" b="739" e="739"/>
<c f="2" b="740" e="739"/>
<c f="2" b="743" e="743"/>
<c f="2" b="744" e="744"/>
<c f="2" b="745" e="745"/>
<c f="2" b="746" e="745"/>
<c f="2" b="750" e="750"/>
<c f="2" b="751" e="751"/>
<c f="2" b="752" e="752"/>
<c f="2" b="753" e="752"/>
<c f="2" b="757" e="757"/>
<c f="2" b="758" e="758"/>
<c f="2" b="759" e="759"/>
<c f="2" b="760" e="759"/>
<c f="2" b="764" e="764"/>
<c f="2" b="765" e="765"/>
<c f="2" b="766" e="765"/>
<c f="2" b="768" e="768"/>
<c f="2" b="769" e="769"/>
<c f="2" b="770" e="770"/>
<c f="2" b="771" e="771"/>
<c f="2" b="772" e="771"/>
<c f="2" b="778" e="778"/>
<c f="2" b="779" e="779"/>
<c f="2" b="780" e="780"/>
<c f="2" b="781" e="780"/>
<c f="2" b="788" e="788"/>
<c f="2" b="789" e="789"/>
<c f="2" b="790" e="790"/>
<c f="2" b="791" e="791"/>
<c f="2" b="792" e="792"/>
<c f="2" b="793" e="793"/>
<c f="2" b="794" e="794"/>
<c f="2" b="795" e="794"/>
<c f="2" b="802" e="802"/>
<c f="2" b="803" e="803"/>
<c f="2" b="804" e="804"/>
<c f="2" b="805" e="805"/>
<c f="2" b="806" e="806"/>
<c f="2" b="807" e="807"/>
<c f="2" b="808" e="807"/>
<c f="2" b="813" e="813"/>
<c f="2" b="814" e="814"/>
<c f="2" b="815" e="815"/>
<c f="2" b="816" e="816"/>
<c f="2" b="817" e="816"/>
<c f="2" b="820" e="820"/>
<c f="2" b="821" e="821"/>
<c f="2" b="822" e="822"/>
<c f="2" b="823" e="823"/>
<c f="2" b="824" e="823"/>
<c f="2" b="832" e="832"/>
<c f="2" b="833" e="833"/>
<c f="2" b="834" e="834"/>
<c f="2" b="835" e="835"/>
<c f="2" b="836" e="836"/>
<c f="2" b="837" e="837"/>
<c f="2" b="838" e="838"/>
<c f="2" b="839" e="839"/>
<c f="2" b="840" e="839"/>
<c f="2" b="845" e="845"/>
<c f="2" b="846" e="846"/>
<c f="2" b="847" e="846"/>
<c f="2" b="852" e="852"/>
<c f="2" b="853" e="853"/>
<c f="2" b="854" e="854"/>
<c f="2" b="855" e="854"/>
<c f="2" b="864" e="864"/>
<c f="2" b="865" e="864"/>
<c f="2" b="871" e="871"/>
<c f="2" b="872" e="872"/>
<c f="2" b="873" e="872"/>
<c f="2" b="875" e="875"/>
<c f="2" b="876" e="876"/>
<c f="2" b="877" e="877"/>
<c f="2" b="878" e="878"/>
<c f="2" b="879" e="879"/>
<c f="2" b="880" e="879"/>
<c f="2" b="888" e="888"/>
<c f="2" b="889" e="889"/>
<c f="2" b="890" e="889"/>
<c f="2" b="894" e="894"/>
<c f="2" b="895" e="894"/>
<c f="2" b="900" e="900"/>
<c f="2" b="901" e="901"/>
<c f="2" b="902" e="902"/>
<c f="2" b="903" e="903"/>
<c f="2" b="904" e="904"/>
<c f="2" b="905" e="905"/>
<c f="2" b="906" e="906"/>
<c f="2" b="907" e="907"/>
<c f="2" b="908" e="908"/>
<c f="2" b="909" e="909"/>
<c f="2" b="910" e="910"/>
<c f="2" b="911" e="911"/>
<c f="2" b="912" e="912"/>
<c f="2" b="913" e="913"/>
<c f="2" b="914" e="914"/>
<c f="2" b="915" e="915"/>
<c f="2" b="916" e="916"/>
<c f="2" b="917" e="917"/>
<c f="2" b="918" e="918"/>
<c f="2" b="919" e="918"/>
<c f="2" b="924" e="924"/>
<c f="2" b="925" e="925"/>
<c f="2" b="926" e="926"/>
<c f="2" b="927" e="927"/>
<c f="2" b="928" e="928"/>
<c f="2" b="929" e="928"/>
<c f="2" b="932" e="932"/>
<c f="2" b="933" e="933"/>
<c f="2" b="934" e="934"/>
<c f="2" b="935" e="935"/>
<c f="2" b="936" e="936"/>
<c f="2" b="937" e="937"/>
<c f="2" b="938" e="938"/>
<c f="2" b="939" e="939"/>
<c f="2" b="940" e="940"/>
<c f="2" b="941" e="941"/>
<c f="2" b="942" e="942"/>
<c f="2" b="943" e="943"/>
<c f="2" b="944" e="944"/>
<c f="2" b="945" e="945"/>
<c f="2" b="946" e="946"/>
<c f="2" b="947" e="947"/>
<c f="2" b="948" e="948"/>
<c f="2" b="949" e="949"/>
<c f="2" b="950" e="950"/>
<c f="2" b="951" e="951"/>
<c f="2" b="952" e="952"/>
<c f="2" b="953" e="953"/>
<c f="2" b="954" e="954"/>
<c f="2" b="955" e="955"/>
<c f="2" b="956" e="956"/>
<c f="2" b="957" e="957"/>
<c f="2" b="958" e="958"/>
<c f="2" b="959" e="959"/>
<c f="2" b="960" e="960"/>
<c f="2" b="961" e="961"/>
<c f="2" b="962" e="962"/>
<c f="2" b="963" e="963"/>
<c f="2" b="964" e="964"/>
<c f="2" b="965" e="965"/>
<c f="2" b="966" e="966"/>
<c f="2" b="967" e="967"/>
<c f="2" b="968" e="968"/>
<c f="2" b="969" e="969"/>
<c f="2" b="970" e="970"/>
<c f="2" b="971" e="970"/>
<c f="2" b="974" e="974"/>
<c f="2" b="975" e="974"/>
<c f="2" b="978" e="978"/>
<c f="2" b="979" e="979"/>
<c f="2" b="980" e="980"/>
<c f="2" b="981" e="981"/>
<c f="2" b="982" e="982"/>
<c f="2" b="983" e="983"/>
<c f="2" b="984" e="984"/>
<c f="2" b="985" e="985"/>
<c f="2" b="986" e="986"/>
<c f="2" b="987" e="987"/>
<c f="2" b="988" e="988"/>
<c f="2" b="989" e="989"/>
<c f="2" b="990" e="990"/>
<c f="2" b="991" e="991"/>
<c f="2" b="992" e="991"/>
<c f="2" b="994" e="994"/>
<c f="2" b="995" e="994"/>
<c f="2" b="998" e="998"/>
<c f="2" b="999" e="999"/>
<c f="2" b="1000" e="1000"/>
<c f="2" b="1001" e="1001"/>
<c f="2" b="1002" e="1002"/>
<c f="2" b="1003" e="1003"/>
<c f="2" b="1004" e="1004"/>
<c f="2" b="1005" e="1005"/>
<c f="2" b="1006" e="1006"/>
<c f="2" b="1007" e="1007"/>
<c f="2" b="1008" e="1008"/>
<c f="2" b="1009" e="1009"/>
<c f="2" b="1010" e="1010"/>
<c f="2" b="1011" e="1011"/>
<c f="2" b="1012" e="1012"/>
<c f="2" b="1013" e="1013"/>
<c f="2" b="1014" e="1014"/>
<c f="2" b="1015" e="1014"/>
<c f="2" b="1019" e="1019"/>
<c f="2" b="1020" e="1019"/>
<c f="2" b="1029" e="1029"/>
<c f="2" b="1031" e="1029"/>
</Comments>
<Macros>
<m f="2" bl="50" bc="44" el="50" ec="44"/>
<m f="2" bl="51" bc="43" el="51" ec="43"/>
<m f="2" bl="300" bc="5" el="300" ec="78"/>
<m f="2" bl="317" bc="5" el="317" ec="78"/>
<m f="2" bl="331" bc="5" el="332" ec="64"/>
<m f="2" bl="337" bc="5" el="337" ec="73"/>
<m f="2" bl="449" bc="5" el="449" ec="78"/>
<m f="2" bl="474" bc="5" el="474" ec="79"/>
<m f="2" bl="494" bc="5" el="494" ec="78"/>
<m f="2" bl="509" bc="5" el="509" ec="77"/>
<m f="2" bl="522" bc="5" el="523" ec="61"/>
<m f="2" bl="535" bc="5" el="536" ec="62"/>
</Macros>
<tun>
<ns name="llvm" id="35dcc986b9fc41c6f521acfc055f8d35_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="22" lineend="1029" original="">
<cr namespace="llvm" access="none" kind="class" name="InstrItineraryData" id="35dcc986b9fc41c6f521acfc055f8d35_9cdec5bb75193864eb7a85a279c047c5" file="2" linestart="24" lineend="24" previous="6ecae7625e66dd1485e4236d350ee2d0_9cdec5bb75193864eb7a85a279c047c5"/>
<cr namespace="llvm" access="none" kind="class" name="LiveVariables" id="35dcc986b9fc41c6f521acfc055f8d35_21200ebcc17540790537704d977d96a1" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCAsmInfo" id="35dcc986b9fc41c6f521acfc055f8d35_43771e107e7fa3238760a2416c843e80" file="2" linestart="26" lineend="26" previous="b3d79b6498e401eea6fd4a0a2ff0b44a_43771e107e7fa3238760a2416c843e80"/>
<cr namespace="llvm" access="none" kind="class" name="MachineMemOperand" id="35dcc986b9fc41c6f521acfc055f8d35_23b023a6f010a76d0665a045d8701626" file="2" linestart="27" lineend="27" previous="d038367435b7928d04997491e912d58d_23b023a6f010a76d0665a045d8701626"/>
<cr namespace="llvm" access="none" kind="class" name="MachineRegisterInfo" id="35dcc986b9fc41c6f521acfc055f8d35_a0d7fc88e3b2a6a7c0a857dd0e66c59b" file="2" linestart="28" lineend="28" previous="895a66b41661e915ba6854da2359580f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
<cr namespace="llvm" access="none" kind="class" name="MDNode" id="35dcc986b9fc41c6f521acfc055f8d35_c1cae64ad281072482e87fcbf78edf7e" file="2" linestart="29" lineend="29" previous="6ca53e77501a21bf88631b761a2f74a6_c1cae64ad281072482e87fcbf78edf7e"/>
<cr namespace="llvm" access="none" kind="class" name="MCInst" id="35dcc986b9fc41c6f521acfc055f8d35_4dc08c22fc67fa33e164b3e422ed7a5c" file="2" linestart="30" lineend="30" previous="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
<cr namespace="llvm" access="none" kind="class" name="MCSchedModel" id="35dcc986b9fc41c6f521acfc055f8d35_bf42abec1967bda82a9dca18147d0c90" file="2" linestart="31" lineend="31" previous="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
<cr namespace="llvm" access="none" kind="class" name="MCSymbolRefExpr" id="35dcc986b9fc41c6f521acfc055f8d35_d043d8f39b4e1243ba83b654d7bdd0e2" file="2" linestart="32" lineend="32"/>
<cr namespace="llvm" access="none" kind="class" name="SDNode" id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5" file="2" linestart="33" lineend="33"/>
<cr namespace="llvm" access="none" kind="class" name="ScheduleHazardRecognizer" id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef" file="2" linestart="34" lineend="34"/>
<cr namespace="llvm" access="none" kind="class" name="SelectionDAG" id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8" file="2" linestart="35" lineend="35"/>
<cr namespace="llvm" access="none" kind="class" name="ScheduleDAG" id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445" file="2" linestart="36" lineend="36"/>
<cr namespace="llvm" access="none" kind="class" name="TargetRegisterClass" id="35dcc986b9fc41c6f521acfc055f8d35_e5ad748063c898b7dab27775bba1a499" file="2" linestart="37" lineend="37" previous="895a66b41661e915ba6854da2359580f_e5ad748063c898b7dab27775bba1a499"/>
<cr namespace="llvm" access="none" kind="class" name="TargetRegisterInfo" id="35dcc986b9fc41c6f521acfc055f8d35_2fd18b2e9f937d163d967e6f778ba659" file="2" linestart="38" lineend="38" previous="d038367435b7928d04997491e912d58d_2fd18b2e9f937d163d967e6f778ba659"/>
<cr namespace="llvm" access="none" kind="class" name="BranchProbability" id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a" file="2" linestart="39" lineend="39"/>
<cr namespace="llvm" access="none" kind="class" name="TargetSubtargetInfo" id="35dcc986b9fc41c6f521acfc055f8d35_00c12b8656a07c06a75b4b5e52fcd2ea" file="2" linestart="40" lineend="40"/>
<tm namespace="llvm" access="none" kind="class" name="SmallVectorImpl" id="35dcc986b9fc41c6f521acfc055f8d35_0ea384b878b9f0ea4b12ff167bce70bf" file="2" linestart="42" lineend="42" previous="d038367435b7928d04997491e912d58d_0ea384b878b9f0ea4b12ff167bce70bf">
<template_parameters>
<ttp name="T" id="35dcc986b9fc41c6f521acfc055f8d35_74e6d19455bf8091bee937f7cb9cab30" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<cr namespace="llvm" access="none" kind="class" name="SmallVectorImpl" id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4" file="2" linestart="42" lineend="42" previous="d038367435b7928d04997491e912d58d_de149a278b9bdd7657798d3ddb9a06b4"/>
</tm>
<cr namespace="llvm" access="none" depth="1" kind="class" name="TargetInstrInfo" id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2" file="2" linestart="49" lineend="1027" previous="d038367435b7928d04997491e912d58d_b2b5c0419910194f0db2c9f0b04e3ba2">
<base access="public">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</base>
<cr access="public" kind="class" name="TargetInstrInfo" id="35dcc986b9fc41c6f521acfc055f8d35_324c662dd129910de1bd3453da032cff" file="2" linestart="49" lineend="49"/>
<c name="TargetInstrInfo" id="35dcc986b9fc41c6f521acfc055f8d35_c467543431db7ae124442cbfe5ce1c3a" file="2" linestart="50" lineend="50" copyconst="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="35dcc986b9fc41c6f521acfc055f8d35_1cc9ea52eb5b5647bf5cf617c5978160" file="2" linestart="51" lineend="51" operator="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="TargetInstrInfo" id="35dcc986b9fc41c6f521acfc055f8d35_abc90fe69d9b0673e143de7aa97834af" file="2" linestart="53" lineend="56" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="CFSetupOpcode" proto="int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="int"/>
<Stmt>
<uo lb="53" cb="39" le="53" ce="40" kind="-">
<n45 lb="53" cb="40">
<flit/>
</n45>
</uo>

</Stmt>
</p>
<p name="CFDestroyOpcode" proto="int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="int"/>
<Stmt>
<uo lb="53" cb="65" le="53" ce="66" kind="-">
<n45 lb="53" cb="66"/>
</uo>

</Stmt>
</p>
<BaseInit>
<n10 lb="53" cb="3">
<typeptr id="d6b10d7686695b47468ecfa764698418_16003ab7e680cf4ffcfe0b4c8904b322"/>
<temp/>
</n10>

</BaseInit>
<initlist id="35dcc986b9fc41c6f521acfc055f8d35_26a815f9cf3b753a4208b80a65b1d7bb">
<Stmt>
<n32 lb="54" cb="28">
<drx lb="54" cb="28" kind="lvalue" nm="CFSetupOpcode"/>
</n32>

</Stmt>
</initlist>
<initlist id="35dcc986b9fc41c6f521acfc055f8d35_12b6b372f411fc9e1fc79b3ca50338ae">
<Stmt>
<n32 lb="55" cb="30">
<drx lb="55" cb="30" kind="lvalue" nm="CFDestroyOpcode"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="55" cb="47" le="56" ce="3"/>

</Stmt>
</c>
<d name="~TargetInstrInfo" id="35dcc986b9fc41c6f521acfc055f8d35_eb7b7eb6905f9fe017026a794539fbcf" file="2" linestart="58" lineend="58" virtual="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<m name="getRegClass" id="35dcc986b9fc41c6f521acfc055f8d35_11e6907c20663eba19c739c33bff9638" file="2" linestart="62" lineend="65" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="TID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isTriviallyReMaterializable" id="35dcc986b9fc41c6f521acfc055f8d35_1424c79358050406b6cebe9b4a7f3866" file="2" linestart="70" lineend="76" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>
<n32 lb="71" cb="56">
<n16 lb="71" cb="56">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="71" cb="71" le="76" ce="3">
<rx lb="72" cb="5" le="75" ce="63" pvirg="true">
<xop lb="72" cb="12" le="75" ce="63" kind="||">
<xop lb="72" cb="12" le="72" ce="45" kind="==">
<mce lb="72" cb="12" le="72" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="72" cb="12" le="72" ce="16" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="72" cb="12">
<drx lb="72" cb="12" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<n32 lb="72" cb="31" le="72" ce="45">
<drx lb="72" cb="31" le="72" ce="45" id="6496a6d757c6f7fdc115ef909c5bfe0b_420b2b36ce8790d50be7772907c728b8" nm="IMPLICIT_DEF"/>
</n32>
</xop>
<n46 lb="73" cb="12" le="75" ce="63">
<exp pvirg="true"/>
<xop lb="73" cb="13" le="75" ce="62" kind="&amp;&amp;">
<mce lb="73" cb="13" le="73" ce="46" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ef4e12e5cb0d0e99d7cb14acf8589454">
<exp pvirg="true"/>
<mex lb="73" cb="13" le="73" ce="27" id="4a2ff077d443c99e1182a35779fbc93e_ef4e12e5cb0d0e99d7cb14acf8589454" nm="isRematerializable" point="1">
<mce lb="73" cb="13" le="73" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="73" cb="13" le="73" ce="17" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="73" cb="13">
<drx lb="73" cb="13" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
<n46 lb="74" cb="13" le="75" ce="62">
<exp pvirg="true"/>
<xop lb="74" cb="14" le="75" ce="61" kind="||">
<mce lb="74" cb="14" le="74" ce="54" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_a7ece74b4a8c78ae73f593f369616c69">
<exp pvirg="true"/>
<mex lb="74" cb="14" id="35dcc986b9fc41c6f521acfc055f8d35_a7ece74b4a8c78ae73f593f369616c69" nm="isReallyTriviallyReMaterializable" arrow="1">
<n19 lb="74" cb="14"/>
</mex>
<n32 lb="74" cb="48">
<drx lb="74" cb="48" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="74" cb="52">
<drx lb="74" cb="52" kind="lvalue" nm="AA"/>
</n32>
</mce>
<mce lb="75" cb="14" le="75" ce="61" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_5db26a49fb70ca202e8691496f5f4021">
<exp pvirg="true"/>
<mex lb="75" cb="14" id="35dcc986b9fc41c6f521acfc055f8d35_5db26a49fb70ca202e8691496f5f4021" nm="isReallyTriviallyReMaterializableGeneric" arrow="1">
<n19 lb="75" cb="14"/>
</mex>
<n32 lb="75" cb="55">
<drx lb="75" cb="55" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="75" cb="59">
<drx lb="75" cb="59" kind="lvalue" nm="AA"/>
</n32>
</mce>
</xop>
</n46>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</m>
<Decl access="protected"/>
<m name="isReallyTriviallyReMaterializable" id="35dcc986b9fc41c6f521acfc055f8d35_a7ece74b4a8c78ae73f593f369616c69" file="2" linestart="85" lineend="88" virtual="true" access="protected" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="86" cb="75" le="88" ce="3">
<rx lb="87" cb="5" le="87" ce="12" pvirg="true">
<n9 lb="87" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<Decl access="private"/>
<m name="isReallyTriviallyReMaterializableGeneric" id="35dcc986b9fc41c6f521acfc055f8d35_5db26a49fb70ca202e8691496f5f4021" file="2" linestart="96" lineend="97" access="private" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<m name="getCallFrameSetupOpcode" id="35dcc986b9fc41c6f521acfc055f8d35_67339540baf0aab2ac7731aa4eba370c" file="2" linestart="106" lineend="106" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<Stmt>
<u lb="106" cb="39" le="106" ce="70">
<rx lb="106" cb="41" le="106" ce="48" pvirg="true">
<n32 lb="106" cb="48">
<mex lb="106" cb="48" kind="lvalue" id="35dcc986b9fc41c6f521acfc055f8d35_26a815f9cf3b753a4208b80a65b1d7bb" nm="CallFrameSetupOpcode" arrow="1">
<n19 lb="106" cb="48"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCallFrameDestroyOpcode" id="35dcc986b9fc41c6f521acfc055f8d35_7a147226a25fd8ce30de4b8b3e8c4fce" file="2" linestart="107" lineend="107" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<Stmt>
<u lb="107" cb="41" le="107" ce="74">
<rx lb="107" cb="43" le="107" ce="50" pvirg="true">
<n32 lb="107" cb="50">
<mex lb="107" cb="50" kind="lvalue" id="35dcc986b9fc41c6f521acfc055f8d35_12b6b372f411fc9e1fc79b3ca50338ae" nm="CallFrameDestroyOpcode" arrow="1">
<n19 lb="107" cb="50"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isCoalescableExtInstr" id="35dcc986b9fc41c6f521acfc055f8d35_d0159439eaae03013421425cea89ce9c" file="2" linestart="115" lineend="119" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="117" cb="62" le="119" ce="3">
<rx lb="118" cb="5" le="118" ce="12" pvirg="true">
<n9 lb="118" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isLoadFromStackSlot" id="35dcc986b9fc41c6f521acfc055f8d35_91dba6a9bca4d13914dba5274758dd24" file="2" linestart="126" lineend="129" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="127" cb="63" le="129" ce="3">
<rx lb="128" cb="5" le="128" ce="12" pvirg="true">
<n32 lb="128" cb="12">
<n45 lb="128" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isLoadFromStackSlotPostFE" id="35dcc986b9fc41c6f521acfc055f8d35_de8f12219e90df9f9ea36ae5be30cf41" file="2" linestart="134" lineend="137" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="135" cb="69" le="137" ce="3">
<rx lb="136" cb="5" le="136" ce="12" pvirg="true">
<n32 lb="136" cb="12">
<n45 lb="136" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasLoadFromStackSlot" id="35dcc986b9fc41c6f521acfc055f8d35_5713e4e23eaf5f9b609d6a3d0eb245a5" file="2" linestart="146" lineend="148" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MMO" proto="const llvm::MachineMemOperand *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<QualType const="true">
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</QualType>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="35dcc986b9fc41c6f521acfc055f8d35_dc1f22758299273123a3909d5ae22b32" file="2" linestart="155" lineend="158" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="156" cb="62" le="158" ce="3">
<rx lb="157" cb="5" le="157" ce="12" pvirg="true">
<n32 lb="157" cb="12">
<n45 lb="157" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isStoreToStackSlotPostFE" id="35dcc986b9fc41c6f521acfc055f8d35_aeb064394bc5c3a945d8a2e0774045ae" file="2" linestart="163" lineend="166" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="164" cb="68" le="166" ce="3">
<rx lb="165" cb="5" le="165" ce="12" pvirg="true">
<n32 lb="165" cb="12">
<n45 lb="165" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasStoreToStackSlot" id="35dcc986b9fc41c6f521acfc055f8d35_4645a8812d6af0875504880b8889d837" file="2" linestart="174" lineend="176" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MMO" proto="const llvm::MachineMemOperand *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<QualType const="true">
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</QualType>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStackSlotCopy" id="35dcc986b9fc41c6f521acfc055f8d35_96f993bc717422ad97b9f6ec8cca5523" file="2" linestart="181" lineend="184" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DestFrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcFrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="182" cb="58" le="184" ce="3">
<rx lb="183" cb="5" le="183" ce="12" pvirg="true">
<n9 lb="183" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getStackSlotRange" id="35dcc986b9fc41c6f521acfc055f8d35_9f89ccdb28ddcf037e97aa450b40dba2" file="2" linestart="199" lineend="201" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Size" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TM" proto="const llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="reMaterialize" id="35dcc986b9fc41c6f521acfc055f8d35_a8cc9fc36c30e5d8bbf79a96cd7625cc" file="2" linestart="208" lineend="212" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Orig" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="duplicate" id="35dcc986b9fc41c6f521acfc055f8d35_78ca5a975cdfc71d98e3899818aa9e20" file="2" linestart="219" lineend="220" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="Orig" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="convertToThreeAddress" id="35dcc986b9fc41c6f521acfc055f8d35_b7373e764c1ec517547fd9c60df099c0" file="2" linestart="232" lineend="236" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MFI" proto="MachineFunction::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LV" proto="llvm::LiveVariables *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_21200ebcc17540790537704d977d96a1"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="234" cb="80" le="236" ce="3">
<rx lb="235" cb="5" le="235" ce="12" pvirg="true">
<n32 lb="235" cb="12">
<n16 lb="235" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="commuteInstruction" id="35dcc986b9fc41c6f521acfc055f8d35_97785e1d701bef8bdfb8abeac5228b61" file="2" linestart="246" lineend="247" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMI" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="247" cb="57"/>

</Stmt>
</p>
</m>
<m name="findCommutedOpIndices" id="35dcc986b9fc41c6f521acfc055f8d35_05e8764dbbf82428ee881ffd9e3b952b" file="2" linestart="252" lineend="253" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcOpIdx1" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcOpIdx2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="produceSameValue" id="35dcc986b9fc41c6f521acfc055f8d35_746b8985d80c382b69334acd6847084e" file="2" linestart="260" lineend="262" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI0" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI1" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="262" cb="66">
<n16 lb="262" cb="66">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="35dcc986b9fc41c6f521acfc055f8d35_c24d4f15cb5b273598d33e00bf629d88" file="2" linestart="289" lineend="294" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="292" cb="49"/>

</Stmt>
</p>
<Stmt>
<u lb="292" cb="62" le="294" ce="3">
<rx lb="293" cb="5" le="293" ce="12" pvirg="true">
<n9 lb="293" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="RemoveBranch" id="35dcc986b9fc41c6f521acfc055f8d35_26b1e16de9a9e0025d82953608eb0cdb" file="2" linestart="299" lineend="301" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="299" cb="63" le="301" ce="3">
<ce lb="300" cb="5" le="300" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="300" cb="5" le="300" ce="5">
<drx lb="300" cb="5" le="300" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="300" cb="5">
<n52 lb="300" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="300" cb="5">
<n52 lb="300" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="300" cb="5">
<n45 lb="300" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="InsertBranch" id="35dcc986b9fc41c6f521acfc055f8d35_149de74955373521915b33c36082c449" file="2" linestart="313" lineend="318" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="316" cb="52" le="318" ce="3">
<ce lb="317" cb="5" le="317" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="317" cb="5" le="317" ce="5">
<drx lb="317" cb="5" le="317" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="317" cb="5">
<n52 lb="317" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="317" cb="5">
<n52 lb="317" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="317" cb="5">
<n45 lb="317" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="ReplaceTailWithBranchTo" id="35dcc986b9fc41c6f521acfc055f8d35_f0ebe56f64ac840fb44f08faa4db6795" file="2" linestart="323" lineend="324" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Tail" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="NewDest" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getUnconditionalBranch" id="35dcc986b9fc41c6f521acfc055f8d35_7b89f170daac2962842c1058e465a652" file="2" linestart="328" lineend="333" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BranchTarget" proto="const llvm::MCSymbolRefExpr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="330" cb="69" le="333" ce="3">
<ce lb="331" cb="5" le="331" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="331" cb="5" le="331" ce="5">
<drx lb="331" cb="5" le="331" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="331" cb="5" le="331" ce="5">
<n52 lb="331" cb="5" le="331" ce="5">
<slit/>
</n52>
</n32>
<n32 lb="331" cb="5">
<n52 lb="331" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="331" cb="5">
<n45 lb="331" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="getTrap" id="35dcc986b9fc41c6f521acfc055f8d35_d9d0d32d19fe2b327c6916619b7e376a" file="2" linestart="336" lineend="338" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="336" cb="42" le="338" ce="3">
<ce lb="337" cb="5" le="337" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="337" cb="5" le="337" ce="5">
<drx lb="337" cb="5" le="337" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="337" cb="5">
<n52 lb="337" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="337" cb="5">
<n52 lb="337" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="337" cb="5">
<n45 lb="337" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="isLegalToSplitMBBAt" id="35dcc986b9fc41c6f521acfc055f8d35_c2a4d78a832ca2e91217cc5b45958924" file="2" linestart="343" lineend="346" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="344" cb="76" le="346" ce="3">
<rx lb="345" cb="5" le="345" ce="12" pvirg="true">
<n9 lb="345" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToIfCvt" id="35dcc986b9fc41c6f521acfc055f8d35_0382b859f8ce5abe126df65543924489" file="2" linestart="353" lineend="358" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraPredCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="356" cb="72" le="358" ce="3">
<rx lb="357" cb="5" le="357" ce="12" pvirg="true">
<n9 lb="357" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToIfCvt" id="35dcc986b9fc41c6f521acfc055f8d35_536bf2ff0d62774f216672ff0b339f8b" file="2" linestart="366" lineend="373" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumTCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraTCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumFCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraFCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="371" cb="67" le="373" ce="3">
<rx lb="372" cb="5" le="372" ce="12" pvirg="true">
<n9 lb="372" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToDupForIfCvt" id="35dcc986b9fc41c6f521acfc055f8d35_139169f46356b451314966b49bb55b36" file="2" linestart="381" lineend="385" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="383" cb="73" le="385" ce="3">
<rx lb="384" cb="5" le="384" ce="12" pvirg="true">
<n9 lb="384" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToUnpredicate" id="35dcc986b9fc41c6f521acfc055f8d35_bb44a560381f6d2bc93df25363f1b077" file="2" linestart="398" lineend="401" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="399" cb="73" le="401" ce="3">
<rx lb="400" cb="5" le="400" ce="12" pvirg="true">
<n9 lb="400" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="canInsertSelect" id="35dcc986b9fc41c6f521acfc055f8d35_58b6fc1a81823867f25e787a951ecfa7" file="2" linestart="420" lineend="426" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="const llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FalseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="CondCycles" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueCycles" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FalseCycles" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="424" cb="73" le="426" ce="3">
<rx lb="425" cb="5" le="425" ce="12" pvirg="true">
<n9 lb="425" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="insertSelect" id="35dcc986b9fc41c6f521acfc055f8d35_e668a836a7913e7baf17d71ff9d47e6e" file="2" linestart="444" lineend="450" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FalseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="448" cb="72" le="450" ce="3">
<ce lb="449" cb="5" le="449" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="449" cb="5" le="449" ce="5">
<drx lb="449" cb="5" le="449" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="449" cb="5">
<n52 lb="449" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="449" cb="5">
<n52 lb="449" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="449" cb="5">
<n45 lb="449" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="analyzeSelect" id="35dcc986b9fc41c6f521acfc055f8d35_443e58ce0987390b7cd61735babc24ea" file="2" linestart="470" lineend="476" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueOp" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FalseOp" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Optimizable" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="473" cb="55" le="476" ce="3">
<ocast lb="474" cb="5" le="474" ce="5">
<bt name="void"/>
<n46 lb="474" cb="5" le="474" ce="5">
<exp pvirg="true"/>
<xop lb="474" cb="5" le="474" ce="5" kind="||">
<n46 lb="474" cb="5" le="474" ce="5">
<exp pvirg="true"/>
<uo lb="474" cb="5" le="474" ce="5" kind="!">
<uo lb="474" cb="5" le="474" ce="5" kind="!">
<n46 lb="474" cb="5" le="474" ce="5">
<exp pvirg="true"/>
<xop lb="474" cb="5" le="474" ce="5" kind="&amp;&amp;">
<xop lb="474" cb="5" le="474" ce="5" kind="&amp;&amp;">
<n32 lb="474" cb="5">
<n32 lb="474" cb="5">
<drx lb="474" cb="5" kind="lvalue" nm="MI"/>
</n32>
</n32>
<mce lb="474" cb="5" le="474" ce="5" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_100d53a95bfe63ccf419f22cc26f3778">
<exp pvirg="true"/>
<mex lb="474" cb="5" le="474" ce="5" id="4a2ff077d443c99e1182a35779fbc93e_100d53a95bfe63ccf419f22cc26f3778" nm="isSelect" point="1">
<mce lb="474" cb="5" le="474" ce="5" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="474" cb="5" le="474" ce="5" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="474" cb="5">
<drx lb="474" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</xop>
<n32 lb="474" cb="5">
<n32 lb="474" cb="5">
<n52 lb="474" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="474" cb="5" le="474" ce="5">
<n46 lb="474" cb="5" le="474" ce="5">
<exp pvirg="true"/>
<xop lb="474" cb="5" le="474" ce="5" kind=",">
<ce lb="474" cb="5" le="474" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="474" cb="5">
<drx lb="474" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="474" cb="5">
<n52 lb="474" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="474" cb="5">
<n52 lb="474" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="474" cb="5">
<n45 lb="474" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="474" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="475" cb="5" le="475" ce="12" pvirg="true">
<n9 lb="475" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="optimizeSelect" id="35dcc986b9fc41c6f521acfc055f8d35_0dbe73191820d36777679ca2422e1725" file="2" linestart="491" lineend="495" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PreferFalse" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="492" cb="59"/>

</Stmt>
</p>
<Stmt>
<u lb="492" cb="72" le="495" ce="3">
<ce lb="494" cb="5" le="494" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="494" cb="5" le="494" ce="5">
<drx lb="494" cb="5" le="494" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="494" cb="5">
<n52 lb="494" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="494" cb="5">
<n52 lb="494" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="494" cb="5">
<n45 lb="494" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="35dcc986b9fc41c6f521acfc055f8d35_84a74a1b9a1f32a300b8ffd3f4116cf9" file="2" linestart="505" lineend="510" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="508" cb="48" le="510" ce="3">
<ce lb="509" cb="5" le="509" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="509" cb="5" le="509" ce="5">
<drx lb="509" cb="5" le="509" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="509" cb="5">
<n52 lb="509" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="509" cb="5">
<n52 lb="509" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="509" cb="5">
<n45 lb="509" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="storeRegToStackSlot" id="35dcc986b9fc41c6f521acfc055f8d35_94e17ff2c7c7990649a60e5cd808fade" file="2" linestart="517" lineend="524" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="521" cb="73" le="524" ce="3">
<ce lb="522" cb="5" le="522" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="522" cb="5" le="522" ce="5">
<drx lb="522" cb="5" le="522" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="522" cb="5" le="522" ce="5">
<n52 lb="522" cb="5" le="522" ce="5">
<slit/>
</n52>
</n32>
<n32 lb="522" cb="5">
<n52 lb="522" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="522" cb="5">
<n45 lb="522" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="loadRegFromStackSlot" id="35dcc986b9fc41c6f521acfc055f8d35_840092216f30094d3dee3c3de3851ca6" file="2" linestart="530" lineend="537" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="534" cb="74" le="537" ce="3">
<ce lb="535" cb="5" le="535" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="535" cb="5" le="535" ce="5">
<drx lb="535" cb="5" le="535" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="535" cb="5" le="535" ce="5">
<n52 lb="535" cb="5" le="535" ce="5">
<slit/>
</n52>
</n32>
<n32 lb="535" cb="5">
<n52 lb="535" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="535" cb="5">
<n45 lb="535" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="expandPostRAPseudo" id="35dcc986b9fc41c6f521acfc055f8d35_92fbefd58875a4cd2db621ad0075c9ea" file="2" linestart="545" lineend="547" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="545" cb="73" le="547" ce="3">
<rx lb="546" cb="5" le="546" ce="12" pvirg="true">
<n9 lb="546" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="foldMemoryOperand" id="35dcc986b9fc41c6f521acfc055f8d35_cfb1010cbe868a480b4f89ee36d68751" file="2" linestart="555" lineend="557" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="foldMemoryOperand" id="35dcc986b9fc41c6f521acfc055f8d35_2af16db24e41371c4ea5de4220d5501a" file="2" linestart="562" lineend="564" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LoadMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<m name="foldMemoryOperandImpl" id="35dcc986b9fc41c6f521acfc055f8d35_11d4e0e28fc13e6649ceb75d41329d60" file="2" linestart="570" lineend="575" virtual="true" access="protected" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="573" cb="65" le="575" ce="3">
<rx lb="574" cb="5" le="574" ce="12" pvirg="true">
<n32 lb="574" cb="12">
<n16 lb="574" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="foldMemoryOperandImpl" id="35dcc986b9fc41c6f521acfc055f8d35_336472f0322737857802141e697221f6" file="2" linestart="580" lineend="585" virtual="true" access="protected" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LoadMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="583" cb="75" le="585" ce="3">
<rx lb="584" cb="5" le="584" ce="12" pvirg="true">
<n32 lb="584" cb="12">
<n16 lb="584" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<Decl access="public"/>
<m name="canFoldMemoryOperand" id="35dcc986b9fc41c6f521acfc055f8d35_9c7f50c71078d9c4b1c7adbbe79088be" file="2" linestart="590" lineend="592" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="unfoldMemoryOperand" id="35dcc986b9fc41c6f521acfc055f8d35_ff11be7878e4ce15cc3fc71eef39a0f5" file="2" linestart="597" lineend="601" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldLoad" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldStore" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="NewMIs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="599" cb="79" le="601" ce="3">
<rx lb="600" cb="5" le="600" ce="12" pvirg="true">
<n9 lb="600" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="unfoldMemoryOperand" id="35dcc986b9fc41c6f521acfc055f8d35_17947ade93e49aabe421e5f2f8e5520c" file="2" linestart="603" lineend="606" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewNodes" proto="SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="604" cb="78" le="606" ce="3">
<rx lb="605" cb="5" le="605" ce="12" pvirg="true">
<n9 lb="605" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getOpcodeAfterMemoryUnfold" id="35dcc986b9fc41c6f521acfc055f8d35_9462d8b898afbafecc43e3d1b9b6a62f" file="2" linestart="614" lineend="618" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldLoad" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldStore" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="LoadRegIndex" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="616" cb="64">
<n16 lb="616" cb="64">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="616" cb="79" le="618" ce="3">
<rx lb="617" cb="5" le="617" ce="12" pvirg="true">
<n32 lb="617" cb="12">
<n45 lb="617" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="areLoadsFromSameBasePtr" id="35dcc986b9fc41c6f521acfc055f8d35_77026cafa6db6181e88021760e844416" file="2" linestart="625" lineend="628" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="626" cb="79" le="628" ce="3">
<rx lb="627" cb="5" le="627" ce="12" pvirg="true">
<n9 lb="627" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="shouldScheduleLoadsNear" id="35dcc986b9fc41c6f521acfc055f8d35_9b0d8493170e502e14d5e21e5ee0f3f5" file="2" linestart="638" lineend="642" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="NumLoads" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="640" cb="65" le="642" ce="3">
<rx lb="641" cb="5" le="641" ce="12" pvirg="true">
<n9 lb="641" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getLdStBaseRegImmOfs" id="35dcc986b9fc41c6f521acfc055f8d35_d2767c7dd4e837472b7e6520249c62f1" file="2" linestart="645" lineend="649" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="LdSt" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="647" cb="74" le="649" ce="3">
<rx lb="648" cb="5" le="648" ce="12" pvirg="true">
<n9 lb="648" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="enableClusterLoads" id="35dcc986b9fc41c6f521acfc055f8d35_4a05ba30d27eec54069cfb456acf2296" file="2" linestart="651" lineend="651" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="651" cb="43" le="651" ce="59">
<rx lb="651" cb="45" le="651" ce="52" pvirg="true">
<n9 lb="651" cb="52"/>
</rx>
</u>

</Stmt>
</m>
<m name="shouldClusterLoads" id="35dcc986b9fc41c6f521acfc055f8d35_c6b66caf774f98a5ee5c1da19e26a259" file="2" linestart="653" lineend="657" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="FirstLdSt" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SecondLdSt" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumLoads" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="655" cb="60" le="657" ce="3">
<rx lb="656" cb="5" le="656" ce="12" pvirg="true">
<n9 lb="656" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="shouldScheduleAdjacent" id="35dcc986b9fc41c6f521acfc055f8d35_599459f23045b4bc329c9ed36ccb304e" file="2" linestart="661" lineend="664" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="First" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Second" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="662" cb="67" le="664" ce="3">
<rx lb="663" cb="5" le="663" ce="12" pvirg="true">
<n9 lb="663" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="ReverseBranchCondition" id="35dcc986b9fc41c6f521acfc055f8d35_3ecace40a97f0a8bfb2e5d27c385d445" file="2" linestart="669" lineend="672" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="670" cb="76" le="672" ce="3">
<rx lb="671" cb="5" le="671" ce="12" pvirg="true">
<n9 lb="671" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="insertNoop" id="35dcc986b9fc41c6f521acfc055f8d35_2dd637fd4e4511e3948c7a55653bd060" file="2" linestart="676" lineend="677" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNoopForMachoTarget" id="35dcc986b9fc41c6f521acfc055f8d35_673410f42065dca243215e16a38f79c0" file="2" linestart="681" lineend="683" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="NopInst" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="681" cb="61" le="683" ce="3"/>

</Stmt>
</m>
<m name="isPredicated" id="35dcc986b9fc41c6f521acfc055f8d35_647ea473fbb9b0aecc5b05e5c5ebd76d" file="2" linestart="688" lineend="690" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="688" cb="59" le="690" ce="3">
<rx lb="689" cb="5" le="689" ce="12" pvirg="true">
<n9 lb="689" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isUnpredicatedTerminator" id="35dcc986b9fc41c6f521acfc055f8d35_d30f4c87ddc12d3e5ffdf05f0fd74ac8" file="2" linestart="694" lineend="694" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="PredicateInstruction" id="35dcc986b9fc41c6f521acfc055f8d35_9164be6cbc1b712d1119befc141f1f85" file="2" linestart="698" lineend="700" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SubsumesPredicate" id="35dcc986b9fc41c6f521acfc055f8d35_3bc54a3c8c877362f7effd01f2211a35" file="2" linestart="704" lineend="708" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="706" cb="78" le="708" ce="3">
<rx lb="707" cb="5" le="707" ce="12" pvirg="true">
<n9 lb="707" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="DefinesPredicate" id="35dcc986b9fc41c6f521acfc055f8d35_78123d62198822711ed312ba7ae74b7c" file="2" linestart="713" lineend="716" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="714" cb="74" le="716" ce="3">
<rx lb="715" cb="5" le="715" ce="12" pvirg="true">
<n9 lb="715" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isPredicable" id="35dcc986b9fc41c6f521acfc055f8d35_531f23927fb307cc3210a14754c9d883" file="2" linestart="721" lineend="723" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="721" cb="53" le="723" ce="3">
<rx lb="722" cb="5" le="722" ce="39" pvirg="true">
<mce lb="722" cb="12" le="722" ce="39" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_37a726eca29774ba042f0c0b72643748">
<exp pvirg="true"/>
<mex lb="722" cb="12" le="722" ce="26" id="4a2ff077d443c99e1182a35779fbc93e_37a726eca29774ba042f0c0b72643748" nm="isPredicable" point="1">
<mce lb="722" cb="12" le="722" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="722" cb="12" le="722" ce="16" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="722" cb="12">
<n32 lb="722" cb="12">
<drx lb="722" cb="12" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isSafeToMoveRegClassDefs" id="35dcc986b9fc41c6f521acfc055f8d35_8327d95f1835b3e8687b41dc6bae986b" file="2" linestart="727" lineend="729" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="727" cb="78" le="729" ce="3">
<rx lb="728" cb="5" le="728" ce="12" pvirg="true">
<n9 lb="728" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isSchedulingBoundary" id="35dcc986b9fc41c6f521acfc055f8d35_0fa0667a2cc130cb88a85a0d3e802d94" file="2" linestart="734" lineend="736" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInlineAsmLength" id="35dcc986b9fc41c6f521acfc055f8d35_9d1588c46f102fb2032318733040db76" file="2" linestart="740" lineend="741" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Str" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MAI" proto="const llvm::MCAsmInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b2b9336dfe6b80bb5834e13979c78f51_43771e107e7fa3238760a2416c843e80"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetHazardRecognizer" id="35dcc986b9fc41c6f521acfc055f8d35_065638c48c00e338ee2bd4db825eb6db" file="2" linestart="746" lineend="748" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="STI" proto="const llvm::TargetSubtargetInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetMIHazardRecognizer" id="35dcc986b9fc41c6f521acfc055f8d35_904bacb62f2ffd2384e3a722cdabc328" file="2" linestart="753" lineend="755" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetPostRAHazardRecognizer" id="35dcc986b9fc41c6f521acfc055f8d35_044307939d9236e927337a9426088c7c" file="2" linestart="760" lineend="762" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="usePreRAHazardRecognizer" id="35dcc986b9fc41c6f521acfc055f8d35_82cea982888d570e9d38c81e301d83a3" file="2" linestart="766" lineend="766" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="analyzeCompare" id="35dcc986b9fc41c6f521acfc055f8d35_5319505a8166bd405245b388de9e0b4d" file="2" linestart="772" lineend="776" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Mask" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="774" cb="60" le="776" ce="3">
<rx lb="775" cb="5" le="775" ce="12" pvirg="true">
<n9 lb="775" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="optimizeCompareInstr" id="35dcc986b9fc41c6f521acfc055f8d35_47af2c391e2ddec16e63ca3d417f3a71" file="2" linestart="781" lineend="786" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="CmpInstr" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Mask" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="784" cb="75" le="786" ce="3">
<rx lb="785" cb="5" le="785" ce="12" pvirg="true">
<n9 lb="785" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="optimizeLoadInstr" id="35dcc986b9fc41c6f521acfc055f8d35_e646341c596509449e6f4fe5cf8caa9f" file="2" linestart="795" lineend="800" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FoldAsLoadDefReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="llvm::MachineInstr *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="798" cb="53" le="800" ce="3">
<rx lb="799" cb="5" le="799" ce="12" pvirg="true">
<n32 lb="799" cb="12">
<n16 lb="799" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="FoldImmediate" id="35dcc986b9fc41c6f521acfc055f8d35_3cc46cce4f98a907f1733da3115d0c2d" file="2" linestart="808" lineend="811" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="UseMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="809" cb="76" le="811" ce="3">
<rx lb="810" cb="5" le="810" ce="12" pvirg="true">
<n9 lb="810" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getNumMicroOps" id="35dcc986b9fc41c6f521acfc055f8d35_c333a165c091831f15371fa61f575d0e" file="2" linestart="817" lineend="818" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isZeroCost" id="35dcc986b9fc41c6f521acfc055f8d35_d8233c4168414e956cf35a0f439c5021" file="2" linestart="824" lineend="826" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="824" cb="42" le="826" ce="3">
<rx lb="825" cb="5" le="825" ce="36" pvirg="true">
<xop lb="825" cb="12" le="825" ce="36" kind="&lt;=">
<n32 lb="825" cb="12">
<drx lb="825" cb="12" kind="lvalue" nm="Opcode"/>
</n32>
<n32 lb="825" cb="22" le="825" ce="36">
<drx lb="825" cb="22" le="825" ce="36" id="6496a6d757c6f7fdc115ef909c5bfe0b_9e8ae4658514c1736924661a3d6464f0" nm="COPY"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getOperandLatency" id="35dcc986b9fc41c6f521acfc055f8d35_6a09eef1bc01330cf5ed9bed5f92ae73" file="2" linestart="828" lineend="830" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="35dcc986b9fc41c6f521acfc055f8d35_dec3beb65993fa5b27f1d3fa9f0f32b3" file="2" linestart="840" lineend="843" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="computeOperandLatency" id="35dcc986b9fc41c6f521acfc055f8d35_2442615d5bf478e3a6bec83b2c45b8fb" file="2" linestart="847" lineend="850" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="35dcc986b9fc41c6f521acfc055f8d35_94588793dee720590828bd77dec78222" file="2" linestart="855" lineend="857" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredCost" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="857" cb="57">
<n16 lb="857" cb="57">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getPredicationCost" id="35dcc986b9fc41c6f521acfc055f8d35_aa6b7ac950fb92492a90a9a233410c18" file="2" linestart="859" lineend="859" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="35dcc986b9fc41c6f521acfc055f8d35_96b75013006477f156b5ecde2cfdbf51" file="2" linestart="861" lineend="862" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Node" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="defaultDefLatency" id="35dcc986b9fc41c6f521acfc055f8d35_635a24951bd9c5be0cfc1bb536dbb914" file="2" linestart="865" lineend="866" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SchedModel" proto="const llvm::MCSchedModel *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="computeDefOperandLatency" id="35dcc986b9fc41c6f521acfc055f8d35_66afdb9fbc782c34f2ec2f3b62fc8140" file="2" linestart="868" lineend="869" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isHighLatencyDef" id="35dcc986b9fc41c6f521acfc055f8d35_ed35d0aff06ca5821ba1e44bba627b0b" file="2" linestart="873" lineend="873" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="873" cb="48" le="873" ce="64">
<rx lb="873" cb="50" le="873" ce="57" pvirg="true">
<n9 lb="873" cb="57"/>
</rx>
</u>

</Stmt>
</m>
<m name="hasHighOperandLatency" id="35dcc986b9fc41c6f521acfc055f8d35_61edf82eff37fcccc504bee25c2d3c74" file="2" linestart="880" lineend="886" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="884" cb="80" le="886" ce="3">
<rx lb="885" cb="5" le="885" ce="12" pvirg="true">
<n9 lb="885" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="hasLowDefLatency" id="35dcc986b9fc41c6f521acfc055f8d35_f5e74cea4387dad2e8c41eedeed69826" file="2" linestart="890" lineend="892" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="verifyInstruction" id="35dcc986b9fc41c6f521acfc055f8d35_7ccfc64f63b3e8124adb0c93546ca9c3" file="2" linestart="895" lineend="898" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ErrInfo" proto="llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="896" cb="76" le="898" ce="3">
<rx lb="897" cb="5" le="897" ce="12" pvirg="true">
<n9 lb="897" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getExecutionDomain" id="35dcc986b9fc41c6f521acfc055f8d35_23c30ae680a744a30cec580c0f273c19" file="2" linestart="919" lineend="922" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="std::pair&lt;uint16_t, uint16_t&gt;">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="920" cb="52" le="922" ce="3">
<rx lb="921" cb="5" le="921" ce="31" pvirg="true">
<n10 lb="921" cb="5" le="921" ce="31">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_8478c0ef279fd4e0efe57dc146ac8a62">
<template_arguments>
<bt name="unsigned short"/>
<bt name="unsigned short"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="921" cb="12" le="921" ce="31">
<exp pvirg="true"/>
<n32 lb="921" cb="12" le="921" ce="31">
<n10 lb="921" cb="12" le="921" ce="31">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_8478c0ef279fd4e0efe57dc146ac8a62">
<template_arguments>
<bt name="unsigned short"/>
<bt name="unsigned short"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="921" cb="12" le="921" ce="31">
<exp pvirg="true"/>
<ce lb="921" cb="12" le="921" ce="31" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_7c81cda5854d9965ae58144ae781d793">
<exp pvirg="true"/>
<n32 lb="921" cb="12" le="921" ce="17">
<drx lb="921" cb="12" le="921" ce="17" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_7c81cda5854d9965ae58144ae781d793" nm="make_pair">
<template_arguments>
<bt name="int"/>
<bt name="int"/>
</template_arguments>
</drx>
</n32>
<mte lb="921" cb="27">
<exp pvirg="true"/>
<n45 lb="921" cb="27">
<flit/>
</n45>
</mte>
<mte lb="921" cb="30">
<exp pvirg="true"/>
<n45 lb="921" cb="30"/>
</mte>
</ce>
</mte>
</n10>
</n32>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="setExecutionDomain" id="35dcc986b9fc41c6f521acfc055f8d35_841e6ab8c394b907d3b9846f698f2449" file="2" linestart="929" lineend="929" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Domain" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="929" cb="76" le="929" ce="77"/>

</Stmt>
</m>
<m name="getPartialRegUpdateClearance" id="35dcc986b9fc41c6f521acfc055f8d35_1c3b8e8c64dc8c9d82df9c48b674cefe" file="2" linestart="971" lineend="976" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="973" cb="69" le="976" ce="3">
<rx lb="975" cb="5" le="975" ce="12" pvirg="true">
<n32 lb="975" cb="12">
<n45 lb="975" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getUndefRegClearance" id="35dcc986b9fc41c6f521acfc055f8d35_65fbc72b0738b330ac3f9af7b0b1c377" file="2" linestart="992" lineend="996" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="993" cb="78" le="996" ce="3">
<rx lb="995" cb="5" le="995" ce="12" pvirg="true">
<n32 lb="995" cb="12">
<n45 lb="995" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="breakPartialRegDependency" id="35dcc986b9fc41c6f521acfc055f8d35_5d03ee2e3f5a0ae2c649a695b62f859c" file="2" linestart="1015" lineend="1017" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1017" cb="66" le="1017" ce="67"/>

</Stmt>
</m>
<m name="CreateTargetScheduleState" id="35dcc986b9fc41c6f521acfc055f8d35_886b30f5f395c6d0a933d3cd636a71b4" file="2" linestart="1020" lineend="1023" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::DFAPacketizer *">
<pt>
<rt>
<cr id="6ecae7625e66dd1485e4236d350ee2d0_3714c2999add3c46d520a35d971431cf"/>
</rt>
</pt>
</fpt>
<p name="" proto="const llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1021" cb="79" le="1023" ce="3">
<rx lb="1022" cb="5" le="1022" ce="12" pvirg="true">
<n32 lb="1022" cb="12">
<n16 lb="1022" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<Decl access="private"/>
<fl name="CallFrameSetupOpcode" id="35dcc986b9fc41c6f521acfc055f8d35_26a815f9cf3b753a4208b80a65b1d7bb" file="2" linestart="1026" lineend="1026" isLiteral="true" access="private" proto="int">
<bt name="int"/>
</fl>
<fl name="CallFrameDestroyOpcode" id="35dcc986b9fc41c6f521acfc055f8d35_12b6b372f411fc9e1fc79b3ca50338ae" file="2" linestart="1026" lineend="1026" isLiteral="true" access="private" proto="int">
<bt name="int"/>
</fl>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="3429a007d3d042404e211b6ebd4c8c1b_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="32" lineend="32"/>
<v name="DisableHazardRecognizer" proto="cl::opt&lt;bool&gt;" id="3429a007d3d042404e211b6ebd4c8c1b_070d57e99ca4152c53b13ccd39ba14c1" file="1" linestart="34" lineend="36" storage="static" init="true" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>
<n10 lb="34" cb="22" le="36" ce="63">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_122424e62485748ea197e035e89422c4">
<template_arguments>
<bt name="bool"/>
<integer value="0"/>
<rt>
<cts id="8fc81b0a2dcd5b35a26a25e1b5d39036_a751ccbbc5743d753794c031d9d4ddac">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n52 lb="35" cb="3">
<slit/>
</n52>
<mte lb="35" cb="27" le="35" ce="31">
<exp pvirg="true"/>
<drx lb="35" cb="27" le="35" ce="31" id="8fc81b0a2dcd5b35a26a25e1b5d39036_ebc6e7e374084e5cf055cea2105032a8" nm="Hidden"/>
</mte>
<mte lb="35" cb="39" le="35" ce="53">
<exp pvirg="true"/>
<n32 lb="35" cb="39" le="35" ce="53">
<ce lb="35" cb="39" le="35" ce="53" nbparm="1" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b">
<exp pvirg="true"/>
<n32 lb="35" cb="39" le="35" ce="43">
<drx lb="35" cb="39" le="35" ce="43" kind="lvalue" id="8fc81b0a2dcd5b35a26a25e1b5d39036_f9ad8cda60b41a7bc49c55f81999a37b" nm="init">
<template_arguments>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="35" cb="48">
<exp pvirg="true"/>
<n9 lb="35" cb="48"/>
</mte>
</ce>
</n32>
</mte>
<mte lb="36" cb="3" le="36" ce="62">
<exp pvirg="true"/>
<n32 lb="36" cb="3" le="36" ce="62">
<n26 lb="36" cb="3" le="36" ce="62">
<n10 lb="36" cb="3" le="36" ce="12">
<typeptr id="8fc81b0a2dcd5b35a26a25e1b5d39036_b8a5dec72d1dadf41da5e57211f1fda6"/>
<temp/>
<n32 lb="36" cb="12">
<n52 lb="36" cb="12">
<slit/>
</n52>
</n32>
</n10>
</n26>
</n32>
</mte>
</n10>

</Stmt>
</v>
<d name="~TargetInstrInfo" id="3429a007d3d042404e211b6ebd4c8c1b_eb7b7eb6905f9fe017026a794539fbcf" file="1" linestart="38" lineend="39" previous="35dcc986b9fc41c6f521acfc055f8d35_eb7b7eb6905f9fe017026a794539fbcf" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="38" cb="37" le="39" ce="1"/>

</Stmt>
</d>
<m name="getRegClass" id="3429a007d3d042404e211b6ebd4c8c1b_11e6907c20663eba19c739c33bff9638" file="1" linestart="41" lineend="58" previous="35dcc986b9fc41c6f521acfc055f8d35_11e6907c20663eba19c739c33bff9638" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="44" cb="63" le="58" ce="1">
<if lb="45" cb="3" le="46" ce="12">
<xop lb="45" cb="7" le="45" ce="36" kind="&gt;=">
<n32 lb="45" cb="7">
<drx lb="45" cb="7" kind="lvalue" nm="OpNum"/>
</n32>
<mce lb="45" cb="16" le="45" ce="36" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16">
<exp pvirg="true"/>
<mex lb="45" cb="16" le="45" ce="21" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16" nm="getNumOperands" point="1">
<drx lb="45" cb="16" kind="lvalue" nm="MCID"/>
</mex>
</mce>
</xop>
<rx lb="46" cb="5" le="46" ce="12" pvirg="true">
<n32 lb="46" cb="12">
<n16 lb="46" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<dst lb="48" cb="3" le="48" ce="47">
<exp pvirg="true"/>
<Var nm="RegClass" value="true">
<bt name="short"/>
<n32 lb="48" cb="20" le="48" ce="39">
<mex lb="48" cb="20" le="48" ce="39" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<n2 lb="48" cb="20" le="48" ce="37">
<exp pvirg="true"/>
<n32 lb="48" cb="20" le="48" ce="25">
<mex lb="48" cb="20" le="48" ce="25" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="48" cb="20" kind="lvalue" nm="MCID"/>
</mex>
</n32>
<n32 lb="48" cb="32">
<drx lb="48" cb="32" kind="lvalue" nm="OpNum"/>
</n32>
</n2>
</mex>
</n32>
</Var>
</dst>
<if lb="49" cb="3" le="50" ce="48">
<mce lb="49" cb="7" le="49" ce="46" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_8b1f42512e59a4ced9baa7a2575e6adf">
<exp pvirg="true"/>
<mex lb="49" cb="7" le="49" ce="26" id="4a2ff077d443c99e1182a35779fbc93e_8b1f42512e59a4ced9baa7a2575e6adf" nm="isLookupPtrRegClass" point="1">
<n2 lb="49" cb="7" le="49" ce="24">
<exp pvirg="true"/>
<n32 lb="49" cb="7" le="49" ce="12">
<mex lb="49" cb="7" le="49" ce="12" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="49" cb="7" kind="lvalue" nm="MCID"/>
</mex>
</n32>
<n32 lb="49" cb="19">
<drx lb="49" cb="19" kind="lvalue" nm="OpNum"/>
</n32>
</n2>
</mex>
</mce>
<rx lb="50" cb="5" le="50" ce="48" pvirg="true">
<mce lb="50" cb="12" le="50" ce="48" nbparm="2" id="59642fb74cf5b58f433a7bdcb6c661d2_286b05d258453a1fbebb4fdcfceabc0b">
<exp pvirg="true"/>
<mex lb="50" cb="12" le="50" ce="17" id="59642fb74cf5b58f433a7bdcb6c661d2_286b05d258453a1fbebb4fdcfceabc0b" nm="getPointerRegClass" arrow="1">
<n32 lb="50" cb="12">
<drx lb="50" cb="12" kind="lvalue" nm="TRI"/>
</n32>
</mex>
<drx lb="50" cb="36" kind="lvalue" nm="MF"/>
<n32 lb="50" cb="40">
<n32 lb="50" cb="40">
<drx lb="50" cb="40" kind="lvalue" nm="RegClass"/>
</n32>
</n32>
</mce>
</rx>
</if>
<if lb="53" cb="3" le="54" ce="12">
<xop lb="53" cb="7" le="53" ce="18" kind="&lt;">
<n32 lb="53" cb="7">
<n32 lb="53" cb="7">
<drx lb="53" cb="7" kind="lvalue" nm="RegClass"/>
</n32>
</n32>
<n45 lb="53" cb="18">
<flit/>
</n45>
</xop>
<rx lb="54" cb="5" le="54" ce="12" pvirg="true">
<n32 lb="54" cb="12">
<n16 lb="54" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<rx lb="57" cb="3" le="57" ce="35" pvirg="true">
<mce lb="57" cb="10" le="57" ce="35" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7">
<exp pvirg="true"/>
<mex lb="57" cb="10" le="57" ce="15" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7" nm="getRegClass" arrow="1">
<n32 lb="57" cb="10">
<drx lb="57" cb="10" kind="lvalue" nm="TRI"/>
</n32>
</mex>
<n32 lb="57" cb="27">
<n32 lb="57" cb="27">
<drx lb="57" cb="27" kind="lvalue" nm="RegClass"/>
</n32>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="insertNoop" id="3429a007d3d042404e211b6ebd4c8c1b_2dd637fd4e4511e3948c7a55653bd060" file="1" linestart="62" lineend="65" previous="35dcc986b9fc41c6f521acfc055f8d35_2dd637fd4e4511e3948c7a55653bd060" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="63" cb="72" le="65" ce="1">
<ce lb="64" cb="3" le="64" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="64" cb="3" le="64" ce="3">
<drx lb="64" cb="3" le="64" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="64" cb="3">
<n52 lb="64" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="64" cb="3">
<n52 lb="64" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="64" cb="3">
<n45 lb="64" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="getInlineAsmLength" id="3429a007d3d042404e211b6ebd4c8c1b_9d1588c46f102fb2032318733040db76" file="1" linestart="75" lineend="96" previous="35dcc986b9fc41c6f521acfc055f8d35_9d1588c46f102fb2032318733040db76" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Str" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MAI" proto="const llvm::MCAsmInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b2b9336dfe6b80bb5834e13979c78f51_43771e107e7fa3238760a2416c843e80"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="76" cb="74" le="96" ce="1">
<dst lb="80" cb="3" le="80" ce="26">
<exp pvirg="true"/>
<Var nm="atInsnStart" value="true">
<bt name="bool"/>
<n9 lb="80" cb="22"/>
</Var>
</dst>
<dst lb="81" cb="3" le="81" ce="22">
<exp pvirg="true"/>
<Var nm="Length" value="true">
<bt name="unsigned int"/>
<n32 lb="81" cb="21">
<n45 lb="81" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<fx lb="82" cb="3" le="93" ce="3">
<n32 lb="82" cb="10" le="82" ce="11">
<n32 lb="82" cb="10" le="82" ce="11">
<uo lb="82" cb="10" le="82" ce="11" kind="*">
<n32 lb="82" cb="11">
<drx lb="82" cb="11" kind="lvalue" nm="Str"/>
</n32>
</uo>
</n32>
</n32>
<uo lb="82" cb="16" le="82" ce="18" kind="++">
<drx lb="82" cb="18" kind="lvalue" nm="Str"/>
</uo>
<u lb="82" cb="23" le="93" ce="3">
<if lb="83" cb="5" le="85" ce="21">
<xop lb="83" cb="9" le="84" ce="70" kind="||">
<xop lb="83" cb="9" le="83" ce="17" kind="==">
<n32 lb="83" cb="9" le="83" ce="10">
<n32 lb="83" cb="9" le="83" ce="10">
<uo lb="83" cb="9" le="83" ce="10" kind="*">
<n32 lb="83" cb="10">
<drx lb="83" cb="10" kind="lvalue" nm="Str"/>
</n32>
</uo>
</n32>
</n32>
<n32 lb="83" cb="17">
<lt lb="83" cb="17">
<slit/>
</lt>
</n32>
</xop>
<xop lb="83" cb="25" le="84" ce="70" kind="==">
<ce lb="83" cb="25" le="84" ce="65" nbparm="3" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0">
<exp pvirg="true"/>
<n32 lb="83" cb="25">
<drx lb="83" cb="25" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0" nm="strncmp"/>
</n32>
<n32 lb="83" cb="33">
<drx lb="83" cb="33" kind="lvalue" nm="Str"/>
</n32>
<mce lb="83" cb="38" le="83" ce="61" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6">
<exp pvirg="true"/>
<mex lb="83" cb="38" le="83" ce="42" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6" nm="getSeparatorString" point="1">
<drx lb="83" cb="38" kind="lvalue" nm="MAI"/>
</mex>
</mce>
<ce lb="84" cb="33" le="84" ce="64" nbparm="1" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964">
<exp pvirg="true"/>
<n32 lb="84" cb="33">
<drx lb="84" cb="33" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964" nm="strlen"/>
</n32>
<mce lb="84" cb="40" le="84" ce="63" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6">
<exp pvirg="true"/>
<mex lb="84" cb="40" le="84" ce="44" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6" nm="getSeparatorString" point="1">
<drx lb="84" cb="40" kind="lvalue" nm="MAI"/>
</mex>
</mce>
</ce>
</ce>
<n45 lb="84" cb="70"/>
</xop>
</xop>
<xop lb="85" cb="7" le="85" ce="21" kind="=">
<drx lb="85" cb="7" kind="lvalue" nm="atInsnStart"/>
<n9 lb="85" cb="21"/>
</xop>
</if>
<if lb="86" cb="5" le="89" ce="5">
<xop lb="86" cb="9" le="86" ce="70" kind="&amp;&amp;">
<n32 lb="86" cb="9">
<drx lb="86" cb="9" kind="lvalue" nm="atInsnStart"/>
</n32>
<uo lb="86" cb="24" le="86" ce="70" kind="!">
<n32 lb="86" cb="25" le="86" ce="70">
<ce lb="86" cb="25" le="86" ce="70" nbparm="1" id="f17c18873aef103b8de143e8be70ad04_142443e887931e7c6b09dd552c19d039">
<exp pvirg="true"/>
<n32 lb="86" cb="25" le="86" ce="30">
<drx lb="86" cb="25" le="86" ce="30" kind="lvalue" id="f17c18873aef103b8de143e8be70ad04_142443e887931e7c6b09dd552c19d039" nm="isspace"/>
</n32>
<n32 lb="86" cb="38" le="86" ce="69">
<scast lb="86" cb="38" le="86" ce="69">
<cast cast="NoOp">
<bt name="unsigned char"/>
</cast>
<n32 lb="86" cb="65" le="86" ce="66">
<n32 lb="86" cb="65" le="86" ce="66">
<uo lb="86" cb="65" le="86" ce="66" kind="*">
<n32 lb="86" cb="66">
<drx lb="86" cb="66" kind="lvalue" nm="Str"/>
</n32>
</uo>
</n32>
</n32>
</scast>
</n32>
</ce>
</n32>
</uo>
</xop>
<u lb="86" cb="73" le="89" ce="5">
<cao lb="87" cb="7" le="87" ce="38" kind="+=">
<drx lb="87" cb="7" kind="lvalue" nm="Length"/>
<mce lb="87" cb="17" le="87" ce="38" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_3e82001e53960e635e02740f91dcfbe3">
<exp pvirg="true"/>
<mex lb="87" cb="17" le="87" ce="21" id="b2b9336dfe6b80bb5834e13979c78f51_3e82001e53960e635e02740f91dcfbe3" nm="getMaxInstLength" point="1">
<drx lb="87" cb="17" kind="lvalue" nm="MAI"/>
</mex>
</mce>
</cao>
<xop lb="88" cb="7" le="88" ce="21" kind="=">
<drx lb="88" cb="7" kind="lvalue" nm="atInsnStart"/>
<n9 lb="88" cb="21"/>
</xop>
</u>
</if>
<if lb="90" cb="5" le="92" ce="21">
<xop lb="90" cb="9" le="91" ce="67" kind="&amp;&amp;">
<n32 lb="90" cb="9">
<drx lb="90" cb="9" kind="lvalue" nm="atInsnStart"/>
</n32>
<xop lb="90" cb="24" le="91" ce="67" kind="==">
<ce lb="90" cb="24" le="91" ce="62" nbparm="3" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0">
<exp pvirg="true"/>
<n32 lb="90" cb="24">
<drx lb="90" cb="24" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0" nm="strncmp"/>
</n32>
<n32 lb="90" cb="32">
<drx lb="90" cb="32" kind="lvalue" nm="Str"/>
</n32>
<mce lb="90" cb="37" le="90" ce="58" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b">
<exp pvirg="true"/>
<mex lb="90" cb="37" le="90" ce="41" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b" nm="getCommentString" point="1">
<drx lb="90" cb="37" kind="lvalue" nm="MAI"/>
</mex>
</mce>
<ce lb="91" cb="32" le="91" ce="61" nbparm="1" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964">
<exp pvirg="true"/>
<n32 lb="91" cb="32">
<drx lb="91" cb="32" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964" nm="strlen"/>
</n32>
<mce lb="91" cb="39" le="91" ce="60" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b">
<exp pvirg="true"/>
<mex lb="91" cb="39" le="91" ce="43" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b" nm="getCommentString" point="1">
<drx lb="91" cb="39" kind="lvalue" nm="MAI"/>
</mex>
</mce>
</ce>
</ce>
<n45 lb="91" cb="67"/>
</xop>
</xop>
<xop lb="92" cb="7" le="92" ce="21" kind="=">
<drx lb="92" cb="7" kind="lvalue" nm="atInsnStart"/>
<n9 lb="92" cb="21"/>
</xop>
</if>
</u>
</fx>
<rx lb="95" cb="3" le="95" ce="10" pvirg="true">
<n32 lb="95" cb="10">
<drx lb="95" cb="10" kind="lvalue" nm="Length"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="ReplaceTailWithBranchTo" id="3429a007d3d042404e211b6ebd4c8c1b_f0ebe56f64ac840fb44f08faa4db6795" file="1" linestart="100" lineend="117" previous="35dcc986b9fc41c6f521acfc055f8d35_f0ebe56f64ac840fb44f08faa4db6795" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Tail" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="NewDest" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="102" cb="76" le="117" ce="1">
<dst lb="103" cb="3" le="103" ce="45">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<mce lb="103" cb="28" le="103" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="103" cb="28" le="103" ce="34" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="103" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="103" cb="32">
<drx lb="103" cb="32" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="103" cb="28">
<drx lb="103" cb="28" kind="lvalue" nm="Tail"/>
</n32>
</ocx>
</mex>
</mce>
</Var>
</dst>
<wy lb="106" cb="3" le="107" ce="43">
<uo lb="106" cb="10" le="106" ce="27" kind="!">
<mce lb="106" cb="11" le="106" ce="27" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_155170e5d9348e3664f25f353838782f">
<exp pvirg="true"/>
<mex lb="106" cb="11" le="106" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_155170e5d9348e3664f25f353838782f" nm="succ_empty" arrow="1">
<n32 lb="106" cb="11">
<n32 lb="106" cb="11">
<drx lb="106" cb="11" kind="lvalue" nm="MBB"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<n37 lb="107" cb="5" le="107" ce="43">
<n8 lb="107" cb="5" le="107" ce="43" >
<temp/>
<mce lb="107" cb="5" le="107" ce="43" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_aca2a5fc3cfe8172fe0193ada2cc02c0">
<exp pvirg="true"/>
<mex lb="107" cb="5" le="107" ce="10" id="dc2fe1ce3eab105adc926f5848f1baa6_aca2a5fc3cfe8172fe0193ada2cc02c0" nm="removeSuccessor" arrow="1">
<n32 lb="107" cb="5">
<drx lb="107" cb="5" kind="lvalue" nm="MBB"/>
</n32>
</mex>
<n8 lb="107" cb="26" le="107" ce="42" >
<temp/>
<n10 lb="107" cb="26" le="107" ce="42">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_e5d7a516d0db4b21c4d7721116cc184b">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="107" cb="26" le="107" ce="42">
<exp pvirg="true"/>
<n32 lb="107" cb="26" le="107" ce="42">
<n8 lb="107" cb="26" le="107" ce="42" >
<temp/>
<mce lb="107" cb="26" le="107" ce="42" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_db9fdc7f16d4c11901fa6a845fa5386d">
<exp pvirg="true"/>
<mex lb="107" cb="26" le="107" ce="31" id="dc2fe1ce3eab105adc926f5848f1baa6_db9fdc7f16d4c11901fa6a845fa5386d" nm="succ_begin" arrow="1">
<n32 lb="107" cb="26">
<drx lb="107" cb="26" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n8>
</mce>
</n8>
</n37>
</wy>
<mce lb="110" cb="3" le="110" ce="30" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_bd41464d5b1c02629848206c873da121">
<exp pvirg="true"/>
<mex lb="110" cb="3" le="110" ce="8" id="dc2fe1ce3eab105adc926f5848f1baa6_bd41464d5b1c02629848206c873da121" nm="erase" arrow="1">
<n32 lb="110" cb="3">
<drx lb="110" cb="3" kind="lvalue" nm="MBB"/>
</n32>
</mex>
<n10 lb="110" cb="14">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="110" cb="14">
<drx lb="110" cb="14" kind="lvalue" nm="Tail"/>
</n32>
</n10>
<n10 lb="110" cb="20" le="110" ce="29">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="110" cb="20" le="110" ce="29">
<exp pvirg="true"/>
<mce lb="110" cb="20" le="110" ce="29" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="110" cb="20" le="110" ce="25" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" arrow="1">
<n32 lb="110" cb="20">
<drx lb="110" cb="20" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</mce>
<if lb="113" cb="3" le="115" ce="37">
<ocx lb="113" cb="7" le="113" ce="76" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="113" cb="40">
<drx lb="113" cb="40" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="113" cb="7" le="113" ce="38">
<ocx lb="113" cb="7" le="113" ce="38" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="113" cb="7">
<drx lb="113" cb="7" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<n26 lb="113" cb="9" le="113" ce="38">
<n10 lb="113" cb="9" le="113" ce="35">
<typeptr id="cf80d347400835f00b932d17946e2cd9_e970e49233fd5157a6b114e9ceb07f8d">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="113" cb="35">
<drx lb="113" cb="35" kind="lvalue" nm="MBB"/>
</n32>
</n10>
</n26>
</ocx>
</n32>
<mte lb="113" cb="43" le="113" ce="76">
<exp pvirg="true"/>
<n32 lb="113" cb="43" le="113" ce="76">
<n26 lb="113" cb="43" le="113" ce="76">
<n10 lb="113" cb="43" le="113" ce="69">
<typeptr id="cf80d347400835f00b932d17946e2cd9_e970e49233fd5157a6b114e9ceb07f8d">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="113" cb="69">
<drx lb="113" cb="69" kind="lvalue" nm="NewDest"/>
</n32>
</n10>
</n26>
</n32>
</mte>
</ocx>
<n37 lb="114" cb="5" le="115" ce="37">
<mce lb="114" cb="5" le="115" ce="37" nbparm="5" id="35dcc986b9fc41c6f521acfc055f8d35_149de74955373521915b33c36082c449">
<exp pvirg="true"/>
<mex lb="114" cb="5" id="35dcc986b9fc41c6f521acfc055f8d35_149de74955373521915b33c36082c449" nm="InsertBranch" arrow="1">
<n19 lb="114" cb="5"/>
</mex>
<uo lb="114" cb="18" le="114" ce="19" kind="*">
<n32 lb="114" cb="19">
<drx lb="114" cb="19" kind="lvalue" nm="MBB"/>
</n32>
</uo>
<n32 lb="114" cb="24">
<drx lb="114" cb="24" kind="lvalue" nm="NewDest"/>
</n32>
<n32 lb="114" cb="33">
<n16 lb="114" cb="33">
<exp pvirg="true"/>
</n16>
</n32>
<mte lb="114" cb="42" le="114" ce="73">
<exp pvirg="true"/>
<n32 lb="114" cb="42" le="114" ce="73">
<n32 lb="114" cb="42" le="114" ce="73">
<n8 lb="114" cb="42" le="114" ce="73" >
<temp/>
<n11 lb="114" cb="42" le="114" ce="73">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
</n11>
</n8>
</n32>
</n32>
</mte>
<n10 lb="115" cb="18" le="115" ce="36">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="115" cb="18" le="115" ce="36">
<exp pvirg="true"/>
<mce lb="115" cb="18" le="115" ce="36" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="115" cb="18" le="115" ce="24" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="115" cb="18">
<ocx lb="115" cb="18" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="115" cb="22">
<drx lb="115" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="115" cb="18">
<drx lb="115" cb="18" kind="lvalue" nm="Tail"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
</mce>
</n37>
</if>
<mce lb="116" cb="3" le="116" ce="28" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_db6337ee2d282be164c5dd8191f37c5a">
<exp pvirg="true"/>
<mex lb="116" cb="3" le="116" ce="8" id="dc2fe1ce3eab105adc926f5848f1baa6_db6337ee2d282be164c5dd8191f37c5a" nm="addSuccessor" arrow="1">
<n32 lb="116" cb="3">
<drx lb="116" cb="3" kind="lvalue" nm="MBB"/>
</n32>
</mex>
<n32 lb="116" cb="21">
<drx lb="116" cb="21" kind="lvalue" nm="NewDest"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</u>

</Stmt>
</m>
<m name="commuteInstruction" id="3429a007d3d042404e211b6ebd4c8c1b_97785e1d701bef8bdfb8abeac5228b61" file="1" linestart="121" lineend="175" previous="35dcc986b9fc41c6f521acfc055f8d35_97785e1d701bef8bdfb8abeac5228b61" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMI" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="247" cb="57"/>

</Stmt>
</p>
<Stmt>
<u lb="122" cb="69" le="175" ce="1">
<dst lb="123" cb="3" le="123" ce="42">
<exp pvirg="true"/>
<Var nm="MCID">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="123" cb="29" le="123" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="123" cb="29" le="123" ce="33" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="123" cb="29">
<n32 lb="123" cb="29">
<drx lb="123" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="124" cb="3" le="124" ce="34">
<exp pvirg="true"/>
<Var nm="HasDef" value="true">
<bt name="bool"/>
<n32 lb="124" cb="17" le="124" ce="33">
<mce lb="124" cb="17" le="124" ce="33" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_69630a88f0e1070aa79ec927ecd267a3">
<exp pvirg="true"/>
<mex lb="124" cb="17" le="124" ce="22" id="4a2ff077d443c99e1182a35779fbc93e_69630a88f0e1070aa79ec927ecd267a3" nm="getNumDefs" point="1">
<drx lb="124" cb="17" kind="lvalue" nm="MCID"/>
</mex>
</mce>
</n32>
</Var>
</dst>
<if lb="125" cb="3" le="127" ce="12">
<xop lb="125" cb="7" le="125" ce="42" kind="&amp;&amp;">
<n32 lb="125" cb="7">
<drx lb="125" cb="7" kind="lvalue" nm="HasDef"/>
</n32>
<uo lb="125" cb="17" le="125" ce="42" kind="!">
<mce lb="125" cb="18" le="125" ce="42" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="125" cb="18" le="125" ce="36" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="125" cb="18" le="125" ce="34">
<mce lb="125" cb="18" le="125" ce="34" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="125" cb="18" le="125" ce="22" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="125" cb="18">
<drx lb="125" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="125" cb="33">
<n45 lb="125" cb="33">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</uo>
</xop>
<rx lb="127" cb="5" le="127" ce="12" pvirg="true">
<n32 lb="127" cb="12">
<n16 lb="127" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<dst lb="128" cb="3" le="128" ce="22">
<exp pvirg="true"/>
<Var nm="Idx1" value="true">
<bt name="unsigned int"/>
</Var>
<Var nm="Idx2" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="129" cb="3" le="132" ce="3">
<uo lb="129" cb="7" le="129" ce="44" kind="!">
<mce lb="129" cb="8" le="129" ce="44" nbparm="3" id="35dcc986b9fc41c6f521acfc055f8d35_05e8764dbbf82428ee881ffd9e3b952b">
<exp pvirg="true"/>
<mex lb="129" cb="8" id="35dcc986b9fc41c6f521acfc055f8d35_05e8764dbbf82428ee881ffd9e3b952b" nm="findCommutedOpIndices" arrow="1">
<n19 lb="129" cb="8"/>
</mex>
<n32 lb="129" cb="30">
<drx lb="129" cb="30" kind="lvalue" nm="MI"/>
</n32>
<drx lb="129" cb="34" kind="lvalue" nm="Idx1"/>
<drx lb="129" cb="40" kind="lvalue" nm="Idx2"/>
</mce>
</uo>
<u lb="129" cb="47" le="132" ce="3">
<ocast lb="130" cb="5" le="130" ce="5">
<bt name="void"/>
<n46 lb="130" cb="5" le="130" ce="5">
<exp pvirg="true"/>
<xop lb="130" cb="5" le="130" ce="5" kind="||">
<n46 lb="130" cb="5" le="130" ce="5">
<exp pvirg="true"/>
<uo lb="130" cb="5" le="130" ce="5" kind="!">
<uo lb="130" cb="5" le="130" ce="5" kind="!">
<n46 lb="130" cb="5" le="130" ce="5">
<exp pvirg="true"/>
<xop lb="130" cb="5" le="130" ce="5" kind="&amp;&amp;">
<mce lb="130" cb="5" le="130" ce="5" nbparm="1" id="d038367435b7928d04997491e912d58d_94fe4091efe82144c8ea68d3bb30d5b9">
<exp pvirg="true"/>
<mex lb="130" cb="5" le="130" ce="5" id="d038367435b7928d04997491e912d58d_94fe4091efe82144c8ea68d3bb30d5b9" nm="isCommutable" arrow="1">
<n32 lb="130" cb="5">
<n32 lb="130" cb="5">
<drx lb="130" cb="5" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<n32 lb="130" cb="5">
<n32 lb="130" cb="5">
<n52 lb="130" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="130" cb="5" le="130" ce="5">
<n46 lb="130" cb="5" le="130" ce="5">
<exp pvirg="true"/>
<xop lb="130" cb="5" le="130" ce="5" kind=",">
<ce lb="130" cb="5" le="130" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="130" cb="5">
<drx lb="130" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="130" cb="5">
<n52 lb="130" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="130" cb="5">
<n52 lb="130" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="130" cb="5">
<n45 lb="130" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="130" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="131" cb="5" le="131" ce="12" pvirg="true">
<n32 lb="131" cb="12">
<n16 lb="131" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>
</if>
<ocast lb="134" cb="3" le="134" ce="3">
<bt name="void"/>
<n46 lb="134" cb="3" le="134" ce="3">
<exp pvirg="true"/>
<xop lb="134" cb="3" le="134" ce="3" kind="||">
<n46 lb="134" cb="3" le="134" ce="3">
<exp pvirg="true"/>
<uo lb="134" cb="3" le="134" ce="3" kind="!">
<uo lb="134" cb="3" le="134" ce="3" kind="!">
<n46 lb="134" cb="3" le="134" ce="3">
<exp pvirg="true"/>
<xop lb="134" cb="3" le="134" ce="3" kind="&amp;&amp;">
<xop lb="134" cb="3" le="134" ce="3" kind="&amp;&amp;">
<mce lb="134" cb="3" le="134" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="134" cb="3" le="134" ce="3" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="134" cb="3" le="134" ce="3">
<mce lb="134" cb="3" le="134" ce="3" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="134" cb="3" le="134" ce="3" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="134" cb="3">
<drx lb="134" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="134" cb="3">
<drx lb="134" cb="3" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<mce lb="134" cb="3" le="134" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="134" cb="3" le="134" ce="3" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="134" cb="3" le="134" ce="3">
<mce lb="134" cb="3" le="134" ce="3" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="134" cb="3" le="134" ce="3" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="134" cb="3">
<drx lb="134" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="134" cb="3">
<drx lb="134" cb="3" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</xop>
<n32 lb="134" cb="3">
<n32 lb="134" cb="3">
<n52 lb="134" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="134" cb="3" le="134" ce="3">
<n46 lb="134" cb="3" le="134" ce="3">
<exp pvirg="true"/>
<xop lb="134" cb="3" le="134" ce="3" kind=",">
<ce lb="134" cb="3" le="134" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="134" cb="3">
<drx lb="134" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="134" cb="3">
<n52 lb="134" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="134" cb="3">
<n52 lb="134" cb="3"/>
</n32>
<n32 lb="134" cb="3">
<n45 lb="134" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="134" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="136" cb="3" le="136" ce="58">
<exp pvirg="true"/>
<Var nm="Reg0" value="true">
<bt name="unsigned int"/>
<co lb="136" cb="19" le="136" ce="57">
<exp pvirg="true"/>
<n32 lb="136" cb="19">
<drx lb="136" cb="19" kind="lvalue" nm="HasDef"/>
</n32>
<mce lb="136" cb="28" le="136" ce="53" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="136" cb="28" le="136" ce="46" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="136" cb="28" le="136" ce="44">
<mce lb="136" cb="28" le="136" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="136" cb="28" le="136" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="136" cb="28">
<drx lb="136" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="136" cb="43">
<n45 lb="136" cb="43"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<n32 lb="136" cb="57">
<n45 lb="136" cb="57"/>
</n32>
</co>
</Var>
</dst>
<dst lb="137" cb="3" le="137" ce="48">
<exp pvirg="true"/>
<Var nm="Reg1" value="true">
<bt name="unsigned int"/>
<mce lb="137" cb="19" le="137" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="137" cb="19" le="137" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="137" cb="19" le="137" ce="38">
<mce lb="137" cb="19" le="137" ce="38" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="137" cb="19" le="137" ce="23" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="137" cb="19">
<drx lb="137" cb="19" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="137" cb="34">
<drx lb="137" cb="34" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="138" cb="3" le="138" ce="48">
<exp pvirg="true"/>
<Var nm="Reg2" value="true">
<bt name="unsigned int"/>
<mce lb="138" cb="19" le="138" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="138" cb="19" le="138" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="138" cb="19" le="138" ce="38">
<mce lb="138" cb="19" le="138" ce="38" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="138" cb="19" le="138" ce="23" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="138" cb="19">
<drx lb="138" cb="19" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="138" cb="34">
<drx lb="138" cb="34" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="139" cb="3" le="139" ce="64">
<exp pvirg="true"/>
<Var nm="SubReg0" value="true">
<bt name="unsigned int"/>
<co lb="139" cb="22" le="139" ce="63">
<exp pvirg="true"/>
<n32 lb="139" cb="22">
<drx lb="139" cb="22" kind="lvalue" nm="HasDef"/>
</n32>
<mce lb="139" cb="31" le="139" ce="59" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="139" cb="31" le="139" ce="49" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="139" cb="31" le="139" ce="47">
<mce lb="139" cb="31" le="139" ce="47" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="139" cb="31" le="139" ce="35" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="139" cb="31">
<drx lb="139" cb="31" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="139" cb="46">
<n45 lb="139" cb="46"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<n32 lb="139" cb="63">
<n45 lb="139" cb="63"/>
</n32>
</co>
</Var>
</dst>
<dst lb="140" cb="3" le="140" ce="54">
<exp pvirg="true"/>
<Var nm="SubReg1" value="true">
<bt name="unsigned int"/>
<mce lb="140" cb="22" le="140" ce="53" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="140" cb="22" le="140" ce="43" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="140" cb="22" le="140" ce="41">
<mce lb="140" cb="22" le="140" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="140" cb="22" le="140" ce="26" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="140" cb="22">
<drx lb="140" cb="22" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="140" cb="37">
<drx lb="140" cb="37" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="141" cb="3" le="141" ce="54">
<exp pvirg="true"/>
<Var nm="SubReg2" value="true">
<bt name="unsigned int"/>
<mce lb="141" cb="22" le="141" ce="53" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="141" cb="22" le="141" ce="43" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="141" cb="22" le="141" ce="41">
<mce lb="141" cb="22" le="141" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="141" cb="22" le="141" ce="26" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="141" cb="22">
<drx lb="141" cb="22" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="141" cb="37">
<drx lb="141" cb="37" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="142" cb="3" le="142" ce="50">
<exp pvirg="true"/>
<Var nm="Reg1IsKill" value="true">
<bt name="bool"/>
<mce lb="142" cb="21" le="142" ce="49" nbparm="0" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b">
<exp pvirg="true"/>
<mex lb="142" cb="21" le="142" ce="42" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b" nm="isKill" point="1">
<n32 lb="142" cb="21" le="142" ce="40">
<mce lb="142" cb="21" le="142" ce="40" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="142" cb="21" le="142" ce="25" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="142" cb="21">
<drx lb="142" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="142" cb="36">
<drx lb="142" cb="36" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="143" cb="3" le="143" ce="50">
<exp pvirg="true"/>
<Var nm="Reg2IsKill" value="true">
<bt name="bool"/>
<mce lb="143" cb="21" le="143" ce="49" nbparm="0" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b">
<exp pvirg="true"/>
<mex lb="143" cb="21" le="143" ce="42" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b" nm="isKill" point="1">
<n32 lb="143" cb="21" le="143" ce="40">
<mce lb="143" cb="21" le="143" ce="40" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="143" cb="21" le="143" ce="25" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="143" cb="21">
<drx lb="143" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="143" cb="36">
<drx lb="143" cb="36" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="146" cb="3" le="156" ce="3" else="true" elselb="151" elsecb="10">
<xop lb="146" cb="7" le="147" ce="66" kind="&amp;&amp;">
<xop lb="146" cb="7" le="146" ce="25" kind="&amp;&amp;">
<n32 lb="146" cb="7">
<drx lb="146" cb="7" kind="lvalue" nm="HasDef"/>
</n32>
<xop lb="146" cb="17" le="146" ce="25" kind="==">
<n32 lb="146" cb="17">
<drx lb="146" cb="17" kind="lvalue" nm="Reg0"/>
</n32>
<n32 lb="146" cb="25">
<drx lb="146" cb="25" kind="lvalue" nm="Reg1"/>
</n32>
</xop>
</xop>
<xop lb="147" cb="7" le="147" ce="66" kind="==">
<mce lb="147" cb="7" le="147" ce="61" nbparm="2" id="4a2ff077d443c99e1182a35779fbc93e_a22a0f2dfeee3f032b009cb418a634da">
<exp pvirg="true"/>
<mex lb="147" cb="7" le="147" ce="21" id="4a2ff077d443c99e1182a35779fbc93e_a22a0f2dfeee3f032b009cb418a634da" nm="getOperandConstraint" point="1">
<mce lb="147" cb="7" le="147" ce="19" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="147" cb="7" le="147" ce="11" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="147" cb="7">
<n32 lb="147" cb="7">
<drx lb="147" cb="7" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</mex>
<n32 lb="147" cb="42">
<drx lb="147" cb="42" kind="lvalue" nm="Idx1"/>
</n32>
<drx lb="147" cb="48" le="147" ce="54" id="4a2ff077d443c99e1182a35779fbc93e_4910a85b59215418b9ddbeca158393e3" nm="TIED_TO"/>
</mce>
<n45 lb="147" cb="66"/>
</xop>
</xop>
<u lb="147" cb="69" le="151" ce="3">
<xop lb="148" cb="5" le="148" ce="18" kind="=">
<drx lb="148" cb="5" kind="lvalue" nm="Reg2IsKill"/>
<n9 lb="148" cb="18"/>
</xop>
<xop lb="149" cb="5" le="149" ce="12" kind="=">
<drx lb="149" cb="5" kind="lvalue" nm="Reg0"/>
<n32 lb="149" cb="12">
<drx lb="149" cb="12" kind="lvalue" nm="Reg2"/>
</n32>
</xop>
<xop lb="150" cb="5" le="150" ce="15" kind="=">
<drx lb="150" cb="5" kind="lvalue" nm="SubReg0"/>
<n32 lb="150" cb="15">
<drx lb="150" cb="15" kind="lvalue" nm="SubReg2"/>
</n32>
</xop>
</u>
<if lb="151" cb="10" le="156" ce="3">
<xop lb="151" cb="14" le="152" ce="73" kind="&amp;&amp;">
<xop lb="151" cb="14" le="151" ce="32" kind="&amp;&amp;">
<n32 lb="151" cb="14">
<drx lb="151" cb="14" kind="lvalue" nm="HasDef"/>
</n32>
<xop lb="151" cb="24" le="151" ce="32" kind="==">
<n32 lb="151" cb="24">
<drx lb="151" cb="24" kind="lvalue" nm="Reg0"/>
</n32>
<n32 lb="151" cb="32">
<drx lb="151" cb="32" kind="lvalue" nm="Reg2"/>
</n32>
</xop>
</xop>
<xop lb="152" cb="14" le="152" ce="73" kind="==">
<mce lb="152" cb="14" le="152" ce="68" nbparm="2" id="4a2ff077d443c99e1182a35779fbc93e_a22a0f2dfeee3f032b009cb418a634da">
<exp pvirg="true"/>
<mex lb="152" cb="14" le="152" ce="28" id="4a2ff077d443c99e1182a35779fbc93e_a22a0f2dfeee3f032b009cb418a634da" nm="getOperandConstraint" point="1">
<mce lb="152" cb="14" le="152" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="152" cb="14" le="152" ce="18" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="152" cb="14">
<n32 lb="152" cb="14">
<drx lb="152" cb="14" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</mex>
<n32 lb="152" cb="49">
<drx lb="152" cb="49" kind="lvalue" nm="Idx2"/>
</n32>
<drx lb="152" cb="55" le="152" ce="61" id="4a2ff077d443c99e1182a35779fbc93e_4910a85b59215418b9ddbeca158393e3" nm="TIED_TO"/>
</mce>
<n45 lb="152" cb="73"/>
</xop>
</xop>
<u lb="152" cb="76" le="156" ce="3">
<xop lb="153" cb="5" le="153" ce="18" kind="=">
<drx lb="153" cb="5" kind="lvalue" nm="Reg1IsKill"/>
<n9 lb="153" cb="18"/>
</xop>
<xop lb="154" cb="5" le="154" ce="12" kind="=">
<drx lb="154" cb="5" kind="lvalue" nm="Reg0"/>
<n32 lb="154" cb="12">
<drx lb="154" cb="12" kind="lvalue" nm="Reg1"/>
</n32>
</xop>
<xop lb="155" cb="5" le="155" ce="15" kind="=">
<drx lb="155" cb="5" kind="lvalue" nm="SubReg0"/>
<n32 lb="155" cb="15">
<drx lb="155" cb="15" kind="lvalue" nm="SubReg1"/>
</n32>
</xop>
</u>
</if>
</if>
<if lb="158" cb="3" le="162" ce="3">
<n32 lb="158" cb="7">
<drx lb="158" cb="7" kind="lvalue" nm="NewMI"/>
</n32>
<u lb="158" cb="14" le="162" ce="3">
<dst lb="160" cb="5" le="160" ce="56">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="160" cb="27" le="160" ce="55" kind="*">
<mce lb="160" cb="28" le="160" ce="55" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="160" cb="28" le="160" ce="45" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="160" cb="28" le="160" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="160" cb="28" le="160" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="160" cb="28">
<drx lb="160" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</uo>
</Var>
</dst>
<xop lb="161" cb="5" le="161" ce="33" kind="=">
<drx lb="161" cb="5" kind="lvalue" nm="MI"/>
<mce lb="161" cb="10" le="161" ce="33" nbparm="1" id="895a66b41661e915ba6854da2359580f_aa687696476dcc5fa2d11c5b44e5a684">
<exp pvirg="true"/>
<mex lb="161" cb="10" le="161" ce="13" id="895a66b41661e915ba6854da2359580f_aa687696476dcc5fa2d11c5b44e5a684" nm="CloneMachineInstr" point="1">
<drx lb="161" cb="10" kind="lvalue" nm="MF"/>
</mex>
<n32 lb="161" cb="31">
<n32 lb="161" cb="31">
<drx lb="161" cb="31" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mce>
</xop>
</u>
</if>
<if lb="164" cb="3" le="167" ce="3">
<n32 lb="164" cb="7">
<drx lb="164" cb="7" kind="lvalue" nm="HasDef"/>
</n32>
<u lb="164" cb="15" le="167" ce="3">
<mce lb="165" cb="5" le="165" ce="34" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="165" cb="5" le="165" ce="23" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="165" cb="5" le="165" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="165" cb="5" le="165" ce="9" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="165" cb="5">
<drx lb="165" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="165" cb="20">
<n45 lb="165" cb="20"/>
</n32>
</mce>
</mex>
<n32 lb="165" cb="30">
<drx lb="165" cb="30" kind="lvalue" nm="Reg0"/>
</n32>
</mce>
<mce lb="166" cb="5" le="166" ce="40" nbparm="1" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b">
<exp pvirg="true"/>
<mex lb="166" cb="5" le="166" ce="23" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b" nm="setSubReg" point="1">
<mce lb="166" cb="5" le="166" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="166" cb="5" le="166" ce="9" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="166" cb="5">
<drx lb="166" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="166" cb="20">
<n45 lb="166" cb="20"/>
</n32>
</mce>
</mex>
<n32 lb="166" cb="33">
<drx lb="166" cb="33" kind="lvalue" nm="SubReg0"/>
</n32>
</mce>
</u>
</if>
<mce lb="168" cb="3" le="168" ce="35" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="168" cb="3" le="168" ce="24" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="168" cb="3" le="168" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="168" cb="3" le="168" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="168" cb="3">
<drx lb="168" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="168" cb="18">
<drx lb="168" cb="18" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</mex>
<n32 lb="168" cb="31">
<drx lb="168" cb="31" kind="lvalue" nm="Reg1"/>
</n32>
</mce>
<mce lb="169" cb="3" le="169" ce="35" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="169" cb="3" le="169" ce="24" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="169" cb="3" le="169" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="169" cb="3" le="169" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="169" cb="3">
<drx lb="169" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="169" cb="18">
<drx lb="169" cb="18" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</mex>
<n32 lb="169" cb="31">
<drx lb="169" cb="31" kind="lvalue" nm="Reg2"/>
</n32>
</mce>
<mce lb="170" cb="3" le="170" ce="41" nbparm="1" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b">
<exp pvirg="true"/>
<mex lb="170" cb="3" le="170" ce="24" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b" nm="setSubReg" point="1">
<mce lb="170" cb="3" le="170" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="170" cb="3" le="170" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="170" cb="3">
<drx lb="170" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="170" cb="18">
<drx lb="170" cb="18" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</mex>
<n32 lb="170" cb="34">
<drx lb="170" cb="34" kind="lvalue" nm="SubReg1"/>
</n32>
</mce>
<mce lb="171" cb="3" le="171" ce="41" nbparm="1" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b">
<exp pvirg="true"/>
<mex lb="171" cb="3" le="171" ce="24" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b" nm="setSubReg" point="1">
<mce lb="171" cb="3" le="171" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="171" cb="3" le="171" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="171" cb="3">
<drx lb="171" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="171" cb="18">
<drx lb="171" cb="18" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</mex>
<n32 lb="171" cb="34">
<drx lb="171" cb="34" kind="lvalue" nm="SubReg2"/>
</n32>
</mce>
<mce lb="172" cb="3" le="172" ce="44" nbparm="1" id="84c010a1a9c2223bad1481218c714125_8e15d9c2e22321c51132101fde6f6ff6">
<exp pvirg="true"/>
<mex lb="172" cb="3" le="172" ce="24" id="84c010a1a9c2223bad1481218c714125_8e15d9c2e22321c51132101fde6f6ff6" nm="setIsKill" point="1">
<mce lb="172" cb="3" le="172" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="172" cb="3" le="172" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="172" cb="3">
<drx lb="172" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="172" cb="18">
<drx lb="172" cb="18" kind="lvalue" nm="Idx2"/>
</n32>
</mce>
</mex>
<n32 lb="172" cb="34">
<drx lb="172" cb="34" kind="lvalue" nm="Reg1IsKill"/>
</n32>
</mce>
<mce lb="173" cb="3" le="173" ce="44" nbparm="1" id="84c010a1a9c2223bad1481218c714125_8e15d9c2e22321c51132101fde6f6ff6">
<exp pvirg="true"/>
<mex lb="173" cb="3" le="173" ce="24" id="84c010a1a9c2223bad1481218c714125_8e15d9c2e22321c51132101fde6f6ff6" nm="setIsKill" point="1">
<mce lb="173" cb="3" le="173" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="173" cb="3" le="173" ce="7" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="173" cb="3">
<drx lb="173" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="173" cb="18">
<drx lb="173" cb="18" kind="lvalue" nm="Idx1"/>
</n32>
</mce>
</mex>
<n32 lb="173" cb="34">
<drx lb="173" cb="34" kind="lvalue" nm="Reg2IsKill"/>
</n32>
</mce>
<rx lb="174" cb="3" le="174" ce="10" pvirg="true">
<n32 lb="174" cb="10">
<drx lb="174" cb="10" kind="lvalue" nm="MI"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="findCommutedOpIndices" id="3429a007d3d042404e211b6ebd4c8c1b_05e8764dbbf82428ee881ffd9e3b952b" file="1" linestart="180" lineend="198" previous="35dcc986b9fc41c6f521acfc055f8d35_05e8764dbbf82428ee881ffd9e3b952b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcOpIdx1" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcOpIdx2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="182" cb="72" le="198" ce="1">
<ocast lb="183" cb="3" le="183" ce="3">
<bt name="void"/>
<n46 lb="183" cb="3" le="183" ce="3">
<exp pvirg="true"/>
<xop lb="183" cb="3" le="183" ce="3" kind="||">
<n46 lb="183" cb="3" le="183" ce="3">
<exp pvirg="true"/>
<uo lb="183" cb="3" le="183" ce="3" kind="!">
<uo lb="183" cb="3" le="183" ce="3" kind="!">
<n46 lb="183" cb="3" le="183" ce="3">
<exp pvirg="true"/>
<xop lb="183" cb="3" le="183" ce="3" kind="&amp;&amp;">
<uo lb="183" cb="3" le="183" ce="3" kind="!">
<mce lb="183" cb="3" le="183" ce="3" nbparm="0" id="d038367435b7928d04997491e912d58d_5be621d41c162a758d8b42672de004fe">
<exp pvirg="true"/>
<mex lb="183" cb="3" le="183" ce="3" id="d038367435b7928d04997491e912d58d_5be621d41c162a758d8b42672de004fe" nm="isBundle" arrow="1">
<n32 lb="183" cb="3">
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<n32 lb="183" cb="3">
<n32 lb="183" cb="3">
<n52 lb="183" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="183" cb="3" le="183" ce="3">
<n46 lb="183" cb="3" le="183" ce="3">
<exp pvirg="true"/>
<xop lb="183" cb="3" le="183" ce="3" kind=",">
<ce lb="183" cb="3" le="183" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="183" cb="3">
<drx lb="183" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="183" cb="3">
<n52 lb="183" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="183" cb="3">
<n52 lb="183" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="183" cb="3">
<n45 lb="183" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="183" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="186" cb="3" le="186" ce="42">
<exp pvirg="true"/>
<Var nm="MCID">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="186" cb="29" le="186" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="186" cb="29" le="186" ce="33" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="186" cb="29">
<n32 lb="186" cb="29">
<drx lb="186" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="187" cb="3" le="188" ce="12">
<uo lb="187" cb="7" le="187" ce="26" kind="!">
<mce lb="187" cb="8" le="187" ce="26" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_3c6868fd0495141678d5c114bc6de10f">
<exp pvirg="true"/>
<mex lb="187" cb="8" le="187" ce="13" id="4a2ff077d443c99e1182a35779fbc93e_3c6868fd0495141678d5c114bc6de10f" nm="isCommutable" point="1">
<drx lb="187" cb="8" kind="lvalue" nm="MCID"/>
</mex>
</mce>
</uo>
<rx lb="188" cb="5" le="188" ce="12" pvirg="true">
<n9 lb="188" cb="12"/>
</rx>
</if>
<xop lb="191" cb="3" le="191" ce="31" kind="=">
<drx lb="191" cb="3" kind="lvalue" nm="SrcOpIdx1"/>
<mce lb="191" cb="15" le="191" ce="31" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_69630a88f0e1070aa79ec927ecd267a3">
<exp pvirg="true"/>
<mex lb="191" cb="15" le="191" ce="20" id="4a2ff077d443c99e1182a35779fbc93e_69630a88f0e1070aa79ec927ecd267a3" nm="getNumDefs" point="1">
<drx lb="191" cb="15" kind="lvalue" nm="MCID"/>
</mex>
</mce>
</xop>
<xop lb="192" cb="3" le="192" ce="27" kind="=">
<drx lb="192" cb="3" kind="lvalue" nm="SrcOpIdx2"/>
<xop lb="192" cb="15" le="192" ce="27" kind="+">
<n32 lb="192" cb="15">
<drx lb="192" cb="15" kind="lvalue" nm="SrcOpIdx1"/>
</n32>
<n32 lb="192" cb="27">
<n45 lb="192" cb="27">
<flit/>
</n45>
</n32>
</xop>
</xop>
<if lb="193" cb="3" le="196" ce="12">
<xop lb="193" cb="7" le="194" ce="40" kind="||">
<uo lb="193" cb="7" le="193" ce="40" kind="!">
<mce lb="193" cb="8" le="193" ce="40" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="193" cb="8" le="193" ce="34" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="193" cb="8" le="193" ce="32">
<mce lb="193" cb="8" le="193" ce="32" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="193" cb="8" le="193" ce="12" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="193" cb="8">
<drx lb="193" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="193" cb="23">
<drx lb="193" cb="23" kind="lvalue" nm="SrcOpIdx1"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</uo>
<uo lb="194" cb="7" le="194" ce="40" kind="!">
<mce lb="194" cb="8" le="194" ce="40" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="194" cb="8" le="194" ce="34" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="194" cb="8" le="194" ce="32">
<mce lb="194" cb="8" le="194" ce="32" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="194" cb="8" le="194" ce="12" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="194" cb="8">
<drx lb="194" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="194" cb="23">
<drx lb="194" cb="23" kind="lvalue" nm="SrcOpIdx2"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</uo>
</xop>
<rx lb="196" cb="5" le="196" ce="12" pvirg="true">
<n9 lb="196" cb="12"/>
</rx>
</if>
<rx lb="197" cb="3" le="197" ce="10" pvirg="true">
<n9 lb="197" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isUnpredicatedTerminator" id="3429a007d3d042404e211b6ebd4c8c1b_d30f4c87ddc12d3e5ffdf05f0fd74ac8" file="1" linestart="201" lineend="211" previous="35dcc986b9fc41c6f521acfc055f8d35_d30f4c87ddc12d3e5ffdf05f0fd74ac8" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="202" cb="73" le="211" ce="1">
<if lb="203" cb="3" le="203" ce="35">
<uo lb="203" cb="7" le="203" ce="25" kind="!">
<mce lb="203" cb="8" le="203" ce="25" nbparm="1" id="d038367435b7928d04997491e912d58d_eeaf12cef7bf237fa1f3a8ce6fbfe7d7">
<exp pvirg="true"/>
<mex lb="203" cb="8" le="203" ce="12" id="d038367435b7928d04997491e912d58d_eeaf12cef7bf237fa1f3a8ce6fbfe7d7" nm="isTerminator" arrow="1">
<n32 lb="203" cb="8">
<drx lb="203" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</uo>
<rx lb="203" cb="28" le="203" ce="35" pvirg="true">
<n9 lb="203" cb="35"/>
</rx>
</if>
<if lb="206" cb="3" le="207" ce="12">
<xop lb="206" cb="7" le="206" ce="40" kind="&amp;&amp;">
<mce lb="206" cb="7" le="206" ce="20" nbparm="1" id="d038367435b7928d04997491e912d58d_f3935641c3ee5d9d59a98b6e2247c899">
<exp pvirg="true"/>
<mex lb="206" cb="7" le="206" ce="11" id="d038367435b7928d04997491e912d58d_f3935641c3ee5d9d59a98b6e2247c899" nm="isBranch" arrow="1">
<n32 lb="206" cb="7">
<drx lb="206" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<uo lb="206" cb="25" le="206" ce="40" kind="!">
<mce lb="206" cb="26" le="206" ce="40" nbparm="1" id="d038367435b7928d04997491e912d58d_e5a479a447f69c854376c0d83743d6bb">
<exp pvirg="true"/>
<mex lb="206" cb="26" le="206" ce="30" id="d038367435b7928d04997491e912d58d_e5a479a447f69c854376c0d83743d6bb" nm="isBarrier" arrow="1">
<n32 lb="206" cb="26">
<drx lb="206" cb="26" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</uo>
</xop>
<rx lb="207" cb="5" le="207" ce="12" pvirg="true">
<n9 lb="207" cb="12"/>
</rx>
</if>
<if lb="208" cb="3" le="209" ce="12">
<uo lb="208" cb="7" le="208" ce="25" kind="!">
<mce lb="208" cb="8" le="208" ce="25" nbparm="1" id="d038367435b7928d04997491e912d58d_34654ca13afae2f8cbaacdc54196108e">
<exp pvirg="true"/>
<mex lb="208" cb="8" le="208" ce="12" id="d038367435b7928d04997491e912d58d_34654ca13afae2f8cbaacdc54196108e" nm="isPredicable" arrow="1">
<n32 lb="208" cb="8">
<drx lb="208" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</uo>
<rx lb="209" cb="5" le="209" ce="12" pvirg="true">
<n9 lb="209" cb="12"/>
</rx>
</if>
<rx lb="210" cb="3" le="210" ce="26" pvirg="true">
<uo lb="210" cb="10" le="210" ce="26" kind="!">
<mce lb="210" cb="11" le="210" ce="26" nbparm="1" id="35dcc986b9fc41c6f521acfc055f8d35_647ea473fbb9b0aecc5b05e5c5ebd76d">
<exp pvirg="true"/>
<mex lb="210" cb="11" id="35dcc986b9fc41c6f521acfc055f8d35_647ea473fbb9b0aecc5b05e5c5ebd76d" nm="isPredicated" arrow="1">
<n19 lb="210" cb="11"/>
</mex>
<n32 lb="210" cb="24">
<drx lb="210" cb="24" kind="lvalue" nm="MI"/>
</n32>
</mce>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="PredicateInstruction" id="3429a007d3d042404e211b6ebd4c8c1b_9164be6cbc1b712d1119befc141f1f85" file="1" linestart="214" lineend="242" previous="35dcc986b9fc41c6f521acfc055f8d35_9164be6cbc1b712d1119befc141f1f85" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="215" cb="80" le="242" ce="1">
<dst lb="216" cb="3" le="216" ce="26">
<exp pvirg="true"/>
<Var nm="MadeChange" value="true">
<bt name="bool"/>
<n9 lb="216" cb="21"/>
</Var>
</dst>
<ocast lb="218" cb="3" le="218" ce="3">
<bt name="void"/>
<n46 lb="218" cb="3" le="218" ce="3">
<exp pvirg="true"/>
<xop lb="218" cb="3" le="218" ce="3" kind="||">
<n46 lb="218" cb="3" le="218" ce="3">
<exp pvirg="true"/>
<uo lb="218" cb="3" le="218" ce="3" kind="!">
<uo lb="218" cb="3" le="218" ce="3" kind="!">
<n46 lb="218" cb="3" le="218" ce="3">
<exp pvirg="true"/>
<xop lb="218" cb="3" le="218" ce="3" kind="&amp;&amp;">
<uo lb="218" cb="3" le="218" ce="3" kind="!">
<mce lb="218" cb="3" le="218" ce="3" nbparm="0" id="d038367435b7928d04997491e912d58d_5be621d41c162a758d8b42672de004fe">
<exp pvirg="true"/>
<mex lb="218" cb="3" le="218" ce="3" id="d038367435b7928d04997491e912d58d_5be621d41c162a758d8b42672de004fe" nm="isBundle" arrow="1">
<n32 lb="218" cb="3">
<n32 lb="218" cb="3">
<drx lb="218" cb="3" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<n32 lb="218" cb="3">
<n32 lb="218" cb="3">
<n52 lb="218" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="218" cb="3" le="218" ce="3">
<n46 lb="218" cb="3" le="218" ce="3">
<exp pvirg="true"/>
<xop lb="218" cb="3" le="218" ce="3" kind=",">
<ce lb="218" cb="3" le="218" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="218" cb="3">
<drx lb="218" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="218" cb="3">
<n52 lb="218" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="218" cb="3">
<n52 lb="218" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="218" cb="3">
<n45 lb="218" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="218" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="221" cb="3" le="221" ce="42">
<exp pvirg="true"/>
<Var nm="MCID">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="221" cb="29" le="221" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="221" cb="29" le="221" ce="33" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="221" cb="29">
<n32 lb="221" cb="29">
<drx lb="221" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="222" cb="3" le="223" ce="12">
<uo lb="222" cb="7" le="222" ce="25" kind="!">
<mce lb="222" cb="8" le="222" ce="25" nbparm="1" id="d038367435b7928d04997491e912d58d_34654ca13afae2f8cbaacdc54196108e">
<exp pvirg="true"/>
<mex lb="222" cb="8" le="222" ce="12" id="d038367435b7928d04997491e912d58d_34654ca13afae2f8cbaacdc54196108e" nm="isPredicable" arrow="1">
<n32 lb="222" cb="8">
<n32 lb="222" cb="8">
<drx lb="222" cb="8" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</uo>
<rx lb="223" cb="5" le="223" ce="12" pvirg="true">
<n9 lb="223" cb="12"/>
</rx>
</if>
<fx lb="225" cb="3" le="240" ce="3">
<dst lb="225" cb="8" le="225" ce="55">
<exp pvirg="true"/>
<Var nm="j" value="true">
<bt name="unsigned int"/>
<n32 lb="225" cb="21">
<n45 lb="225" cb="21"/>
</n32>
</Var>
<Var nm="i" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="225" cb="28">
<n45 lb="225" cb="28"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="225" cb="35" le="225" ce="54" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="225" cb="35" le="225" ce="39" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="225" cb="35">
<n32 lb="225" cb="35">
<drx lb="225" cb="35" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="225" cb="57" le="225" ce="62" kind="!=">
<n32 lb="225" cb="57">
<drx lb="225" cb="57" kind="lvalue" nm="i"/>
</n32>
<n32 lb="225" cb="62">
<drx lb="225" cb="62" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="225" cb="65" le="225" ce="67" kind="++">
<drx lb="225" cb="67" kind="lvalue" nm="i"/>
</uo>
<u lb="225" cb="70" le="240" ce="3">
<if lb="226" cb="5" le="239" ce="5">
<mce lb="226" cb="9" le="226" ce="36" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ac965a0aeb5482bf44d32987597861a8">
<exp pvirg="true"/>
<mex lb="226" cb="9" le="226" ce="24" id="4a2ff077d443c99e1182a35779fbc93e_ac965a0aeb5482bf44d32987597861a8" nm="isPredicate" point="1">
<n2 lb="226" cb="9" le="226" ce="22">
<exp pvirg="true"/>
<n32 lb="226" cb="9" le="226" ce="14">
<mex lb="226" cb="9" le="226" ce="14" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="226" cb="9" kind="lvalue" nm="MCID"/>
</mex>
</n32>
<n32 lb="226" cb="21">
<drx lb="226" cb="21" kind="lvalue" nm="i"/>
</n32>
</n2>
</mex>
</mce>
<u lb="226" cb="39" le="239" ce="5">
<dst lb="227" cb="7" le="227" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="227" cb="28" le="227" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="227" cb="28" le="227" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="227" cb="28">
<drx lb="227" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="227" cb="43">
<drx lb="227" cb="43" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="228" cb="7" le="237" ce="7" else="true" elselb="231" elsecb="14">
<mce lb="228" cb="11" le="228" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="228" cb="11" le="228" ce="14" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="228" cb="11">
<drx lb="228" cb="11" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<u lb="228" cb="23" le="231" ce="7">
<mce lb="229" cb="9" le="229" ce="35" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="229" cb="9" le="229" ce="12" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<drx lb="229" cb="9" kind="lvalue" nm="MO"/>
</mex>
<mce lb="229" cb="19" le="229" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="229" cb="19" le="229" ce="27" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<ocx lb="229" cb="19" le="229" ce="25" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="229" cb="23" le="229" ce="25">
<drx lb="229" cb="23" le="229" ce="25" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="229" cb="19">
<drx lb="229" cb="19" kind="lvalue" nm="Pred"/>
</n32>
<n32 lb="229" cb="24">
<drx lb="229" cb="24" kind="lvalue" nm="j"/>
</n32>
</ocx>
</mex>
</mce>
</mce>
<xop lb="230" cb="9" le="230" ce="22" kind="=">
<drx lb="230" cb="9" kind="lvalue" nm="MadeChange"/>
<n9 lb="230" cb="22"/>
</xop>
</u>
<if lb="231" cb="14" le="237" ce="7" else="true" elselb="234" elsecb="14">
<mce lb="231" cb="18" le="231" ce="27" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="231" cb="18" le="231" ce="21" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="231" cb="18">
<drx lb="231" cb="18" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<u lb="231" cb="30" le="234" ce="7">
<mce lb="232" cb="9" le="232" ce="35" nbparm="1" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846">
<exp pvirg="true"/>
<mex lb="232" cb="9" le="232" ce="12" id="84c010a1a9c2223bad1481218c714125_0213177628d5b4a3657594d3f404e846" nm="setImm" point="1">
<drx lb="232" cb="9" kind="lvalue" nm="MO"/>
</mex>
<mce lb="232" cb="19" le="232" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="232" cb="19" le="232" ce="27" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<ocx lb="232" cb="19" le="232" ce="25" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="232" cb="23" le="232" ce="25">
<drx lb="232" cb="23" le="232" ce="25" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="232" cb="19">
<drx lb="232" cb="19" kind="lvalue" nm="Pred"/>
</n32>
<n32 lb="232" cb="24">
<drx lb="232" cb="24" kind="lvalue" nm="j"/>
</n32>
</ocx>
</mex>
</mce>
</mce>
<xop lb="233" cb="9" le="233" ce="22" kind="=">
<drx lb="233" cb="9" kind="lvalue" nm="MadeChange"/>
<n9 lb="233" cb="22"/>
</xop>
</u>
<if lb="234" cb="14" le="237" ce="7">
<mce lb="234" cb="18" le="234" ce="27" nbparm="0" id="84c010a1a9c2223bad1481218c714125_cddd52d3c48301164faff553d7c7cef0">
<exp pvirg="true"/>
<mex lb="234" cb="18" le="234" ce="21" id="84c010a1a9c2223bad1481218c714125_cddd52d3c48301164faff553d7c7cef0" nm="isMBB" point="1">
<n32 lb="234" cb="18">
<drx lb="234" cb="18" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<u lb="234" cb="30" le="237" ce="7">
<mce lb="235" cb="9" le="235" ce="35" nbparm="1" id="84c010a1a9c2223bad1481218c714125_c03ff452e98416c3e8c86a0f8c4a8332">
<exp pvirg="true"/>
<mex lb="235" cb="9" le="235" ce="12" id="84c010a1a9c2223bad1481218c714125_c03ff452e98416c3e8c86a0f8c4a8332" nm="setMBB" point="1">
<drx lb="235" cb="9" kind="lvalue" nm="MO"/>
</mex>
<mce lb="235" cb="19" le="235" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_3835daf7b1f654ec227643f0485bfe4f">
<exp pvirg="true"/>
<mex lb="235" cb="19" le="235" ce="27" id="84c010a1a9c2223bad1481218c714125_3835daf7b1f654ec227643f0485bfe4f" nm="getMBB" point="1">
<ocx lb="235" cb="19" le="235" ce="25" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="235" cb="23" le="235" ce="25">
<drx lb="235" cb="23" le="235" ce="25" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="235" cb="19">
<drx lb="235" cb="19" kind="lvalue" nm="Pred"/>
</n32>
<n32 lb="235" cb="24">
<drx lb="235" cb="24" kind="lvalue" nm="j"/>
</n32>
</ocx>
</mex>
</mce>
</mce>
<xop lb="236" cb="9" le="236" ce="22" kind="=">
<drx lb="236" cb="9" kind="lvalue" nm="MadeChange"/>
<n9 lb="236" cb="22"/>
</xop>
</u>
</if>
</if>
</if>
<uo lb="238" cb="7" le="238" ce="9" kind="++">
<drx lb="238" cb="9" kind="lvalue" nm="j"/>
</uo>
</u>
</if>
</u>
</fx>
<rx lb="241" cb="3" le="241" ce="10" pvirg="true">
<n32 lb="241" cb="10">
<drx lb="241" cb="10" kind="lvalue" nm="MadeChange"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasLoadFromStackSlot" id="3429a007d3d042404e211b6ebd4c8c1b_5713e4e23eaf5f9b609d6a3d0eb245a5" file="1" linestart="244" lineend="262" previous="35dcc986b9fc41c6f521acfc055f8d35_5713e4e23eaf5f9b609d6a3d0eb245a5" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MMO" proto="const llvm::MachineMemOperand *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<QualType const="true">
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</QualType>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="246" cb="67" le="262" ce="1">
<fx lb="247" cb="3" le="260" ce="3">
<dst lb="247" cb="8" le="248" ce="36">
<exp pvirg="true"/>
<Var nm="o">
<ety>
<Tdef>
<pt>
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</pt>
</Tdef>
</ety>
<mce lb="247" cb="39" le="247" ce="61" nbparm="0" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56">
<exp pvirg="true"/>
<mex lb="247" cb="39" le="247" ce="43" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56" nm="memoperands_begin" arrow="1">
<n32 lb="247" cb="39">
<drx lb="247" cb="39" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="oe" virg="true">
<ety>
<Tdef>
<pt>
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</pt>
</Tdef>
</ety>
<mce lb="248" cb="15" le="248" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511">
<exp pvirg="true"/>
<mex lb="248" cb="15" le="248" ce="19" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511" nm="memoperands_end" arrow="1">
<n32 lb="248" cb="15">
<drx lb="248" cb="15" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="249" cb="8" le="249" ce="13" kind="!=">
<n32 lb="249" cb="8">
<drx lb="249" cb="8" kind="lvalue" nm="o"/>
</n32>
<n32 lb="249" cb="13">
<drx lb="249" cb="13" kind="lvalue" nm="oe"/>
</n32>
</xop>
<uo lb="250" cb="8" le="250" ce="10" kind="++">
<drx lb="250" cb="10" kind="lvalue" nm="o"/>
</uo>
<u lb="250" cb="13" le="260" ce="3">
<if lb="251" cb="5" le="259" ce="5">
<mce lb="251" cb="9" le="251" ce="22" nbparm="0" id="365e40649a6358896d82d795b1389064_28d5ffa497d9d1121a985b0215a7e723">
<exp pvirg="true"/>
<mex lb="251" cb="9" le="251" ce="15" id="365e40649a6358896d82d795b1389064_28d5ffa497d9d1121a985b0215a7e723" nm="isLoad" arrow="1">
<n32 lb="251" cb="9" le="251" ce="12">
<n32 lb="251" cb="9" le="251" ce="12">
<n46 lb="251" cb="9" le="251" ce="12">
<exp pvirg="true"/>
<uo lb="251" cb="10" le="251" ce="11" kind="*">
<n32 lb="251" cb="11">
<drx lb="251" cb="11" kind="lvalue" nm="o"/>
</n32>
</uo>
</n46>
</n32>
</n32>
</mex>
</mce>
<u lb="251" cb="25" le="259" ce="5">
<if lb="252" cb="7" le="258" ce="7">
<dst lb="252" cb="11" le="254" ce="37">
<exp pvirg="true"/>
<Var nm="Value">
<pt>
<QualType const="true">
<rt>
<cr id="8c957b19600972878275372fb4ba0093_872fd88e9eb92b557cae85824d0d1643"/>
</rt>
</QualType>
</pt>
<ce lb="253" cb="11" le="254" ce="37" nbparm="1" id="65869d283167a146a6cfcba710ec8341_a20236de1e1e47ef298c293be7565e6f">
<exp pvirg="true"/>
<n32 lb="253" cb="11" le="253" ce="55">
<drx lb="253" cb="11" le="253" ce="55" kind="lvalue" id="65869d283167a146a6cfcba710ec8341_a20236de1e1e47ef298c293be7565e6f" nm="dyn_cast_or_null">
<template_arguments>
<rt>
<cr id="8c957b19600972878275372fb4ba0093_872fd88e9eb92b557cae85824d0d1643"/>
</rt>
<QualType const="true">
<rt>
<cr id="8c957b19600972878275372fb4ba0093_d1ed162484dc9434f6c46b6039f2e98c"/>
</rt>
</QualType>
</template_arguments>
</drx>
</n32>
<mce lb="254" cb="15" le="254" ce="36" nbparm="0" id="365e40649a6358896d82d795b1389064_337f371fec12ebf55bb5ac321f3ff6b4">
<exp pvirg="true"/>
<mex lb="254" cb="15" le="254" ce="21" id="365e40649a6358896d82d795b1389064_337f371fec12ebf55bb5ac321f3ff6b4" nm="getPseudoValue" arrow="1">
<n32 lb="254" cb="15" le="254" ce="18">
<n32 lb="254" cb="15" le="254" ce="18">
<n46 lb="254" cb="15" le="254" ce="18">
<exp pvirg="true"/>
<uo lb="254" cb="16" le="254" ce="17" kind="*">
<n32 lb="254" cb="17">
<drx lb="254" cb="17" kind="lvalue" nm="o"/>
</n32>
</uo>
</n46>
</n32>
</n32>
</mex>
</mce>
</ce>
</Var>
</dst>
<n32 lb="252" cb="46">
<n32 lb="252" cb="46">
<drx lb="252" cb="46" kind="lvalue" nm="Value"/>
</n32>
</n32>
<u lb="254" cb="40" le="258" ce="7">
<xop lb="255" cb="9" le="255" ce="43" kind="=">
<drx lb="255" cb="9" kind="lvalue" nm="FrameIndex"/>
<mce lb="255" cb="22" le="255" ce="43" nbparm="0" id="8c957b19600972878275372fb4ba0093_30e56e31092ac6672ed6df75c1ae1e68">
<exp pvirg="true"/>
<mex lb="255" cb="22" le="255" ce="29" id="8c957b19600972878275372fb4ba0093_30e56e31092ac6672ed6df75c1ae1e68" nm="getFrameIndex" arrow="1">
<n32 lb="255" cb="22">
<drx lb="255" cb="22" kind="lvalue" nm="Value"/>
</n32>
</mex>
</mce>
</xop>
<xop lb="256" cb="9" le="256" ce="16" kind="=">
<drx lb="256" cb="9" kind="lvalue" nm="MMO"/>
<n32 lb="256" cb="15" le="256" ce="16">
<n32 lb="256" cb="15" le="256" ce="16">
<uo lb="256" cb="15" le="256" ce="16" kind="*">
<n32 lb="256" cb="16">
<drx lb="256" cb="16" kind="lvalue" nm="o"/>
</n32>
</uo>
</n32>
</n32>
</xop>
<rx lb="257" cb="9" le="257" ce="16" pvirg="true">
<n9 lb="257" cb="16"/>
</rx>
</u>
</if>
</u>
</if>
</u>
</fx>
<rx lb="261" cb="3" le="261" ce="10" pvirg="true">
<n9 lb="261" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="hasStoreToStackSlot" id="3429a007d3d042404e211b6ebd4c8c1b_4645a8812d6af0875504880b8889d837" file="1" linestart="264" lineend="282" previous="35dcc986b9fc41c6f521acfc055f8d35_4645a8812d6af0875504880b8889d837" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MMO" proto="const llvm::MachineMemOperand *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<QualType const="true">
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</QualType>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="266" cb="66" le="282" ce="1">
<fx lb="267" cb="3" le="280" ce="3">
<dst lb="267" cb="8" le="268" ce="36">
<exp pvirg="true"/>
<Var nm="o">
<ety>
<Tdef>
<pt>
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</pt>
</Tdef>
</ety>
<mce lb="267" cb="39" le="267" ce="61" nbparm="0" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56">
<exp pvirg="true"/>
<mex lb="267" cb="39" le="267" ce="43" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56" nm="memoperands_begin" arrow="1">
<n32 lb="267" cb="39">
<drx lb="267" cb="39" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="oe" virg="true">
<ety>
<Tdef>
<pt>
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</pt>
</Tdef>
</ety>
<mce lb="268" cb="15" le="268" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511">
<exp pvirg="true"/>
<mex lb="268" cb="15" le="268" ce="19" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511" nm="memoperands_end" arrow="1">
<n32 lb="268" cb="15">
<drx lb="268" cb="15" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="269" cb="8" le="269" ce="13" kind="!=">
<n32 lb="269" cb="8">
<drx lb="269" cb="8" kind="lvalue" nm="o"/>
</n32>
<n32 lb="269" cb="13">
<drx lb="269" cb="13" kind="lvalue" nm="oe"/>
</n32>
</xop>
<uo lb="270" cb="8" le="270" ce="10" kind="++">
<drx lb="270" cb="10" kind="lvalue" nm="o"/>
</uo>
<u lb="270" cb="13" le="280" ce="3">
<if lb="271" cb="5" le="279" ce="5">
<mce lb="271" cb="9" le="271" ce="23" nbparm="0" id="365e40649a6358896d82d795b1389064_d1c1f4d544bba6eb350a9e78c1548b2f">
<exp pvirg="true"/>
<mex lb="271" cb="9" le="271" ce="15" id="365e40649a6358896d82d795b1389064_d1c1f4d544bba6eb350a9e78c1548b2f" nm="isStore" arrow="1">
<n32 lb="271" cb="9" le="271" ce="12">
<n32 lb="271" cb="9" le="271" ce="12">
<n46 lb="271" cb="9" le="271" ce="12">
<exp pvirg="true"/>
<uo lb="271" cb="10" le="271" ce="11" kind="*">
<n32 lb="271" cb="11">
<drx lb="271" cb="11" kind="lvalue" nm="o"/>
</n32>
</uo>
</n46>
</n32>
</n32>
</mex>
</mce>
<u lb="271" cb="26" le="279" ce="5">
<if lb="272" cb="7" le="278" ce="7">
<dst lb="272" cb="11" le="274" ce="37">
<exp pvirg="true"/>
<Var nm="Value">
<pt>
<QualType const="true">
<rt>
<cr id="8c957b19600972878275372fb4ba0093_872fd88e9eb92b557cae85824d0d1643"/>
</rt>
</QualType>
</pt>
<ce lb="273" cb="11" le="274" ce="37" nbparm="1" id="65869d283167a146a6cfcba710ec8341_a20236de1e1e47ef298c293be7565e6f">
<exp pvirg="true"/>
<n32 lb="273" cb="11" le="273" ce="55">
<drx lb="273" cb="11" le="273" ce="55" kind="lvalue" id="65869d283167a146a6cfcba710ec8341_a20236de1e1e47ef298c293be7565e6f" nm="dyn_cast_or_null">
<template_arguments>
<rt>
<cr id="8c957b19600972878275372fb4ba0093_872fd88e9eb92b557cae85824d0d1643"/>
</rt>
<QualType const="true">
<rt>
<cr id="8c957b19600972878275372fb4ba0093_d1ed162484dc9434f6c46b6039f2e98c"/>
</rt>
</QualType>
</template_arguments>
</drx>
</n32>
<mce lb="274" cb="15" le="274" ce="36" nbparm="0" id="365e40649a6358896d82d795b1389064_337f371fec12ebf55bb5ac321f3ff6b4">
<exp pvirg="true"/>
<mex lb="274" cb="15" le="274" ce="21" id="365e40649a6358896d82d795b1389064_337f371fec12ebf55bb5ac321f3ff6b4" nm="getPseudoValue" arrow="1">
<n32 lb="274" cb="15" le="274" ce="18">
<n32 lb="274" cb="15" le="274" ce="18">
<n46 lb="274" cb="15" le="274" ce="18">
<exp pvirg="true"/>
<uo lb="274" cb="16" le="274" ce="17" kind="*">
<n32 lb="274" cb="17">
<drx lb="274" cb="17" kind="lvalue" nm="o"/>
</n32>
</uo>
</n46>
</n32>
</n32>
</mex>
</mce>
</ce>
</Var>
</dst>
<n32 lb="272" cb="46">
<n32 lb="272" cb="46">
<drx lb="272" cb="46" kind="lvalue" nm="Value"/>
</n32>
</n32>
<u lb="274" cb="40" le="278" ce="7">
<xop lb="275" cb="9" le="275" ce="43" kind="=">
<drx lb="275" cb="9" kind="lvalue" nm="FrameIndex"/>
<mce lb="275" cb="22" le="275" ce="43" nbparm="0" id="8c957b19600972878275372fb4ba0093_30e56e31092ac6672ed6df75c1ae1e68">
<exp pvirg="true"/>
<mex lb="275" cb="22" le="275" ce="29" id="8c957b19600972878275372fb4ba0093_30e56e31092ac6672ed6df75c1ae1e68" nm="getFrameIndex" arrow="1">
<n32 lb="275" cb="22">
<drx lb="275" cb="22" kind="lvalue" nm="Value"/>
</n32>
</mex>
</mce>
</xop>
<xop lb="276" cb="9" le="276" ce="16" kind="=">
<drx lb="276" cb="9" kind="lvalue" nm="MMO"/>
<n32 lb="276" cb="15" le="276" ce="16">
<n32 lb="276" cb="15" le="276" ce="16">
<uo lb="276" cb="15" le="276" ce="16" kind="*">
<n32 lb="276" cb="16">
<drx lb="276" cb="16" kind="lvalue" nm="o"/>
</n32>
</uo>
</n32>
</n32>
</xop>
<rx lb="277" cb="9" le="277" ce="16" pvirg="true">
<n9 lb="277" cb="16"/>
</rx>
</u>
</if>
</u>
</if>
</u>
</fx>
<rx lb="281" cb="3" le="281" ce="10" pvirg="true">
<n9 lb="281" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="getStackSlotRange" id="3429a007d3d042404e211b6ebd4c8c1b_9f89ccdb28ddcf037e97aa450b40dba2" file="1" linestart="284" lineend="312" previous="35dcc986b9fc41c6f521acfc055f8d35_9f89ccdb28ddcf037e97aa450b40dba2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Size" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TM" proto="const llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="287" cb="72" le="312" ce="1">
<if lb="288" cb="3" le="292" ce="3">
<uo lb="288" cb="7" le="288" ce="8" kind="!">
<n32 lb="288" cb="8">
<n32 lb="288" cb="8">
<drx lb="288" cb="8" kind="lvalue" nm="SubIdx"/>
</n32>
</n32>
</uo>
<u lb="288" cb="16" le="292" ce="3">
<xop lb="289" cb="5" le="289" ce="24" kind="=">
<drx lb="289" cb="5" kind="lvalue" nm="Size"/>
<mce lb="289" cb="12" le="289" ce="24" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="289" cb="12" le="289" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="289" cb="12">
<drx lb="289" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
</xop>
<xop lb="290" cb="5" le="290" ce="14" kind="=">
<drx lb="290" cb="5" kind="lvalue" nm="Offset"/>
<n32 lb="290" cb="14">
<n45 lb="290" cb="14">
<flit/>
</n45>
</n32>
</xop>
<rx lb="291" cb="5" le="291" ce="12" pvirg="true">
<n9 lb="291" cb="12"/>
</rx>
</u>
</if>
<dst lb="293" cb="3" le="293" ce="69">
<exp pvirg="true"/>
<Var nm="BitSize" value="true">
<bt name="unsigned int"/>
<mce lb="293" cb="22" le="293" ce="68" nbparm="1" id="ae72dec5e45591990dac31159522f29e_287de1ed518bbe32f89909051b29ad9f">
<exp pvirg="true"/>
<mex lb="293" cb="22" le="293" ce="45" id="ae72dec5e45591990dac31159522f29e_287de1ed518bbe32f89909051b29ad9f" nm="getSubRegIdxSize" arrow="1">
<n32 lb="293" cb="22" le="293" ce="42">
<mce lb="293" cb="22" le="293" ce="42" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b">
<exp pvirg="true"/>
<mex lb="293" cb="22" le="293" ce="26" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b" nm="getRegisterInfo" arrow="1">
<n32 lb="293" cb="22">
<drx lb="293" cb="22" kind="lvalue" nm="TM"/>
</n32>
</mex>
</mce>
</n32>
</mex>
<n32 lb="293" cb="62">
<drx lb="293" cb="62" kind="lvalue" nm="SubIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="296" cb="3" le="297" ce="12">
<n32 lb="296" cb="7" le="296" ce="17">
<xop lb="296" cb="7" le="296" ce="17" kind="%">
<n32 lb="296" cb="7">
<drx lb="296" cb="7" kind="lvalue" nm="BitSize"/>
</n32>
<n32 lb="296" cb="17">
<n45 lb="296" cb="17">
<flit/>
</n45>
</n32>
</xop>
</n32>
<rx lb="297" cb="5" le="297" ce="12" pvirg="true">
<n9 lb="297" cb="12"/>
</rx>
</if>
<dst lb="299" cb="3" le="299" ce="68">
<exp pvirg="true"/>
<Var nm="BitOffset" value="true">
<bt name="int"/>
<n32 lb="299" cb="19" le="299" ce="67">
<mce lb="299" cb="19" le="299" ce="67" nbparm="1" id="ae72dec5e45591990dac31159522f29e_aefc89344ed60c5b4a6c207a9fea2829">
<exp pvirg="true"/>
<mex lb="299" cb="19" le="299" ce="42" id="ae72dec5e45591990dac31159522f29e_aefc89344ed60c5b4a6c207a9fea2829" nm="getSubRegIdxOffset" arrow="1">
<n32 lb="299" cb="19" le="299" ce="39">
<mce lb="299" cb="19" le="299" ce="39" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b">
<exp pvirg="true"/>
<mex lb="299" cb="19" le="299" ce="23" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b" nm="getRegisterInfo" arrow="1">
<n32 lb="299" cb="19">
<drx lb="299" cb="19" kind="lvalue" nm="TM"/>
</n32>
</mex>
</mce>
</n32>
</mex>
<n32 lb="299" cb="61">
<drx lb="299" cb="61" kind="lvalue" nm="SubIdx"/>
</n32>
</mce>
</n32>
</Var>
</dst>
<if lb="300" cb="3" le="301" ce="12">
<xop lb="300" cb="7" le="300" ce="36" kind="||">
<xop lb="300" cb="7" le="300" ce="19" kind="&lt;">
<n32 lb="300" cb="7">
<drx lb="300" cb="7" kind="lvalue" nm="BitOffset"/>
</n32>
<n45 lb="300" cb="19"/>
</xop>
<n32 lb="300" cb="24" le="300" ce="36">
<xop lb="300" cb="24" le="300" ce="36" kind="%">
<n32 lb="300" cb="24">
<drx lb="300" cb="24" kind="lvalue" nm="BitOffset"/>
</n32>
<n45 lb="300" cb="36"/>
</xop>
</n32>
</xop>
<rx lb="301" cb="5" le="301" ce="12" pvirg="true">
<n9 lb="301" cb="12"/>
</rx>
</if>
<xop lb="303" cb="3" le="303" ce="21" kind="=">
<drx lb="303" cb="3" kind="lvalue" nm="Size"/>
<n32 lb="303" cb="10" le="303" ce="21">
<cao lb="303" cb="10" le="303" ce="21" kind="/=">
<drx lb="303" cb="10" kind="lvalue" nm="BitSize"/>
<n32 lb="303" cb="21">
<n45 lb="303" cb="21"/>
</n32>
</cao>
</n32>
</xop>
<xop lb="304" cb="3" le="304" ce="34" kind="=">
<drx lb="304" cb="3" kind="lvalue" nm="Offset"/>
<xop lb="304" cb="12" le="304" ce="34" kind="/">
<ocast lb="304" cb="12" le="304" ce="22">
<bt name="unsigned int"/>
<n32 lb="304" cb="22">
<n32 lb="304" cb="22">
<drx lb="304" cb="22" kind="lvalue" nm="BitOffset"/>
</n32>
</n32>
</ocast>
<n32 lb="304" cb="34">
<n45 lb="304" cb="34"/>
</n32>
</xop>
</xop>
<ocast lb="306" cb="3" le="306" ce="3">
<bt name="void"/>
<n46 lb="306" cb="3" le="306" ce="3">
<exp pvirg="true"/>
<xop lb="306" cb="3" le="306" ce="3" kind="||">
<n46 lb="306" cb="3" le="306" ce="3">
<exp pvirg="true"/>
<uo lb="306" cb="3" le="306" ce="3" kind="!">
<uo lb="306" cb="3" le="306" ce="3" kind="!">
<n46 lb="306" cb="3" le="306" ce="3">
<exp pvirg="true"/>
<xop lb="306" cb="3" le="306" ce="3" kind="&amp;&amp;">
<xop lb="306" cb="3" le="306" ce="3" kind="&gt;=">
<mce lb="306" cb="3" le="306" ce="3" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="306" cb="3" le="306" ce="3" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="306" cb="3">
<drx lb="306" cb="3" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
<n46 lb="306" cb="3" le="306" ce="3">
<exp pvirg="true"/>
<xop lb="306" cb="3" le="306" ce="3" kind="+">
<n32 lb="306" cb="3">
<drx lb="306" cb="3" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="306" cb="3">
<drx lb="306" cb="3" kind="lvalue" nm="Size"/>
</n32>
</xop>
</n46>
</xop>
<n32 lb="306" cb="3">
<n32 lb="306" cb="3">
<n52 lb="306" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="306" cb="3" le="306" ce="3">
<n46 lb="306" cb="3" le="306" ce="3">
<exp pvirg="true"/>
<xop lb="306" cb="3" le="306" ce="3" kind=",">
<ce lb="306" cb="3" le="306" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="306" cb="3">
<drx lb="306" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="306" cb="3">
<n52 lb="306" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="306" cb="3">
<n52 lb="306" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="306" cb="3">
<n45 lb="306" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="306" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="308" cb="3" le="310" ce="3">
<uo lb="308" cb="7" le="308" ce="44" kind="!">
<mce lb="308" cb="8" le="308" ce="44" nbparm="0" id="d0eb770fe05b0b7f21e7d18e79d5985f_a1c1b9fd12cc56f8a5ef5b1f1d0c18a1">
<exp pvirg="true"/>
<mex lb="308" cb="8" le="308" ce="29" id="d0eb770fe05b0b7f21e7d18e79d5985f_a1c1b9fd12cc56f8a5ef5b1f1d0c18a1" nm="isLittleEndian" arrow="1">
<mce lb="308" cb="8" le="308" ce="26" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_af4306bd67a41714f5a604a5692f3cd2">
<exp pvirg="true"/>
<mex lb="308" cb="8" le="308" ce="12" id="d4e05c6b0f4f04a6e13045c31301b1c4_af4306bd67a41714f5a604a5692f3cd2" nm="getDataLayout" arrow="1">
<n32 lb="308" cb="8">
<drx lb="308" cb="8" kind="lvalue" nm="TM"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</uo>
<u lb="308" cb="47" le="310" ce="3">
<xop lb="309" cb="5" le="309" ce="44" kind="=">
<drx lb="309" cb="5" kind="lvalue" nm="Offset"/>
<xop lb="309" cb="14" le="309" ce="44" kind="-">
<mce lb="309" cb="14" le="309" ce="26" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="309" cb="14" le="309" ce="18" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="309" cb="14">
<drx lb="309" cb="14" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
<n46 lb="309" cb="30" le="309" ce="44">
<exp pvirg="true"/>
<xop lb="309" cb="31" le="309" ce="40" kind="+">
<n32 lb="309" cb="31">
<drx lb="309" cb="31" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="309" cb="40">
<drx lb="309" cb="40" kind="lvalue" nm="Size"/>
</n32>
</xop>
</n46>
</xop>
</xop>
</u>
</if>
<rx lb="311" cb="3" le="311" ce="10" pvirg="true">
<n9 lb="311" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="reMaterialize" id="3429a007d3d042404e211b6ebd4c8c1b_a8cc9fc36c30e5d8bbf79a96cd7625cc" file="1" linestart="314" lineend="323" previous="35dcc986b9fc41c6f521acfc055f8d35_a8cc9fc36c30e5d8bbf79a96cd7625cc" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Orig" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="319" cb="74" le="323" ce="1">
<dst lb="320" cb="3" le="320" ce="62">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="320" cb="22" le="320" ce="61" nbparm="1" id="895a66b41661e915ba6854da2359580f_aa687696476dcc5fa2d11c5b44e5a684">
<exp pvirg="true"/>
<mex lb="320" cb="22" le="320" ce="39" id="895a66b41661e915ba6854da2359580f_aa687696476dcc5fa2d11c5b44e5a684" nm="CloneMachineInstr" arrow="1">
<mce lb="320" cb="22" le="320" ce="36" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="320" cb="22" le="320" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="320" cb="22" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mex>
<n32 lb="320" cb="57">
<drx lb="320" cb="57" kind="lvalue" nm="Orig"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="321" cb="3" le="321" ce="74" nbparm="4" id="d038367435b7928d04997491e912d58d_06f73433639ac8ff33f43d6959ce6b81">
<exp pvirg="true"/>
<mex lb="321" cb="3" le="321" ce="7" id="d038367435b7928d04997491e912d58d_06f73433639ac8ff33f43d6959ce6b81" nm="substituteRegister" arrow="1">
<n32 lb="321" cb="3">
<drx lb="321" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
<mce lb="321" cb="26" le="321" ce="51" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="321" cb="26" le="321" ce="44" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="321" cb="26" le="321" ce="42">
<mce lb="321" cb="26" le="321" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="321" cb="26" le="321" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="321" cb="26">
<drx lb="321" cb="26" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="321" cb="41">
<n45 lb="321" cb="41">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
<n32 lb="321" cb="54">
<drx lb="321" cb="54" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="321" cb="63">
<drx lb="321" cb="63" kind="lvalue" nm="SubIdx"/>
</n32>
<drx lb="321" cb="71" kind="lvalue" nm="TRI"/>
</mce>
<mce lb="322" cb="3" le="322" ce="19" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_705c35a27bae72482ff3399f3487231f">
<exp pvirg="true"/>
<mex lb="322" cb="3" le="322" ce="7" id="dc2fe1ce3eab105adc926f5848f1baa6_705c35a27bae72482ff3399f3487231f" nm="insert" point="1">
<drx lb="322" cb="3" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="322" cb="14">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="322" cb="14">
<drx lb="322" cb="14" kind="lvalue" nm="I"/>
</n32>
</n10>
<n32 lb="322" cb="17">
<drx lb="322" cb="17" kind="lvalue" nm="MI"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="produceSameValue" id="3429a007d3d042404e211b6ebd4c8c1b_746b8985d80c382b69334acd6847084e" file="1" linestart="325" lineend="330" previous="35dcc986b9fc41c6f521acfc055f8d35_746b8985d80c382b69334acd6847084e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI0" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI1" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="262" cb="66">
<n16 lb="262" cb="66">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="328" cb="73" le="330" ce="1">
<rx lb="329" cb="3" le="329" ce="62" pvirg="true">
<mce lb="329" cb="10" le="329" ce="62" nbparm="2" id="d038367435b7928d04997491e912d58d_9a7a274cbd19eec72b1322a240d075c3">
<exp pvirg="true"/>
<mex lb="329" cb="10" le="329" ce="15" id="d038367435b7928d04997491e912d58d_9a7a274cbd19eec72b1322a240d075c3" nm="isIdenticalTo" arrow="1">
<n32 lb="329" cb="10">
<drx lb="329" cb="10" kind="lvalue" nm="MI0"/>
</n32>
</mex>
<n32 lb="329" cb="29">
<drx lb="329" cb="29" kind="lvalue" nm="MI1"/>
</n32>
<drx lb="329" cb="34" le="329" ce="48" id="d038367435b7928d04997491e912d58d_47bc5f512e6db3ee7d287fdd81ad839f" nm="IgnoreVRegDefs"/>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="duplicate" id="3429a007d3d042404e211b6ebd4c8c1b_78ca5a975cdfc71d98e3899818aa9e20" file="1" linestart="332" lineend="337" previous="35dcc986b9fc41c6f521acfc055f8d35_78ca5a975cdfc71d98e3899818aa9e20" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="Orig" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="333" cb="69" le="337" ce="1">
<ocast lb="334" cb="3" le="334" ce="3">
<bt name="void"/>
<n46 lb="334" cb="3" le="334" ce="3">
<exp pvirg="true"/>
<xop lb="334" cb="3" le="334" ce="3" kind="||">
<n46 lb="334" cb="3" le="334" ce="3">
<exp pvirg="true"/>
<uo lb="334" cb="3" le="334" ce="3" kind="!">
<uo lb="334" cb="3" le="334" ce="3" kind="!">
<n46 lb="334" cb="3" le="334" ce="3">
<exp pvirg="true"/>
<xop lb="334" cb="3" le="334" ce="3" kind="&amp;&amp;">
<uo lb="334" cb="3" le="334" ce="3" kind="!">
<mce lb="334" cb="3" le="334" ce="3" nbparm="1" id="d038367435b7928d04997491e912d58d_79d2f0939687cc98d700bab1cc41f27c">
<exp pvirg="true"/>
<mex lb="334" cb="3" le="334" ce="3" id="d038367435b7928d04997491e912d58d_79d2f0939687cc98d700bab1cc41f27c" nm="isNotDuplicable" arrow="1">
<n32 lb="334" cb="3">
<n32 lb="334" cb="3">
<drx lb="334" cb="3" kind="lvalue" nm="Orig"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</uo>
<n32 lb="334" cb="3">
<n32 lb="334" cb="3">
<n52 lb="334" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="334" cb="3" le="334" ce="3">
<n46 lb="334" cb="3" le="334" ce="3">
<exp pvirg="true"/>
<xop lb="334" cb="3" le="334" ce="3" kind=",">
<ce lb="334" cb="3" le="334" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="334" cb="3">
<drx lb="334" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="334" cb="3">
<n52 lb="334" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="334" cb="3">
<n52 lb="334" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="334" cb="3">
<n45 lb="334" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="334" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="336" cb="3" le="336" ce="35" pvirg="true">
<mce lb="336" cb="10" le="336" ce="35" nbparm="1" id="895a66b41661e915ba6854da2359580f_aa687696476dcc5fa2d11c5b44e5a684">
<exp pvirg="true"/>
<mex lb="336" cb="10" le="336" ce="13" id="895a66b41661e915ba6854da2359580f_aa687696476dcc5fa2d11c5b44e5a684" nm="CloneMachineInstr" point="1">
<drx lb="336" cb="10" kind="lvalue" nm="MF"/>
</mex>
<n32 lb="336" cb="31">
<n32 lb="336" cb="31">
<drx lb="336" cb="31" kind="lvalue" nm="Orig"/>
</n32>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<f name="canFoldCopy" id="3429a007d3d042404e211b6ebd4c8c1b_50dc11ae605f9c10c55543ff51625d0f" file="1" linestart="341" lineend="371" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FoldIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="342" cb="65" le="371" ce="1">
<ocast lb="343" cb="3" le="343" ce="3">
<bt name="void"/>
<n46 lb="343" cb="3" le="343" ce="3">
<exp pvirg="true"/>
<xop lb="343" cb="3" le="343" ce="3" kind="||">
<n46 lb="343" cb="3" le="343" ce="3">
<exp pvirg="true"/>
<uo lb="343" cb="3" le="343" ce="3" kind="!">
<uo lb="343" cb="3" le="343" ce="3" kind="!">
<n46 lb="343" cb="3" le="343" ce="3">
<exp pvirg="true"/>
<xop lb="343" cb="3" le="343" ce="3" kind="&amp;&amp;">
<mce lb="343" cb="3" le="343" ce="3" nbparm="0" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab">
<exp pvirg="true"/>
<mex lb="343" cb="3" le="343" ce="3" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab" nm="isCopy" arrow="1">
<n32 lb="343" cb="3">
<drx lb="343" cb="3" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<n32 lb="343" cb="3">
<n32 lb="343" cb="3">
<n52 lb="343" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="343" cb="3" le="343" ce="3">
<n46 lb="343" cb="3" le="343" ce="3">
<exp pvirg="true"/>
<xop lb="343" cb="3" le="343" ce="3" kind=",">
<ce lb="343" cb="3" le="343" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="343" cb="3">
<drx lb="343" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="343" cb="3">
<n52 lb="343" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="343" cb="3">
<n52 lb="343" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="343" cb="3">
<n45 lb="343" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="343" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="344" cb="3" le="345" ce="12">
<xop lb="344" cb="7" le="344" ce="31" kind="!=">
<mce lb="344" cb="7" le="344" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="344" cb="7" le="344" ce="11" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="344" cb="7">
<drx lb="344" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<n32 lb="344" cb="31">
<n45 lb="344" cb="31">
<flit/>
</n45>
</n32>
</xop>
<rx lb="345" cb="5" le="345" ce="12" pvirg="true">
<n32 lb="345" cb="12">
<n16 lb="345" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<ocast lb="346" cb="3" le="346" ce="3">
<bt name="void"/>
<n46 lb="346" cb="3" le="346" ce="3">
<exp pvirg="true"/>
<xop lb="346" cb="3" le="346" ce="3" kind="||">
<n46 lb="346" cb="3" le="346" ce="3">
<exp pvirg="true"/>
<uo lb="346" cb="3" le="346" ce="3" kind="!">
<uo lb="346" cb="3" le="346" ce="3" kind="!">
<n46 lb="346" cb="3" le="346" ce="3">
<exp pvirg="true"/>
<xop lb="346" cb="3" le="346" ce="3" kind="&amp;&amp;">
<xop lb="346" cb="3" le="346" ce="3" kind="&lt;">
<n32 lb="346" cb="3">
<drx lb="346" cb="3" kind="lvalue" nm="FoldIdx"/>
</n32>
<n32 lb="346" cb="3">
<n45 lb="346" cb="3"/>
</n32>
</xop>
<n32 lb="346" cb="3">
<n32 lb="346" cb="3">
<n52 lb="346" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="346" cb="3" le="346" ce="3">
<n46 lb="346" cb="3" le="346" ce="3">
<exp pvirg="true"/>
<xop lb="346" cb="3" le="346" ce="3" kind=",">
<ce lb="346" cb="3" le="346" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="346" cb="3">
<drx lb="346" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="346" cb="3">
<n52 lb="346" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="346" cb="3">
<n52 lb="346" cb="3"/>
</n32>
<n32 lb="346" cb="3">
<n45 lb="346" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="346" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="348" cb="3" le="348" ce="57">
<exp pvirg="true"/>
<Var nm="FoldOp">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<mce lb="348" cb="34" le="348" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="348" cb="34" le="348" ce="38" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="348" cb="34">
<drx lb="348" cb="34" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="348" cb="49">
<drx lb="348" cb="49" kind="lvalue" nm="FoldIdx"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="349" cb="3" le="349" ce="59">
<exp pvirg="true"/>
<Var nm="LiveOp">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<mce lb="349" cb="34" le="349" ce="58" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="349" cb="34" le="349" ce="38" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="349" cb="34">
<drx lb="349" cb="34" kind="lvalue" nm="MI"/>
</n32>
</mex>
<xop lb="349" cb="49" le="349" ce="51" kind="-">
<n32 lb="349" cb="49">
<n45 lb="349" cb="49">
<flit/>
</n45>
</n32>
<n32 lb="349" cb="51">
<drx lb="349" cb="51" kind="lvalue" nm="FoldIdx"/>
</n32>
</xop>
</mce>
</Var>
</dst>
<if lb="351" cb="3" le="352" ce="12">
<xop lb="351" cb="7" le="351" ce="46" kind="||">
<n32 lb="351" cb="7" le="351" ce="24">
<mce lb="351" cb="7" le="351" ce="24" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="351" cb="7" le="351" ce="14" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<drx lb="351" cb="7" kind="lvalue" nm="FoldOp"/>
</mex>
</mce>
</n32>
<n32 lb="351" cb="29" le="351" ce="46">
<mce lb="351" cb="29" le="351" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="351" cb="29" le="351" ce="36" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<drx lb="351" cb="29" kind="lvalue" nm="LiveOp"/>
</mex>
</mce>
</n32>
</xop>
<rx lb="352" cb="5" le="352" ce="12" pvirg="true">
<n32 lb="352" cb="12">
<n16 lb="352" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<dst lb="354" cb="3" le="354" ce="37">
<exp pvirg="true"/>
<Var nm="FoldReg" value="true">
<bt name="unsigned int"/>
<mce lb="354" cb="22" le="354" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="354" cb="22" le="354" ce="29" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="354" cb="22" kind="lvalue" nm="FoldOp"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="355" cb="3" le="355" ce="37">
<exp pvirg="true"/>
<Var nm="LiveReg" value="true">
<bt name="unsigned int"/>
<mce lb="355" cb="22" le="355" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="355" cb="22" le="355" ce="29" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="355" cb="22" kind="lvalue" nm="LiveOp"/>
</mex>
</mce>
</Var>
</dst>
<ocast lb="357" cb="3" le="357" ce="3">
<bt name="void"/>
<n46 lb="357" cb="3" le="357" ce="3">
<exp pvirg="true"/>
<xop lb="357" cb="3" le="357" ce="3" kind="||">
<n46 lb="357" cb="3" le="357" ce="3">
<exp pvirg="true"/>
<uo lb="357" cb="3" le="357" ce="3" kind="!">
<uo lb="357" cb="3" le="357" ce="3" kind="!">
<n46 lb="357" cb="3" le="357" ce="3">
<exp pvirg="true"/>
<xop lb="357" cb="3" le="357" ce="3" kind="&amp;&amp;">
<ce lb="357" cb="3" le="357" ce="3" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="357" cb="3" le="357" ce="3">
<drx lb="357" cb="3" le="357" ce="3" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="357" cb="3">
<drx lb="357" cb="3" kind="lvalue" nm="FoldReg"/>
</n32>
</ce>
<n32 lb="357" cb="3">
<n32 lb="357" cb="3">
<n52 lb="357" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="357" cb="3" le="357" ce="3">
<n46 lb="357" cb="3" le="357" ce="3">
<exp pvirg="true"/>
<xop lb="357" cb="3" le="357" ce="3" kind=",">
<ce lb="357" cb="3" le="357" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="357" cb="3">
<drx lb="357" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="357" cb="3">
<n52 lb="357" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="357" cb="3">
<n52 lb="357" cb="3"/>
</n32>
<n32 lb="357" cb="3">
<n45 lb="357" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="357" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="360" cb="3" le="360" ce="78">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<mce lb="360" cb="36" le="360" ce="77" nbparm="0" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf">
<exp pvirg="true"/>
<mex lb="360" cb="36" le="360" ce="66" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf" nm="getRegInfo" arrow="1">
<mce lb="360" cb="36" le="360" ce="63" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b">
<exp pvirg="true"/>
<mex lb="360" cb="36" le="360" ce="53" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b" nm="getParent" arrow="1">
<mce lb="360" cb="36" le="360" ce="50" nbparm="0" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b">
<exp pvirg="true"/>
<mex lb="360" cb="36" le="360" ce="40" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b" nm="getParent" arrow="1">
<n32 lb="360" cb="36">
<drx lb="360" cb="36" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="361" cb="3" le="361" ce="59">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="361" cb="35" le="361" ce="58" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="361" cb="35" le="361" ce="39" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<drx lb="361" cb="35" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="361" cb="51">
<drx lb="361" cb="51" kind="lvalue" nm="FoldReg"/>
</n32>
</mce>
</Var>
</dst>
<if lb="363" cb="3" le="364" ce="49">
<ce lb="363" cb="7" le="363" ce="61" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa">
<exp pvirg="true"/>
<n32 lb="363" cb="7" le="363" ce="27">
<drx lb="363" cb="7" le="363" ce="27" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa" nm="isPhysicalRegister"/>
</n32>
<mce lb="363" cb="46" le="363" ce="60" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="363" cb="46" le="363" ce="53" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="363" cb="46" kind="lvalue" nm="LiveOp"/>
</mex>
</mce>
</ce>
<rx lb="364" cb="5" le="364" ce="49" pvirg="true">
<co lb="364" cb="12" le="364" ce="49">
<exp pvirg="true"/>
<mce lb="364" cb="12" le="364" ce="40" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a">
<exp pvirg="true"/>
<mex lb="364" cb="12" le="364" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a" nm="contains" arrow="1">
<n32 lb="364" cb="12">
<drx lb="364" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
<mce lb="364" cb="25" le="364" ce="39" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="364" cb="25" le="364" ce="32" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="364" cb="25" kind="lvalue" nm="LiveOp"/>
</mex>
</mce>
</mce>
<n32 lb="364" cb="44">
<drx lb="364" cb="44" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="364" cb="49">
<n16 lb="364" cb="49">
<exp pvirg="true"/>
</n16>
</n32>
</co>
</rx>
</if>
<if lb="366" cb="3" le="367" ce="12">
<mce lb="366" cb="7" le="366" ce="49" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc">
<exp pvirg="true"/>
<mex lb="366" cb="7" le="366" ce="11" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc" nm="hasSubClassEq" arrow="1">
<n32 lb="366" cb="7">
<drx lb="366" cb="7" kind="lvalue" nm="RC"/>
</n32>
</mex>
<mce lb="366" cb="25" le="366" ce="48" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="366" cb="25" le="366" ce="29" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<drx lb="366" cb="25" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="366" cb="41">
<drx lb="366" cb="41" kind="lvalue" nm="LiveReg"/>
</n32>
</mce>
</mce>
<rx lb="367" cb="5" le="367" ce="12" pvirg="true">
<n32 lb="367" cb="12">
<drx lb="367" cb="12" kind="lvalue" nm="RC"/>
</n32>
</rx>
</if>
<rx lb="370" cb="3" le="370" ce="10" pvirg="true">
<n32 lb="370" cb="10">
<n16 lb="370" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="canFoldMemoryOperand" id="3429a007d3d042404e211b6ebd4c8c1b_9c7f50c71078d9c4b1c7adbbe79088be" file="1" linestart="373" lineend="377" previous="35dcc986b9fc41c6f521acfc055f8d35_9c7f50c71078d9c4b1c7adbbe79088be" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="375" cb="66" le="377" ce="1">
<rx lb="376" cb="3" le="376" ce="67" pvirg="true">
<xop lb="376" cb="10" le="376" ce="67" kind="&amp;&amp;">
<xop lb="376" cb="10" le="376" ce="40" kind="&amp;&amp;">
<mce lb="376" cb="10" le="376" ce="21" nbparm="0" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab">
<exp pvirg="true"/>
<mex lb="376" cb="10" le="376" ce="14" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab" nm="isCopy" arrow="1">
<n32 lb="376" cb="10">
<drx lb="376" cb="10" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<xop lb="376" cb="26" le="376" ce="40" kind="==">
<mce lb="376" cb="26" le="376" ce="35" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="376" cb="26" le="376" ce="30" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="376" cb="26">
<drx lb="376" cb="26" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
<n32 lb="376" cb="40">
<n45 lb="376" cb="40">
<flit/>
</n45>
</n32>
</xop>
</xop>
<n32 lb="376" cb="45" le="376" ce="67">
<ce lb="376" cb="45" le="376" ce="67" nbparm="2" id="3429a007d3d042404e211b6ebd4c8c1b_50dc11ae605f9c10c55543ff51625d0f">
<exp pvirg="true"/>
<n32 lb="376" cb="45">
<drx lb="376" cb="45" kind="lvalue" id="3429a007d3d042404e211b6ebd4c8c1b_50dc11ae605f9c10c55543ff51625d0f" nm="canFoldCopy"/>
</n32>
<n32 lb="376" cb="57">
<drx lb="376" cb="57" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="376" cb="61" le="376" ce="66">
<ocx lb="376" cb="61" le="376" ce="66" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="376" cb="64" le="376" ce="66">
<drx lb="376" cb="64" le="376" ce="66" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="376" cb="61">
<drx lb="376" cb="61" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="376" cb="65">
<n45 lb="376" cb="65">
<flit/>
</n45>
</n32>
</ocx>
</n32>
</ce>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<f name="foldPatchpoint" id="3429a007d3d042404e211b6ebd4c8c1b_2155840436882a2c4fa194e9e7ace831" file="1" linestart="379" lineend="436" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="383" cb="65" le="436" ce="1">
<dst lb="384" cb="3" le="384" ce="24">
<exp pvirg="true"/>
<Var nm="StartIdx" value="true">
<bt name="unsigned int"/>
<n32 lb="384" cb="23">
<n45 lb="384" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<sy lb="385" cb="3" le="397" ce="3">
<mce lb="385" cb="11" le="385" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="385" cb="11" le="385" ce="15" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="385" cb="11">
<n32 lb="385" cb="11">
<drx lb="385" cb="11" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="385" cb="28" le="397" ce="3">
<cax lb="386" cb="3" le="387" ce="16">
<n32 lb="386" cb="8" le="386" ce="22">
<drx lb="386" cb="8" le="386" ce="22" id="6496a6d757c6f7fdc115ef909c5bfe0b_50e196d379232c00c13a129536f37300" nm="STACKMAP"/>
</n32>
<xop lb="387" cb="5" le="387" ce="16" kind="=">
<drx lb="387" cb="5" kind="lvalue" nm="StartIdx"/>
<n32 lb="387" cb="16">
<n45 lb="387" cb="16">
<flit/>
</n45>
</n32>
</xop>
</cax>
<bks lb="388" cb="5"/>
<cax lb="389" cb="3" le="394" ce="3">
<n32 lb="389" cb="8" le="389" ce="22">
<drx lb="389" cb="8" le="389" ce="22" id="6496a6d757c6f7fdc115ef909c5bfe0b_c6524d899750e1bd86e66e22f6d7bca8" nm="PATCHPOINT"/>
</n32>
<u lb="389" cb="34" le="394" ce="3">
<dst lb="391" cb="5" le="391" ce="30">
<exp pvirg="true"/>
<Var nm="opers" value="true">
<rt>
<cr id="f64cf3186f4a2c6a291f273f09da0e3b_7e9317020b9dc974827bba45d40bcde3"/>
</rt>
<n10 lb="391" cb="21" le="391" ce="29">
<typeptr id="f64cf3186f4a2c6a291f273f09da0e3b_68f18a55b5d8a73fb094f8af5105479d"/>
<temp/>
<n32 lb="391" cb="27">
<n32 lb="391" cb="27">
<drx lb="391" cb="27" kind="lvalue" nm="MI"/>
</n32>
</n32>
</n10>
</Var>
</dst>
<xop lb="392" cb="5" le="392" ce="32" kind="=">
<drx lb="392" cb="5" kind="lvalue" nm="StartIdx"/>
<mce lb="392" cb="16" le="392" ce="32" nbparm="0" id="f64cf3186f4a2c6a291f273f09da0e3b_a206238085ad6ca1a8fd53347e9fb4ce">
<exp pvirg="true"/>
<mex lb="392" cb="16" le="392" ce="22" id="f64cf3186f4a2c6a291f273f09da0e3b_a206238085ad6ca1a8fd53347e9fb4ce" nm="getVarIdx" point="1">
<n32 lb="392" cb="16">
<drx lb="392" cb="16" kind="lvalue" nm="opers"/>
</n32>
</mex>
</mce>
</xop>
<bks lb="393" cb="5"/>
</u>
</cax>
<dx lb="395" cb="3" le="396" ce="5">
<ce lb="396" cb="5" le="396" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="396" cb="5" le="396" ce="5">
<drx lb="396" cb="5" le="396" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="396" cb="5">
<n52 lb="396" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="396" cb="5">
<n52 lb="396" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="396" cb="5">
<n45 lb="396" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
<fx lb="401" cb="3" le="405" ce="3">
<dst lb="401" cb="8" le="401" ce="80">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<QualType const="true">
<sttp/>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="401" cb="54" le="401" ce="64" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_7b2e24508bc5d38c8c2ab57009e53e04">
<exp pvirg="true"/>
<mex lb="401" cb="54" le="401" ce="58" id="cc7c47255f6621964b49dbeb63bbaba4_7b2e24508bc5d38c8c2ab57009e53e04" nm="begin" point="1">
<n32 lb="401" cb="54">
<drx lb="401" cb="54" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<QualType const="true">
<sttp/>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="401" cb="71" le="401" ce="79" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_9659c94ad6426a91631b56f0bc7d7119">
<exp pvirg="true"/>
<mex lb="401" cb="71" le="401" ce="75" id="cc7c47255f6621964b49dbeb63bbaba4_9659c94ad6426a91631b56f0bc7d7119" nm="end" point="1">
<n32 lb="401" cb="71">
<drx lb="401" cb="71" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="402" cb="8" le="402" ce="13" kind="!=">
<n32 lb="402" cb="8">
<drx lb="402" cb="8" kind="lvalue" nm="I"/>
</n32>
<n32 lb="402" cb="13">
<drx lb="402" cb="13" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="402" cb="16" le="402" ce="18" kind="++">
<drx lb="402" cb="18" kind="lvalue" nm="I"/>
</uo>
<u lb="402" cb="21" le="405" ce="3">
<if lb="403" cb="5" le="404" ce="14">
<xop lb="403" cb="9" le="403" ce="14" kind="&lt;">
<n32 lb="403" cb="9" le="403" ce="10">
<uo lb="403" cb="9" le="403" ce="10" kind="*">
<n32 lb="403" cb="10">
<drx lb="403" cb="10" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
<n32 lb="403" cb="14">
<drx lb="403" cb="14" kind="lvalue" nm="StartIdx"/>
</n32>
</xop>
<rx lb="404" cb="7" le="404" ce="14" pvirg="true">
<n32 lb="404" cb="14">
<n16 lb="404" cb="14">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
</u>
</fx>
<dst lb="407" cb="3" le="408" ce="77">
<exp pvirg="true"/>
<Var nm="NewMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="408" cb="5" le="408" ce="76" nbparm="3" id="895a66b41661e915ba6854da2359580f_f48985289ef6167fe57d87367164e646">
<exp pvirg="true"/>
<mex lb="408" cb="5" le="408" ce="8" id="895a66b41661e915ba6854da2359580f_f48985289ef6167fe57d87367164e646" nm="CreateMachineInstr" point="1">
<drx lb="408" cb="5" kind="lvalue" nm="MF"/>
</mex>
<mce lb="408" cb="27" le="408" ce="50" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="408" cb="27" le="408" ce="31" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<n32 lb="408" cb="27">
<drx lb="408" cb="27" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="408" cb="35" le="408" ce="49">
<mce lb="408" cb="35" le="408" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="408" cb="35" le="408" ce="39" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="408" cb="35">
<n32 lb="408" cb="35">
<drx lb="408" cb="35" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
<n10 lb="408" cb="53" le="408" ce="69">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="408" cb="53" le="408" ce="69">
<exp pvirg="true"/>
<mce lb="408" cb="53" le="408" ce="69" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="408" cb="53" le="408" ce="57" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="408" cb="53">
<n32 lb="408" cb="53">
<drx lb="408" cb="53" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
<n9 lb="408" cb="72"/>
</mce>
</Var>
</dst>
<dst lb="409" cb="3" le="409" ce="37">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="409" cb="23" le="409" ce="36">
<typeptr id="32975a63c2ff844fe8824398e471d60a_b80c393b0a53e29cc40332efcb4ca0f0"/>
<temp/>
<drx lb="409" cb="27" kind="lvalue" nm="MF"/>
<n32 lb="409" cb="31">
<drx lb="409" cb="31" kind="lvalue" nm="NewMI"/>
</n32>
</n10>
</Var>
</dst>
<fx lb="412" cb="3" le="413" ce="37">
<dst lb="412" cb="8" le="412" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="412" cb="21">
<n45 lb="412" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="412" cb="24" le="412" ce="28" kind="&lt;">
<n32 lb="412" cb="24">
<drx lb="412" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="412" cb="28">
<drx lb="412" cb="28" kind="lvalue" nm="StartIdx"/>
</n32>
</xop>
<uo lb="412" cb="38" le="412" ce="40" kind="++">
<drx lb="412" cb="40" kind="lvalue" nm="i"/>
</uo>
<mce lb="413" cb="5" le="413" ce="37" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="413" cb="5" le="413" ce="9" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="413" cb="5">
<drx lb="413" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="413" cb="20" le="413" ce="36">
<mce lb="413" cb="20" le="413" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="413" cb="20" le="413" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="413" cb="20">
<drx lb="413" cb="20" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="413" cb="35">
<drx lb="413" cb="35" kind="lvalue" nm="i"/>
</n32>
</mce>
</n32>
</mce>
</fx>
<fx lb="415" cb="3" le="434" ce="3">
<dst lb="415" cb="8" le="415" ce="29">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="415" cb="21">
<drx lb="415" cb="21" kind="lvalue" nm="StartIdx"/>
</n32>
</Var>
</dst>
<xop lb="415" cb="31" le="415" ce="54" kind="&lt;">
<n32 lb="415" cb="31">
<drx lb="415" cb="31" kind="lvalue" nm="i"/>
</n32>
<mce lb="415" cb="35" le="415" ce="54" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="415" cb="35" le="415" ce="39" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="415" cb="35">
<n32 lb="415" cb="35">
<drx lb="415" cb="35" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<uo lb="415" cb="57" le="415" ce="59" kind="++">
<drx lb="415" cb="59" kind="lvalue" nm="i"/>
</uo>
<u lb="415" cb="62" le="434" ce="3">
<dst lb="416" cb="5" le="416" ce="43">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="416" cb="26" le="416" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="416" cb="26" le="416" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="416" cb="26">
<drx lb="416" cb="26" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="416" cb="41">
<drx lb="416" cb="41" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="417" cb="5" le="433" ce="24" else="true" elselb="433" elsecb="7">
<xop lb="417" cb="9" le="417" ce="57" kind="!=">
<ce lb="417" cb="9" le="417" ce="44" nbparm="3" id="41b1f1ab5ff3e4379a0c88a111c98396_d0ccf983934e956be031a8af8bc5639c">
<exp pvirg="true"/>
<n32 lb="417" cb="9" le="417" ce="14">
<drx lb="417" cb="9" le="417" ce="14" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_d0ccf983934e956be031a8af8bc5639c" nm="find">
<template_arguments>
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<mce lb="417" cb="19" le="417" ce="29" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_7b2e24508bc5d38c8c2ab57009e53e04">
<exp pvirg="true"/>
<mex lb="417" cb="19" le="417" ce="23" id="cc7c47255f6621964b49dbeb63bbaba4_7b2e24508bc5d38c8c2ab57009e53e04" nm="begin" point="1">
<n32 lb="417" cb="19">
<drx lb="417" cb="19" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
<mce lb="417" cb="32" le="417" ce="40" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_9659c94ad6426a91631b56f0bc7d7119">
<exp pvirg="true"/>
<mex lb="417" cb="32" le="417" ce="36" id="cc7c47255f6621964b49dbeb63bbaba4_9659c94ad6426a91631b56f0bc7d7119" nm="end" point="1">
<n32 lb="417" cb="32">
<drx lb="417" cb="32" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
<n32 lb="417" cb="43">
<drx lb="417" cb="43" kind="lvalue" nm="i"/>
</n32>
</ce>
<mce lb="417" cb="49" le="417" ce="57" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_9659c94ad6426a91631b56f0bc7d7119">
<exp pvirg="true"/>
<mex lb="417" cb="49" le="417" ce="53" id="cc7c47255f6621964b49dbeb63bbaba4_9659c94ad6426a91631b56f0bc7d7119" nm="end" point="1">
<n32 lb="417" cb="49">
<drx lb="417" cb="49" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
</xop>
<u lb="417" cb="60" le="431" ce="5">
<dst lb="418" cb="7" le="418" ce="25">
<exp pvirg="true"/>
<Var nm="SpillSize" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="419" cb="7" le="419" ce="27">
<exp pvirg="true"/>
<Var nm="SpillOffset" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="421" cb="7" le="422" ce="49">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="422" cb="9" le="422" ce="48" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="422" cb="9" le="422" ce="25" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="422" cb="9" le="422" ce="23">
<mce lb="422" cb="9" le="422" ce="23" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="422" cb="9" le="422" ce="12" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" point="1">
<drx lb="422" cb="9" kind="lvalue" nm="MF"/>
</mex>
</mce>
</n32>
</mex>
<mce lb="422" cb="37" le="422" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="422" cb="37" le="422" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="422" cb="37">
<drx lb="422" cb="37" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<dst lb="423" cb="7" le="424" ce="71">
<exp pvirg="true"/>
<Var nm="Valid" value="true">
<bt name="bool"/>
<mce lb="423" cb="20" le="424" ce="70" nbparm="5" id="35dcc986b9fc41c6f521acfc055f8d35_9f89ccdb28ddcf037e97aa450b40dba2">
<exp pvirg="true"/>
<mex lb="423" cb="20" le="423" ce="24" id="35dcc986b9fc41c6f521acfc055f8d35_9f89ccdb28ddcf037e97aa450b40dba2" nm="getStackSlotRange" point="1">
<drx lb="423" cb="20" kind="lvalue" nm="TII"/>
</mex>
<n32 lb="423" cb="42">
<drx lb="423" cb="42" kind="lvalue" nm="RC"/>
</n32>
<mce lb="423" cb="46" le="423" ce="59" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="423" cb="46" le="423" ce="49" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="423" cb="46">
<drx lb="423" cb="46" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<drx lb="423" cb="62" kind="lvalue" nm="SpillSize"/>
<drx lb="424" cb="42" kind="lvalue" nm="SpillOffset"/>
<uo lb="424" cb="55" le="424" ce="69" kind="&amp;">
<mce lb="424" cb="56" le="424" ce="69" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="424" cb="56" le="424" ce="59" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="424" cb="56">
<drx lb="424" cb="56" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</uo>
</mce>
</Var>
</dst>
<if lb="425" cb="7" le="426" ce="73">
<uo lb="425" cb="11" le="425" ce="12" kind="!">
<n32 lb="425" cb="12">
<drx lb="425" cb="12" kind="lvalue" nm="Valid"/>
</n32>
</uo>
<ce lb="426" cb="9" le="426" ce="73" nbparm="2" id="4490f7744b0eb140a59a313798e92590_076b9cad29acb461cd973fe7b1e7adb4">
<exp pvirg="true"/>
<n32 lb="426" cb="9">
<drx lb="426" cb="9" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_076b9cad29acb461cd973fe7b1e7adb4" nm="report_fatal_error"/>
</n32>
<n32 lb="426" cb="28">
<n52 lb="426" cb="28">
<slit/>
</n52>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</if>
<mce lb="427" cb="7" le="427" ce="45" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="427" cb="7" le="427" ce="11" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="427" cb="7">
<drx lb="427" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="427" cb="18" le="427" ce="29">
<drx lb="427" cb="18" le="427" ce="29" id="f64cf3186f4a2c6a291f273f09da0e3b_24436c2dd854c18e4bfcddcda1527ffc" nm="IndirectMemRefOp"/>
</n32>
</mce>
<mce lb="428" cb="7" le="428" ce="27" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="428" cb="7" le="428" ce="11" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="428" cb="7">
<drx lb="428" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="428" cb="18">
<n32 lb="428" cb="18">
<drx lb="428" cb="18" kind="lvalue" nm="SpillSize"/>
</n32>
</n32>
</mce>
<mce lb="429" cb="7" le="429" ce="35" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_dfc9ccb696fbe6157996b9e8ee396458">
<exp pvirg="true"/>
<mex lb="429" cb="7" le="429" ce="11" id="32975a63c2ff844fe8824398e471d60a_dfc9ccb696fbe6157996b9e8ee396458" nm="addFrameIndex" point="1">
<n32 lb="429" cb="7">
<drx lb="429" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="429" cb="25">
<drx lb="429" cb="25" kind="lvalue" nm="FrameIndex"/>
</n32>
</mce>
<mce lb="430" cb="7" le="430" ce="29" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="430" cb="7" le="430" ce="11" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="430" cb="7">
<drx lb="430" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="430" cb="18">
<n32 lb="430" cb="18">
<drx lb="430" cb="18" kind="lvalue" nm="SpillOffset"/>
</n32>
</n32>
</mce>
</u>
<mce lb="433" cb="7" le="433" ce="24" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="433" cb="7" le="433" ce="11" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="433" cb="7">
<drx lb="433" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="433" cb="22">
<drx lb="433" cb="22" kind="lvalue" nm="MO"/>
</n32>
</mce>
</if>
</u>
</fx>
<rx lb="435" cb="3" le="435" ce="10" pvirg="true">
<n32 lb="435" cb="10">
<drx lb="435" cb="10" kind="lvalue" nm="NewMI"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="foldMemoryOperand" id="3429a007d3d042404e211b6ebd4c8c1b_cfb1010cbe868a480b4f89ee36d68751" file="1" linestart="444" lineend="508" previous="35dcc986b9fc41c6f521acfc055f8d35_cfb1010cbe868a480b4f89ee36d68751" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="447" cb="50" le="508" ce="1">
<dst lb="448" cb="3" le="448" ce="21">
<exp pvirg="true"/>
<Var nm="Flags" value="true">
<bt name="unsigned int"/>
<n32 lb="448" cb="20">
<n45 lb="448" cb="20">
<flit/>
</n45>
</n32>
</Var>
</dst>
<fx lb="449" cb="3" le="453" ce="35">
<dst lb="449" cb="8" le="449" ce="38">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="449" cb="21">
<n45 lb="449" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="449" cb="28" le="449" ce="37" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="449" cb="28" le="449" ce="32" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="449" cb="28">
<drx lb="449" cb="28" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="449" cb="40" le="449" ce="45" kind="!=">
<n32 lb="449" cb="40">
<drx lb="449" cb="40" kind="lvalue" nm="i"/>
</n32>
<n32 lb="449" cb="45">
<drx lb="449" cb="45" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="449" cb="48" le="449" ce="50" kind="++">
<drx lb="449" cb="50" kind="lvalue" nm="i"/>
</uo>
<if lb="450" cb="5" le="453" ce="35" else="true" elselb="453" elsecb="7">
<mce lb="450" cb="9" le="450" ce="38" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac">
<exp pvirg="true"/>
<mex lb="450" cb="9" le="450" ce="32" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac" nm="isDef" point="1">
<n32 lb="450" cb="9" le="450" ce="30">
<mce lb="450" cb="9" le="450" ce="30" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="450" cb="9" le="450" ce="13" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="450" cb="9" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="450" cb="11">
<drx lb="450" cb="11" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="450" cb="9">
<drx lb="450" cb="9" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="450" cb="24" le="450" ce="29">
<ocx lb="450" cb="24" le="450" ce="29" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="450" cb="27" le="450" ce="29">
<drx lb="450" cb="27" le="450" ce="29" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="450" cb="24">
<drx lb="450" cb="24" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="450" cb="28">
<drx lb="450" cb="28" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</mce>
</n32>
</mex>
</mce>
<cao lb="451" cb="7" le="451" ce="35" kind="|=">
<drx lb="451" cb="7" kind="lvalue" nm="Flags"/>
<n32 lb="451" cb="16" le="451" ce="35">
<drx lb="451" cb="16" le="451" ce="35" id="365e40649a6358896d82d795b1389064_f29cc3aca677d008a1ff063505ee6438" nm="MOStore"/>
</n32>
</cao>
<cao lb="453" cb="7" le="453" ce="35" kind="|=">
<drx lb="453" cb="7" kind="lvalue" nm="Flags"/>
<n32 lb="453" cb="16" le="453" ce="35">
<drx lb="453" cb="16" le="453" ce="35" id="365e40649a6358896d82d795b1389064_fe3e2bfe20d7c6c15b9b914fe96f3e09" nm="MOLoad"/>
</n32>
</cao>
</if>
</fx>
<dst lb="455" cb="3" le="455" ce="43">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<mce lb="455" cb="28" le="455" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="455" cb="28" le="455" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="455" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="455" cb="30">
<drx lb="455" cb="30" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="455" cb="28">
<drx lb="455" cb="28" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</Var>
</dst>
<ocast lb="456" cb="3" le="456" ce="3">
<bt name="void"/>
<n46 lb="456" cb="3" le="456" ce="3">
<exp pvirg="true"/>
<xop lb="456" cb="3" le="456" ce="3" kind="||">
<n46 lb="456" cb="3" le="456" ce="3">
<exp pvirg="true"/>
<uo lb="456" cb="3" le="456" ce="3" kind="!">
<uo lb="456" cb="3" le="456" ce="3" kind="!">
<n46 lb="456" cb="3" le="456" ce="3">
<exp pvirg="true"/>
<xop lb="456" cb="3" le="456" ce="3" kind="&amp;&amp;">
<n32 lb="456" cb="3">
<n32 lb="456" cb="3">
<drx lb="456" cb="3" kind="lvalue" nm="MBB"/>
</n32>
</n32>
<n32 lb="456" cb="3">
<n32 lb="456" cb="3">
<n52 lb="456" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="456" cb="3" le="456" ce="3">
<n46 lb="456" cb="3" le="456" ce="3">
<exp pvirg="true"/>
<xop lb="456" cb="3" le="456" ce="3" kind=",">
<ce lb="456" cb="3" le="456" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="456" cb="3">
<drx lb="456" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="456" cb="3">
<n52 lb="456" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="456" cb="3">
<n52 lb="456" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="456" cb="3">
<n45 lb="456" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="456" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="457" cb="3" le="457" ce="42">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="457" cb="25" le="457" ce="41" kind="*">
<mce lb="457" cb="26" le="457" ce="41" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="457" cb="26" le="457" ce="31" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<n32 lb="457" cb="26">
<drx lb="457" cb="26" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="459" cb="3" le="459" ce="32">
<exp pvirg="true"/>
<Var nm="NewMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="459" cb="25">
<n16 lb="459" cb="25">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<if lb="461" cb="3" le="468" ce="3" else="true" elselb="465" elsecb="10">
<xop lb="461" cb="7" le="462" ce="40" kind="||">
<xop lb="461" cb="7" le="461" ce="40" kind="==">
<mce lb="461" cb="7" le="461" ce="21" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="461" cb="7" le="461" ce="11" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="461" cb="7">
<ocx lb="461" cb="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="461" cb="9">
<drx lb="461" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="461" cb="7">
<drx lb="461" cb="7" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<n32 lb="461" cb="26" le="461" ce="40">
<drx lb="461" cb="26" le="461" ce="40" id="6496a6d757c6f7fdc115ef909c5bfe0b_50e196d379232c00c13a129536f37300" nm="STACKMAP"/>
</n32>
</xop>
<xop lb="462" cb="7" le="462" ce="40" kind="==">
<mce lb="462" cb="7" le="462" ce="21" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="462" cb="7" le="462" ce="11" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="462" cb="7">
<ocx lb="462" cb="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="462" cb="9">
<drx lb="462" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="462" cb="7">
<drx lb="462" cb="7" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<n32 lb="462" cb="26" le="462" ce="40">
<drx lb="462" cb="26" le="462" ce="40" id="6496a6d757c6f7fdc115ef909c5bfe0b_c6524d899750e1bd86e66e22f6d7bca8" nm="PATCHPOINT"/>
</n32>
</xop>
</xop>
<u lb="462" cb="52" le="465" ce="3">
<xop lb="464" cb="5" le="464" ce="50" kind="=">
<drx lb="464" cb="5" kind="lvalue" nm="NewMI"/>
<ce lb="464" cb="13" le="464" ce="50" nbparm="5" id="3429a007d3d042404e211b6ebd4c8c1b_2155840436882a2c4fa194e9e7ace831">
<exp pvirg="true"/>
<n32 lb="464" cb="13">
<drx lb="464" cb="13" kind="lvalue" id="3429a007d3d042404e211b6ebd4c8c1b_2155840436882a2c4fa194e9e7ace831" nm="foldPatchpoint"/>
</n32>
<drx lb="464" cb="28" kind="lvalue" nm="MF"/>
<n32 lb="464" cb="32">
<mce lb="464" cb="32" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="464" cb="32" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="464" cb="32">
<drx lb="464" cb="32" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
<drx lb="464" cb="36" kind="lvalue" nm="Ops"/>
<n32 lb="464" cb="41">
<drx lb="464" cb="41" kind="lvalue" nm="FI"/>
</n32>
<uo lb="464" cb="45" le="464" ce="46" kind="*">
<n19 lb="464" cb="46"/>
</uo>
</ce>
</xop>
</u>
<u lb="465" cb="10" le="468" ce="3">
<xop lb="467" cb="5" le="467" ce="49" kind="=">
<drx lb="467" cb="5" kind="lvalue" nm="NewMI"/>
<mce lb="467" cb="12" le="467" ce="49" nbparm="4" id="35dcc986b9fc41c6f521acfc055f8d35_11d4e0e28fc13e6649ceb75d41329d60">
<exp pvirg="true"/>
<mex lb="467" cb="12" id="35dcc986b9fc41c6f521acfc055f8d35_11d4e0e28fc13e6649ceb75d41329d60" nm="foldMemoryOperandImpl" arrow="1">
<n19 lb="467" cb="12"/>
</mex>
<drx lb="467" cb="34" kind="lvalue" nm="MF"/>
<n32 lb="467" cb="38">
<mce lb="467" cb="38" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="467" cb="38" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="467" cb="38">
<drx lb="467" cb="38" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
<drx lb="467" cb="42" kind="lvalue" nm="Ops"/>
<n32 lb="467" cb="47">
<drx lb="467" cb="47" kind="lvalue" nm="FI"/>
</n32>
</mce>
</xop>
</u>
</if>
<if lb="470" cb="3" le="489" ce="3">
<n32 lb="470" cb="7">
<n32 lb="470" cb="7">
<drx lb="470" cb="7" kind="lvalue" nm="NewMI"/>
</n32>
</n32>
<u lb="470" cb="14" le="489" ce="3">
<mce lb="471" cb="5" le="471" ce="69" nbparm="2" id="d038367435b7928d04997491e912d58d_8d7813fe6a06694cde6da9d9e5ea52be">
<exp pvirg="true"/>
<mex lb="471" cb="5" le="471" ce="12" id="d038367435b7928d04997491e912d58d_8d7813fe6a06694cde6da9d9e5ea52be" nm="setMemRefs" arrow="1">
<n32 lb="471" cb="5">
<drx lb="471" cb="5" kind="lvalue" nm="NewMI"/>
</n32>
</mex>
<mce lb="471" cb="23" le="471" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56">
<exp pvirg="true"/>
<mex lb="471" cb="23" le="471" ce="27" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56" nm="memoperands_begin" arrow="1">
<n32 lb="471" cb="23">
<ocx lb="471" cb="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="471" cb="25">
<drx lb="471" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="471" cb="23">
<drx lb="471" cb="23" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<mce lb="471" cb="48" le="471" ce="68" nbparm="0" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511">
<exp pvirg="true"/>
<mex lb="471" cb="48" le="471" ce="52" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511" nm="memoperands_end" arrow="1">
<n32 lb="471" cb="48">
<ocx lb="471" cb="48" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="471" cb="50">
<drx lb="471" cb="50" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="471" cb="48">
<drx lb="471" cb="48" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mce>
<ocast lb="473" cb="5" le="473" ce="5">
<bt name="void"/>
<n46 lb="473" cb="5" le="473" ce="5">
<exp pvirg="true"/>
<xop lb="473" cb="5" le="473" ce="5" kind="||">
<n46 lb="473" cb="5" le="473" ce="5">
<exp pvirg="true"/>
<uo lb="473" cb="5" le="473" ce="5" kind="!">
<uo lb="473" cb="5" le="473" ce="5" kind="!">
<n46 lb="473" cb="5" le="473" ce="5">
<exp pvirg="true"/>
<xop lb="473" cb="5" le="473" ce="5" kind="&amp;&amp;">
<n46 lb="473" cb="5" le="473" ce="5">
<exp pvirg="true"/>
<xop lb="473" cb="5" le="473" ce="5" kind="||">
<uo lb="473" cb="5" le="473" ce="5" kind="!">
<n32 lb="473" cb="5" le="473" ce="5">
<n46 lb="473" cb="5" le="473" ce="5">
<exp pvirg="true"/>
<xop lb="473" cb="5" le="473" ce="5" kind="&amp;">
<n32 lb="473" cb="5">
<drx lb="473" cb="5" kind="lvalue" nm="Flags"/>
</n32>
<n32 lb="473" cb="5" le="473" ce="5">
<drx lb="473" cb="5" le="473" ce="5" id="365e40649a6358896d82d795b1389064_f29cc3aca677d008a1ff063505ee6438" nm="MOStore"/>
</n32>
</xop>
</n46>
</n32>
</uo>
<mce lb="473" cb="5" le="473" ce="5" nbparm="1" id="d038367435b7928d04997491e912d58d_40a3b857b26627e4c3e5424d4c0d4b2c">
<exp pvirg="true"/>
<mex lb="473" cb="5" le="473" ce="5" id="d038367435b7928d04997491e912d58d_40a3b857b26627e4c3e5424d4c0d4b2c" nm="mayStore" arrow="1">
<n32 lb="473" cb="5">
<n32 lb="473" cb="5">
<drx lb="473" cb="5" kind="lvalue" nm="NewMI"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</xop>
</n46>
<n32 lb="473" cb="5">
<n32 lb="473" cb="5">
<n52 lb="473" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="473" cb="5" le="473" ce="5">
<n46 lb="473" cb="5" le="473" ce="5">
<exp pvirg="true"/>
<xop lb="473" cb="5" le="473" ce="5" kind=",">
<ce lb="473" cb="5" le="473" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="473" cb="5">
<drx lb="473" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="473" cb="5">
<n52 lb="473" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="473" cb="5">
<n52 lb="473" cb="5"/>
</n32>
<n32 lb="473" cb="5">
<n45 lb="473" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="473" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="476" cb="5" le="476" ce="5">
<bt name="void"/>
<n46 lb="476" cb="5" le="476" ce="5">
<exp pvirg="true"/>
<xop lb="476" cb="5" le="476" ce="5" kind="||">
<n46 lb="476" cb="5" le="476" ce="5">
<exp pvirg="true"/>
<uo lb="476" cb="5" le="476" ce="5" kind="!">
<uo lb="476" cb="5" le="476" ce="5" kind="!">
<n46 lb="476" cb="5" le="476" ce="5">
<exp pvirg="true"/>
<xop lb="476" cb="5" le="476" ce="5" kind="&amp;&amp;">
<n46 lb="476" cb="5" le="476" ce="5">
<exp pvirg="true"/>
<xop lb="476" cb="5" le="476" ce="5" kind="||">
<uo lb="476" cb="5" le="476" ce="5" kind="!">
<n32 lb="476" cb="5" le="476" ce="5">
<n46 lb="476" cb="5" le="476" ce="5">
<exp pvirg="true"/>
<xop lb="476" cb="5" le="476" ce="5" kind="&amp;">
<n32 lb="476" cb="5">
<drx lb="476" cb="5" kind="lvalue" nm="Flags"/>
</n32>
<n32 lb="476" cb="5" le="476" ce="5">
<drx lb="476" cb="5" le="476" ce="5" id="365e40649a6358896d82d795b1389064_fe3e2bfe20d7c6c15b9b914fe96f3e09" nm="MOLoad"/>
</n32>
</xop>
</n46>
</n32>
</uo>
<mce lb="476" cb="5" le="476" ce="5" nbparm="1" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916">
<exp pvirg="true"/>
<mex lb="476" cb="5" le="476" ce="5" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916" nm="mayLoad" arrow="1">
<n32 lb="476" cb="5">
<n32 lb="476" cb="5">
<drx lb="476" cb="5" kind="lvalue" nm="NewMI"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</xop>
</n46>
<n32 lb="476" cb="5">
<n32 lb="476" cb="5">
<n52 lb="476" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="476" cb="5" le="476" ce="5">
<n46 lb="476" cb="5" le="476" ce="5">
<exp pvirg="true"/>
<xop lb="476" cb="5" le="476" ce="5" kind=",">
<ce lb="476" cb="5" le="476" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="476" cb="5">
<drx lb="476" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="476" cb="5">
<n52 lb="476" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="476" cb="5">
<n52 lb="476" cb="5"/>
</n32>
<n32 lb="476" cb="5">
<n45 lb="476" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="476" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="479" cb="5" le="479" ce="53">
<exp pvirg="true"/>
<Var nm="MFI">
<lrf>
<QualType const="true">
<rt>
<cr id="57744cd473803f8e5c9b2de4877592a5_9ff4d9986e55746edc7a8fdf17bdb023"/>
</rt>
</QualType>
</lrf>
<n32 lb="479" cb="35" le="479" ce="52">
<uo lb="479" cb="35" le="479" ce="52" kind="*">
<mce lb="479" cb="36" le="479" ce="52" nbparm="0" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5">
<exp pvirg="true"/>
<mex lb="479" cb="36" le="479" ce="39" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5" nm="getFrameInfo" point="1">
<drx lb="479" cb="36" kind="lvalue" nm="MF"/>
</mex>
</mce>
</uo>
</n32>
</Var>
</dst>
<ocast lb="480" cb="5" le="480" ce="5">
<bt name="void"/>
<n46 lb="480" cb="5" le="480" ce="5">
<exp pvirg="true"/>
<xop lb="480" cb="5" le="480" ce="5" kind="||">
<n46 lb="480" cb="5" le="480" ce="5">
<exp pvirg="true"/>
<uo lb="480" cb="5" le="480" ce="5" kind="!">
<uo lb="480" cb="5" le="480" ce="5" kind="!">
<n46 lb="480" cb="5" le="480" ce="5">
<exp pvirg="true"/>
<xop lb="480" cb="5" le="480" ce="5" kind="!=">
<mce lb="480" cb="5" le="480" ce="5" nbparm="1" id="57744cd473803f8e5c9b2de4877592a5_8e91b42dc2c9ea379d4145ce9ad713fd">
<exp pvirg="true"/>
<mex lb="480" cb="5" le="480" ce="5" id="57744cd473803f8e5c9b2de4877592a5_8e91b42dc2c9ea379d4145ce9ad713fd" nm="getObjectOffset" point="1">
<drx lb="480" cb="5" kind="lvalue" nm="MFI"/>
</mex>
<n32 lb="480" cb="5">
<drx lb="480" cb="5" kind="lvalue" nm="FI"/>
</n32>
</mce>
<n32 lb="480" cb="5" le="480" ce="5">
<uo lb="480" cb="5" le="480" ce="5" kind="-">
<n45 lb="480" cb="5">
<flit/>
</n45>
</uo>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="480" cb="5" le="480" ce="5">
<n46 lb="480" cb="5" le="480" ce="5">
<exp pvirg="true"/>
<xop lb="480" cb="5" le="480" ce="5" kind=",">
<ce lb="480" cb="5" le="480" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="480" cb="5">
<drx lb="480" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="480" cb="5">
<n52 lb="480" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="480" cb="5">
<n52 lb="480" cb="5"/>
</n32>
<n32 lb="480" cb="5">
<n45 lb="480" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="480" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="481" cb="5" le="484" ce="58">
<exp pvirg="true"/>
<Var nm="MMO">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
<mce lb="482" cb="7" le="484" ce="57" nbparm="6" id="895a66b41661e915ba6854da2359580f_6fcbf8cdb75d36a7e4d6c525e6160c64">
<exp pvirg="true"/>
<mex lb="482" cb="7" le="482" ce="10" id="895a66b41661e915ba6854da2359580f_6fcbf8cdb75d36a7e4d6c525e6160c64" nm="getMachineMemOperand" point="1">
<drx lb="482" cb="7" kind="lvalue" nm="MF"/>
</mex>
<n10 lb="482" cb="31" le="482" ce="67">
<typeptr id="365e40649a6358896d82d795b1389064_4a105e234fbc7a7ea00b6495f9cceb81"/>
<temp/>
<mte lb="482" cb="31" le="482" ce="67">
<exp pvirg="true"/>
<ce lb="482" cb="31" le="482" ce="67" nbparm="2" id="365e40649a6358896d82d795b1389064_a813865c61bfb5fc56ebde457fece42e">
<exp pvirg="true"/>
<n32 lb="482" cb="31" le="482" ce="51">
<drx lb="482" cb="31" le="482" ce="51" kind="lvalue" id="365e40649a6358896d82d795b1389064_a813865c61bfb5fc56ebde457fece42e" nm="getFixedStack"/>
</n32>
<n32 lb="482" cb="65">
<drx lb="482" cb="65" kind="lvalue" nm="FI"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</mte>
</n10>
<n32 lb="483" cb="31">
<drx lb="483" cb="31" kind="lvalue" nm="Flags"/>
</n32>
<n32 lb="483" cb="38" le="483" ce="58">
<mce lb="483" cb="38" le="483" ce="58" nbparm="1" id="57744cd473803f8e5c9b2de4877592a5_48848b9e7b03c9323807a5977e1eb512">
<exp pvirg="true"/>
<mex lb="483" cb="38" le="483" ce="42" id="57744cd473803f8e5c9b2de4877592a5_48848b9e7b03c9323807a5977e1eb512" nm="getObjectSize" point="1">
<drx lb="483" cb="38" kind="lvalue" nm="MFI"/>
</mex>
<n32 lb="483" cb="56">
<drx lb="483" cb="56" kind="lvalue" nm="FI"/>
</n32>
</mce>
</n32>
<mce lb="484" cb="31" le="484" ce="56" nbparm="1" id="57744cd473803f8e5c9b2de4877592a5_853887d0ccf9f86fb432f6e9b1d12b66">
<exp pvirg="true"/>
<mex lb="484" cb="31" le="484" ce="35" id="57744cd473803f8e5c9b2de4877592a5_853887d0ccf9f86fb432f6e9b1d12b66" nm="getObjectAlignment" point="1">
<drx lb="484" cb="31" kind="lvalue" nm="MFI"/>
</mex>
<n32 lb="484" cb="54">
<drx lb="484" cb="54" kind="lvalue" nm="FI"/>
</n32>
</mce>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</Var>
</dst>
<mce lb="485" cb="5" le="485" ce="33" nbparm="2" id="d038367435b7928d04997491e912d58d_432f555d7f32f234cc7fcb8effa03e57">
<exp pvirg="true"/>
<mex lb="485" cb="5" le="485" ce="12" id="d038367435b7928d04997491e912d58d_432f555d7f32f234cc7fcb8effa03e57" nm="addMemOperand" arrow="1">
<n32 lb="485" cb="5">
<drx lb="485" cb="5" kind="lvalue" nm="NewMI"/>
</n32>
</mex>
<drx lb="485" cb="26" kind="lvalue" nm="MF"/>
<n32 lb="485" cb="30">
<drx lb="485" cb="30" kind="lvalue" nm="MMO"/>
</n32>
</mce>
<rx lb="488" cb="5" le="488" ce="33" pvirg="true">
<n32 lb="488" cb="12" le="488" ce="33">
<mce lb="488" cb="12" le="488" ce="33" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="488" cb="12" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="488" cb="12" le="488" ce="33">
<mce lb="488" cb="12" le="488" ce="33" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_705c35a27bae72482ff3399f3487231f">
<exp pvirg="true"/>
<mex lb="488" cb="12" le="488" ce="17" id="dc2fe1ce3eab105adc926f5848f1baa6_705c35a27bae72482ff3399f3487231f" nm="insert" arrow="1">
<n32 lb="488" cb="12">
<drx lb="488" cb="12" kind="lvalue" nm="MBB"/>
</n32>
</mex>
<n10 lb="488" cb="24">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="488" cb="24">
<drx lb="488" cb="24" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n32 lb="488" cb="28">
<drx lb="488" cb="28" kind="lvalue" nm="NewMI"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</rx>
</u>
</if>
<if lb="492" cb="3" le="493" ce="12">
<xop lb="492" cb="7" le="492" ce="38" kind="||">
<uo lb="492" cb="7" le="492" ce="19" kind="!">
<mce lb="492" cb="8" le="492" ce="19" nbparm="0" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab">
<exp pvirg="true"/>
<mex lb="492" cb="8" le="492" ce="12" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab" nm="isCopy" arrow="1">
<n32 lb="492" cb="8">
<ocx lb="492" cb="8" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="492" cb="10">
<drx lb="492" cb="10" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="492" cb="8">
<drx lb="492" cb="8" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</uo>
<xop lb="492" cb="24" le="492" ce="38" kind="!=">
<mce lb="492" cb="24" le="492" ce="33" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="492" cb="24" le="492" ce="28" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="492" cb="24">
<drx lb="492" cb="24" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
<n32 lb="492" cb="38">
<n45 lb="492" cb="38"/>
</n32>
</xop>
</xop>
<rx lb="493" cb="5" le="493" ce="12" pvirg="true">
<n32 lb="493" cb="12">
<n16 lb="493" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<dst lb="495" cb="3" le="495" ce="58">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<ce lb="495" cb="35" le="495" ce="57" nbparm="2" id="3429a007d3d042404e211b6ebd4c8c1b_50dc11ae605f9c10c55543ff51625d0f">
<exp pvirg="true"/>
<n32 lb="495" cb="35">
<drx lb="495" cb="35" kind="lvalue" id="3429a007d3d042404e211b6ebd4c8c1b_50dc11ae605f9c10c55543ff51625d0f" nm="canFoldCopy"/>
</n32>
<n32 lb="495" cb="47">
<n32 lb="495" cb="47">
<mce lb="495" cb="47" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="495" cb="47" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="495" cb="47">
<drx lb="495" cb="47" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</n32>
<n32 lb="495" cb="51" le="495" ce="56">
<ocx lb="495" cb="51" le="495" ce="56" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="495" cb="54" le="495" ce="56">
<drx lb="495" cb="54" le="495" ce="56" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="495" cb="51">
<drx lb="495" cb="51" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="495" cb="55">
<n45 lb="495" cb="55"/>
</n32>
</ocx>
</n32>
</ce>
</Var>
</dst>
<if lb="496" cb="3" le="497" ce="12">
<uo lb="496" cb="7" le="496" ce="8" kind="!">
<n32 lb="496" cb="8">
<n32 lb="496" cb="8">
<drx lb="496" cb="8" kind="lvalue" nm="RC"/>
</n32>
</n32>
</uo>
<rx lb="497" cb="5" le="497" ce="12" pvirg="true">
<n32 lb="497" cb="12">
<n16 lb="497" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<dst lb="499" cb="3" le="499" ce="54">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<n32 lb="499" cb="30" le="499" ce="53">
<mce lb="499" cb="30" le="499" ce="53" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="499" cb="30" le="499" ce="34" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="499" cb="30" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="499" cb="32">
<drx lb="499" cb="32" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="499" cb="30">
<drx lb="499" cb="30" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<xop lb="499" cb="45" le="499" ce="52" kind="-">
<n32 lb="499" cb="45">
<n45 lb="499" cb="45"/>
</n32>
<n32 lb="499" cb="47" le="499" ce="52">
<ocx lb="499" cb="47" le="499" ce="52" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="499" cb="50" le="499" ce="52">
<drx lb="499" cb="50" le="499" ce="52" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="499" cb="47">
<drx lb="499" cb="47" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="499" cb="51">
<n45 lb="499" cb="51"/>
</n32>
</ocx>
</n32>
</xop>
</mce>
</n32>
</Var>
</dst>
<dst lb="500" cb="3" le="500" ce="39">
<exp pvirg="true"/>
<Var nm="Pos" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="500" cb="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="500" cb="37">
<drx lb="500" cb="37" kind="lvalue" nm="MI"/>
</n32>
</n10>
</Var>
</dst>
<dst lb="501" cb="3" le="501" ce="67">
<exp pvirg="true"/>
<Var nm="TRI">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<mce lb="501" cb="35" le="501" ce="66" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b">
<exp pvirg="true"/>
<mex lb="501" cb="35" le="501" ce="50" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b" nm="getRegisterInfo" point="1">
<mce lb="501" cb="35" le="501" ce="48" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="501" cb="35" le="501" ce="38" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="501" cb="35">
<drx lb="501" cb="35" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="503" cb="3" le="506" ce="61" else="true" elselb="506" elsecb="5">
<xop lb="503" cb="7" le="503" ce="35" kind="==">
<n32 lb="503" cb="7">
<drx lb="503" cb="7" kind="lvalue" nm="Flags"/>
</n32>
<n32 lb="503" cb="16" le="503" ce="35">
<drx lb="503" cb="16" le="503" ce="35" id="365e40649a6358896d82d795b1389064_f29cc3aca677d008a1ff063505ee6438" nm="MOStore"/>
</n32>
</xop>
<mce lb="504" cb="5" le="504" ce="73" nbparm="7" id="35dcc986b9fc41c6f521acfc055f8d35_94e17ff2c7c7990649a60e5cd808fade">
<exp pvirg="true"/>
<mex lb="504" cb="5" id="35dcc986b9fc41c6f521acfc055f8d35_94e17ff2c7c7990649a60e5cd808fade" nm="storeRegToStackSlot" arrow="1">
<n19 lb="504" cb="5"/>
</mex>
<uo lb="504" cb="25" le="504" ce="26" kind="*">
<n32 lb="504" cb="26">
<drx lb="504" cb="26" kind="lvalue" nm="MBB"/>
</n32>
</uo>
<n10 lb="504" cb="31">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="504" cb="31">
<drx lb="504" cb="31" kind="lvalue" nm="Pos"/>
</n32>
</n10>
<mce lb="504" cb="36" le="504" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="504" cb="36" le="504" ce="39" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="504" cb="36" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="504" cb="49" le="504" ce="59" nbparm="0" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b">
<exp pvirg="true"/>
<mex lb="504" cb="49" le="504" ce="52" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b" nm="isKill" point="1">
<drx lb="504" cb="49" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="504" cb="62">
<drx lb="504" cb="62" kind="lvalue" nm="FI"/>
</n32>
<n32 lb="504" cb="66">
<drx lb="504" cb="66" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="504" cb="70">
<drx lb="504" cb="70" kind="lvalue" nm="TRI"/>
</n32>
</mce>
<mce lb="506" cb="5" le="506" ce="61" nbparm="6" id="35dcc986b9fc41c6f521acfc055f8d35_840092216f30094d3dee3c3de3851ca6">
<exp pvirg="true"/>
<mex lb="506" cb="5" id="35dcc986b9fc41c6f521acfc055f8d35_840092216f30094d3dee3c3de3851ca6" nm="loadRegFromStackSlot" arrow="1">
<n19 lb="506" cb="5"/>
</mex>
<uo lb="506" cb="26" le="506" ce="27" kind="*">
<n32 lb="506" cb="27">
<drx lb="506" cb="27" kind="lvalue" nm="MBB"/>
</n32>
</uo>
<n10 lb="506" cb="32">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="506" cb="32">
<drx lb="506" cb="32" kind="lvalue" nm="Pos"/>
</n32>
</n10>
<mce lb="506" cb="37" le="506" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="506" cb="37" le="506" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="506" cb="37" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="506" cb="50">
<drx lb="506" cb="50" kind="lvalue" nm="FI"/>
</n32>
<n32 lb="506" cb="54">
<drx lb="506" cb="54" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="506" cb="58">
<drx lb="506" cb="58" kind="lvalue" nm="TRI"/>
</n32>
</mce>
</if>
<rx lb="507" cb="3" le="507" ce="12" pvirg="true">
<n32 lb="507" cb="10" le="507" ce="12">
<mce lb="507" cb="10" le="507" ce="12" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="507" cb="10" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="507" cb="10" le="507" ce="12">
<ocx lb="507" cb="10" le="507" ce="12" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9">
<exp pvirg="true"/>
<n32 lb="507" cb="10">
<drx lb="507" cb="10" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dbfb0d8a3eb1d9c2245bc755903101b9" nm="operator--"/>
</n32>
<drx lb="507" cb="12" kind="lvalue" nm="Pos"/>
</ocx>
</n32>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="foldMemoryOperand" id="3429a007d3d042404e211b6ebd4c8c1b_2af16db24e41371c4ea5de4220d5501a" file="1" linestart="513" lineend="558" previous="35dcc986b9fc41c6f521acfc055f8d35_2af16db24e41371c4ea5de4220d5501a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LoadMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="516" cb="64" le="558" ce="1">
<ocast lb="517" cb="3" le="517" ce="3">
<bt name="void"/>
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<xop lb="517" cb="3" le="517" ce="3" kind="||">
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<uo lb="517" cb="3" le="517" ce="3" kind="!">
<uo lb="517" cb="3" le="517" ce="3" kind="!">
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<xop lb="517" cb="3" le="517" ce="3" kind="&amp;&amp;">
<mce lb="517" cb="3" le="517" ce="3" nbparm="1" id="d038367435b7928d04997491e912d58d_dd0e1e9594e74b2dbc3d99c258a12b63">
<exp pvirg="true"/>
<mex lb="517" cb="3" le="517" ce="3" id="d038367435b7928d04997491e912d58d_dd0e1e9594e74b2dbc3d99c258a12b63" nm="canFoldAsLoad" arrow="1">
<n32 lb="517" cb="3">
<n32 lb="517" cb="3">
<drx lb="517" cb="3" kind="lvalue" nm="LoadMI"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<n32 lb="517" cb="3">
<n32 lb="517" cb="3">
<n52 lb="517" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="517" cb="3" le="517" ce="3">
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<xop lb="517" cb="3" le="517" ce="3" kind=",">
<ce lb="517" cb="3" le="517" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="517" cb="3">
<drx lb="517" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="517" cb="3">
<n52 lb="517" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="517" cb="3">
<n52 lb="517" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="517" cb="3">
<n45 lb="517" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="517" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<fx lb="519" cb="3" le="520" ce="5">
<dst lb="519" cb="8" le="519" ce="38">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="519" cb="21">
<n45 lb="519" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="519" cb="28" le="519" ce="37" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="519" cb="28" le="519" ce="32" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="519" cb="28">
<drx lb="519" cb="28" kind="lvalue" nm="Ops"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="519" cb="40" le="519" ce="45" kind="!=">
<n32 lb="519" cb="40">
<drx lb="519" cb="40" kind="lvalue" nm="i"/>
</n32>
<n32 lb="519" cb="45">
<drx lb="519" cb="45" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="519" cb="48" le="519" ce="50" kind="++">
<drx lb="519" cb="50" kind="lvalue" nm="i"/>
</uo>
<ocast lb="520" cb="5" le="520" ce="5">
<bt name="void"/>
<n46 lb="520" cb="5" le="520" ce="5">
<exp pvirg="true"/>
<xop lb="520" cb="5" le="520" ce="5" kind="||">
<n46 lb="520" cb="5" le="520" ce="5">
<exp pvirg="true"/>
<uo lb="520" cb="5" le="520" ce="5" kind="!">
<uo lb="520" cb="5" le="520" ce="5" kind="!">
<n46 lb="520" cb="5" le="520" ce="5">
<exp pvirg="true"/>
<xop lb="520" cb="5" le="520" ce="5" kind="&amp;&amp;">
<mce lb="520" cb="5" le="520" ce="5" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="520" cb="5" le="520" ce="5" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" point="1">
<n32 lb="520" cb="5" le="520" ce="5">
<mce lb="520" cb="5" le="520" ce="5" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="520" cb="5" le="520" ce="5" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="520" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="520" cb="5">
<drx lb="520" cb="5" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="520" cb="5">
<drx lb="520" cb="5" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="520" cb="5" le="520" ce="5">
<ocx lb="520" cb="5" le="520" ce="5" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418">
<exp pvirg="true"/>
<n32 lb="520" cb="5" le="520" ce="5">
<drx lb="520" cb="5" le="520" ce="5" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_e4f10c24ec1be7ab3e312369162a9418" nm="operator[]"/>
</n32>
<n32 lb="520" cb="5">
<drx lb="520" cb="5" kind="lvalue" nm="Ops"/>
</n32>
<n32 lb="520" cb="5">
<drx lb="520" cb="5" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</mce>
</n32>
</mex>
</mce>
<n32 lb="520" cb="5">
<n32 lb="520" cb="5">
<n52 lb="520" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="520" cb="5" le="520" ce="5">
<n46 lb="520" cb="5" le="520" ce="5">
<exp pvirg="true"/>
<xop lb="520" cb="5" le="520" ce="5" kind=",">
<ce lb="520" cb="5" le="520" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="520" cb="5">
<drx lb="520" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="520" cb="5">
<n52 lb="520" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="520" cb="5">
<n52 lb="520" cb="5"/>
</n32>
<n32 lb="520" cb="5">
<n45 lb="520" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="520" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</fx>
<dst lb="522" cb="3" le="522" ce="44">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="522" cb="28" le="522" ce="43" kind="*">
<mce lb="522" cb="29" le="522" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="522" cb="29" le="522" ce="33" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="522" cb="29" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="522" cb="31">
<drx lb="522" cb="31" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="522" cb="29">
<drx lb="522" cb="29" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="523" cb="3" le="523" ce="41">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="523" cb="25" le="523" ce="40" kind="*">
<mce lb="523" cb="26" le="523" ce="40" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="523" cb="26" le="523" ce="30" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="523" cb="26" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="526" cb="3" le="526" ce="32">
<exp pvirg="true"/>
<Var nm="NewMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="526" cb="25">
<n16 lb="526" cb="25">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<dst lb="527" cb="3" le="527" ce="21">
<exp pvirg="true"/>
<Var nm="FrameIndex" value="true">
<bt name="int"/>
<n45 lb="527" cb="20"/>
</Var>
</dst>
<if lb="529" cb="3" le="537" ce="3" else="true" elselb="534" elsecb="10">
<xop lb="529" cb="7" le="531" ce="45" kind="&amp;&amp;">
<n46 lb="529" cb="7" le="530" ce="51">
<exp pvirg="true"/>
<xop lb="529" cb="8" le="530" ce="41" kind="||">
<xop lb="529" cb="8" le="529" ce="41" kind="==">
<mce lb="529" cb="8" le="529" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="529" cb="8" le="529" ce="12" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="529" cb="8">
<ocx lb="529" cb="8" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="529" cb="10">
<drx lb="529" cb="10" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="529" cb="8">
<drx lb="529" cb="8" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<n32 lb="529" cb="27" le="529" ce="41">
<drx lb="529" cb="27" le="529" ce="41" id="6496a6d757c6f7fdc115ef909c5bfe0b_50e196d379232c00c13a129536f37300" nm="STACKMAP"/>
</n32>
</xop>
<xop lb="530" cb="8" le="530" ce="41" kind="==">
<mce lb="530" cb="8" le="530" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="530" cb="8" le="530" ce="12" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="530" cb="8">
<ocx lb="530" cb="8" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="530" cb="10">
<drx lb="530" cb="10" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="530" cb="8">
<drx lb="530" cb="8" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<n32 lb="530" cb="27" le="530" ce="41">
<drx lb="530" cb="27" le="530" ce="41" id="6496a6d757c6f7fdc115ef909c5bfe0b_c6524d899750e1bd86e66e22f6d7bca8" nm="PATCHPOINT"/>
</n32>
</xop>
</xop>
</n46>
<n32 lb="531" cb="7" le="531" ce="45">
<mce lb="531" cb="7" le="531" ce="45" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_91dba6a9bca4d13914dba5274758dd24">
<exp pvirg="true"/>
<mex lb="531" cb="7" id="35dcc986b9fc41c6f521acfc055f8d35_91dba6a9bca4d13914dba5274758dd24" nm="isLoadFromStackSlot" arrow="1">
<n19 lb="531" cb="7"/>
</mex>
<n32 lb="531" cb="27">
<n32 lb="531" cb="27">
<drx lb="531" cb="27" kind="lvalue" nm="LoadMI"/>
</n32>
</n32>
<drx lb="531" cb="35" kind="lvalue" nm="FrameIndex"/>
</mce>
</n32>
</xop>
<u lb="531" cb="48" le="534" ce="3">
<xop lb="533" cb="5" le="533" ce="58" kind="=">
<drx lb="533" cb="5" kind="lvalue" nm="NewMI"/>
<ce lb="533" cb="13" le="533" ce="58" nbparm="5" id="3429a007d3d042404e211b6ebd4c8c1b_2155840436882a2c4fa194e9e7ace831">
<exp pvirg="true"/>
<n32 lb="533" cb="13">
<drx lb="533" cb="13" kind="lvalue" id="3429a007d3d042404e211b6ebd4c8c1b_2155840436882a2c4fa194e9e7ace831" nm="foldPatchpoint"/>
</n32>
<drx lb="533" cb="28" kind="lvalue" nm="MF"/>
<n32 lb="533" cb="32">
<mce lb="533" cb="32" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="533" cb="32" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="533" cb="32">
<drx lb="533" cb="32" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
<drx lb="533" cb="36" kind="lvalue" nm="Ops"/>
<n32 lb="533" cb="41">
<drx lb="533" cb="41" kind="lvalue" nm="FrameIndex"/>
</n32>
<uo lb="533" cb="53" le="533" ce="54" kind="*">
<n19 lb="533" cb="54"/>
</uo>
</ce>
</xop>
</u>
<u lb="534" cb="10" le="537" ce="3">
<xop lb="536" cb="5" le="536" ce="54" kind="=">
<drx lb="536" cb="5" kind="lvalue" nm="NewMI"/>
<mce lb="536" cb="13" le="536" ce="54" nbparm="4" id="35dcc986b9fc41c6f521acfc055f8d35_336472f0322737857802141e697221f6">
<exp pvirg="true"/>
<mex lb="536" cb="13" id="35dcc986b9fc41c6f521acfc055f8d35_336472f0322737857802141e697221f6" nm="foldMemoryOperandImpl" arrow="1">
<n19 lb="536" cb="13"/>
</mex>
<drx lb="536" cb="35" kind="lvalue" nm="MF"/>
<n32 lb="536" cb="39">
<mce lb="536" cb="39" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="536" cb="39" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="536" cb="39">
<drx lb="536" cb="39" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
<drx lb="536" cb="43" kind="lvalue" nm="Ops"/>
<n32 lb="536" cb="48">
<drx lb="536" cb="48" kind="lvalue" nm="LoadMI"/>
</n32>
</mce>
</xop>
</u>
</if>
<if lb="539" cb="3" le="539" ce="22">
<uo lb="539" cb="7" le="539" ce="8" kind="!">
<n32 lb="539" cb="8">
<n32 lb="539" cb="8">
<drx lb="539" cb="8" kind="lvalue" nm="NewMI"/>
</n32>
</n32>
</uo>
<rx lb="539" cb="15" le="539" ce="22" pvirg="true">
<n32 lb="539" cb="22">
<n16 lb="539" cb="22">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<xop lb="541" cb="3" le="541" ce="31" kind="=">
<drx lb="541" cb="3" kind="lvalue" nm="NewMI"/>
<n32 lb="541" cb="11" le="541" ce="31">
<mce lb="541" cb="11" le="541" ce="31" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="541" cb="11" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="541" cb="11" le="541" ce="31">
<mce lb="541" cb="11" le="541" ce="31" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_705c35a27bae72482ff3399f3487231f">
<exp pvirg="true"/>
<mex lb="541" cb="11" le="541" ce="15" id="dc2fe1ce3eab105adc926f5848f1baa6_705c35a27bae72482ff3399f3487231f" nm="insert" point="1">
<drx lb="541" cb="11" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="541" cb="22">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="541" cb="22">
<drx lb="541" cb="22" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n32 lb="541" cb="26">
<drx lb="541" cb="26" kind="lvalue" nm="NewMI"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</xop>
<if lb="544" cb="3" le="556" ce="3" else="true" elselb="548" elsecb="8">
<mce lb="544" cb="7" le="544" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_6aac9f5f28d39796372fc32d635e382b">
<exp pvirg="true"/>
<mex lb="544" cb="7" le="544" ce="11" id="d038367435b7928d04997491e912d58d_6aac9f5f28d39796372fc32d635e382b" nm="memoperands_empty" arrow="1">
<n32 lb="544" cb="7">
<ocx lb="544" cb="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="544" cb="9">
<drx lb="544" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="544" cb="7">
<drx lb="544" cb="7" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<u lb="544" cb="32" le="547" ce="3">
<mce lb="545" cb="5" le="546" ce="48" nbparm="2" id="d038367435b7928d04997491e912d58d_8d7813fe6a06694cde6da9d9e5ea52be">
<exp pvirg="true"/>
<mex lb="545" cb="5" le="545" ce="12" id="d038367435b7928d04997491e912d58d_8d7813fe6a06694cde6da9d9e5ea52be" nm="setMemRefs" arrow="1">
<n32 lb="545" cb="5">
<drx lb="545" cb="5" kind="lvalue" nm="NewMI"/>
</n32>
</mex>
<mce lb="545" cb="23" le="545" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56">
<exp pvirg="true"/>
<mex lb="545" cb="23" le="545" ce="31" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56" nm="memoperands_begin" arrow="1">
<n32 lb="545" cb="23">
<n32 lb="545" cb="23">
<drx lb="545" cb="23" kind="lvalue" nm="LoadMI"/>
</n32>
</n32>
</mex>
</mce>
<mce lb="546" cb="23" le="546" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511">
<exp pvirg="true"/>
<mex lb="546" cb="23" le="546" ce="31" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511" nm="memoperands_end" arrow="1">
<n32 lb="546" cb="23">
<n32 lb="546" cb="23">
<drx lb="546" cb="23" kind="lvalue" nm="LoadMI"/>
</n32>
</n32>
</mex>
</mce>
</mce>
</u>
<u lb="548" cb="8" le="556" ce="3">
<mce lb="550" cb="5" le="551" ce="44" nbparm="2" id="d038367435b7928d04997491e912d58d_8d7813fe6a06694cde6da9d9e5ea52be">
<exp pvirg="true"/>
<mex lb="550" cb="5" le="550" ce="12" id="d038367435b7928d04997491e912d58d_8d7813fe6a06694cde6da9d9e5ea52be" nm="setMemRefs" arrow="1">
<n32 lb="550" cb="5">
<drx lb="550" cb="5" kind="lvalue" nm="NewMI"/>
</n32>
</mex>
<mce lb="550" cb="23" le="550" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56">
<exp pvirg="true"/>
<mex lb="550" cb="23" le="550" ce="27" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56" nm="memoperands_begin" arrow="1">
<n32 lb="550" cb="23">
<ocx lb="550" cb="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="550" cb="25">
<drx lb="550" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="550" cb="23">
<drx lb="550" cb="23" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<mce lb="551" cb="23" le="551" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511">
<exp pvirg="true"/>
<mex lb="551" cb="23" le="551" ce="27" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511" nm="memoperands_end" arrow="1">
<n32 lb="551" cb="23">
<ocx lb="551" cb="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="551" cb="25">
<drx lb="551" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="551" cb="23">
<drx lb="551" cb="23" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mce>
<fx lb="552" cb="5" le="555" ce="5">
<dst lb="552" cb="10" le="553" ce="41">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</pt>
</Tdef>
</ety>
<mce lb="552" cb="41" le="552" ce="67" nbparm="0" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56">
<exp pvirg="true"/>
<mex lb="552" cb="41" le="552" ce="49" id="d038367435b7928d04997491e912d58d_b5ac4d8796312e4dba0f8912eb20cd56" nm="memoperands_begin" arrow="1">
<n32 lb="552" cb="41">
<n32 lb="552" cb="41">
<drx lb="552" cb="41" kind="lvalue" nm="LoadMI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</pt>
</Tdef>
</ety>
<mce lb="553" cb="16" le="553" ce="40" nbparm="0" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511">
<exp pvirg="true"/>
<mex lb="553" cb="16" le="553" ce="24" id="d038367435b7928d04997491e912d58d_22e538e8a88b8f192d2dae3e55bca511" nm="memoperands_end" arrow="1">
<n32 lb="553" cb="16">
<n32 lb="553" cb="16">
<drx lb="553" cb="16" kind="lvalue" nm="LoadMI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="553" cb="43" le="553" ce="48" kind="!=">
<n32 lb="553" cb="43">
<drx lb="553" cb="43" kind="lvalue" nm="I"/>
</n32>
<n32 lb="553" cb="48">
<drx lb="553" cb="48" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="553" cb="51" le="553" ce="53" kind="++">
<drx lb="553" cb="53" kind="lvalue" nm="I"/>
</uo>
<u lb="553" cb="56" le="555" ce="5">
<mce lb="554" cb="7" le="554" ce="34" nbparm="2" id="d038367435b7928d04997491e912d58d_432f555d7f32f234cc7fcb8effa03e57">
<exp pvirg="true"/>
<mex lb="554" cb="7" le="554" ce="14" id="d038367435b7928d04997491e912d58d_432f555d7f32f234cc7fcb8effa03e57" nm="addMemOperand" arrow="1">
<n32 lb="554" cb="7">
<drx lb="554" cb="7" kind="lvalue" nm="NewMI"/>
</n32>
</mex>
<drx lb="554" cb="28" kind="lvalue" nm="MF"/>
<n32 lb="554" cb="32" le="554" ce="33">
<uo lb="554" cb="32" le="554" ce="33" kind="*">
<n32 lb="554" cb="33">
<drx lb="554" cb="33" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</mce>
</u>
</fx>
</u>
</if>
<rx lb="557" cb="3" le="557" ce="10" pvirg="true">
<n32 lb="557" cb="10">
<drx lb="557" cb="10" kind="lvalue" nm="NewMI"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isReallyTriviallyReMaterializableGeneric" id="3429a007d3d042404e211b6ebd4c8c1b_5db26a49fb70ca202e8691496f5f4021" file="1" linestart="560" lineend="639" previous="35dcc986b9fc41c6f521acfc055f8d35_5db26a49fb70ca202e8691496f5f4021" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="562" cb="67" le="639" ce="1">
<dst lb="563" cb="3" le="563" ce="60">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<uo lb="563" cb="31" le="563" ce="59" kind="*">
<mce lb="563" cb="32" le="563" ce="59" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b">
<exp pvirg="true"/>
<mex lb="563" cb="32" le="563" ce="49" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b" nm="getParent" arrow="1">
<mce lb="563" cb="32" le="563" ce="46" nbparm="0" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b">
<exp pvirg="true"/>
<mex lb="563" cb="32" le="563" ce="36" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b" nm="getParent" arrow="1">
<n32 lb="563" cb="32">
<drx lb="563" cb="32" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="564" cb="3" le="564" ce="51">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<mce lb="564" cb="36" le="564" ce="50" nbparm="0" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf">
<exp pvirg="true"/>
<mex lb="564" cb="36" le="564" ce="39" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf" nm="getRegInfo" point="1">
<drx lb="564" cb="36" kind="lvalue" nm="MF"/>
</mex>
</mce>
</Var>
</dst>
<if lb="567" cb="3" le="568" ce="12">
<xop lb="567" cb="7" le="567" ce="57" kind="||">
<uo lb="567" cb="7" le="567" ce="27" kind="!">
<n32 lb="567" cb="8" le="567" ce="27">
<mce lb="567" cb="8" le="567" ce="27" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="567" cb="8" le="567" ce="12" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="567" cb="8">
<drx lb="567" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</uo>
<uo lb="567" cb="32" le="567" ce="57" kind="!">
<mce lb="567" cb="33" le="567" ce="57" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="567" cb="33" le="567" ce="51" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<mce lb="567" cb="33" le="567" ce="49" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="567" cb="33" le="567" ce="37" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="567" cb="33">
<drx lb="567" cb="33" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="567" cb="48">
<n45 lb="567" cb="48">
<flit/>
</n45>
</n32>
</mce>
</mex>
</mce>
</uo>
</xop>
<rx lb="568" cb="5" le="568" ce="12" pvirg="true">
<n9 lb="568" cb="12"/>
</rx>
</if>
<dst lb="569" cb="3" le="569" ce="47">
<exp pvirg="true"/>
<Var nm="DefReg" value="true">
<bt name="unsigned int"/>
<mce lb="569" cb="21" le="569" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="569" cb="21" le="569" ce="39" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="569" cb="21" le="569" ce="37" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="569" cb="21" le="569" ce="25" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="569" cb="21">
<drx lb="569" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="569" cb="36">
<n45 lb="569" cb="36"/>
</n32>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="575" cb="3" le="577" ce="12">
<xop lb="575" cb="7" le="576" ce="71" kind="&amp;&amp;">
<xop lb="575" cb="7" le="576" ce="35" kind="&amp;&amp;">
<ce lb="575" cb="7" le="575" ce="51" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="575" cb="7" le="575" ce="27">
<drx lb="575" cb="7" le="575" ce="27" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="575" cb="45">
<drx lb="575" cb="45" kind="lvalue" nm="DefReg"/>
</n32>
</ce>
<n32 lb="576" cb="7" le="576" ce="35">
<mce lb="576" cb="7" le="576" ce="35" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="576" cb="7" le="576" ce="25" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<mce lb="576" cb="7" le="576" ce="23" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="576" cb="7" le="576" ce="11" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="576" cb="7">
<drx lb="576" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="576" cb="22">
<n45 lb="576" cb="22"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</xop>
<mce lb="576" cb="40" le="576" ce="71" nbparm="1" id="d038367435b7928d04997491e912d58d_5f58f78dbfac403c653bf0cc10ebed75">
<exp pvirg="true"/>
<mex lb="576" cb="40" le="576" ce="44" id="d038367435b7928d04997491e912d58d_5f58f78dbfac403c653bf0cc10ebed75" nm="readsVirtualRegister" arrow="1">
<n32 lb="576" cb="40">
<drx lb="576" cb="40" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="576" cb="65">
<drx lb="576" cb="65" kind="lvalue" nm="DefReg"/>
</n32>
</mce>
</xop>
<rx lb="577" cb="5" le="577" ce="12" pvirg="true">
<n9 lb="577" cb="12"/>
</rx>
</if>
<dst lb="582" cb="3" le="582" ce="19">
<exp pvirg="true"/>
<Var nm="FrameIdx" value="true">
<bt name="int"/>
<n45 lb="582" cb="18"/>
</Var>
</dst>
<if lb="583" cb="3" le="585" ce="12">
<xop lb="583" cb="7" le="584" ce="57" kind="&amp;&amp;">
<n32 lb="583" cb="7" le="583" ce="39">
<mce lb="583" cb="7" le="583" ce="39" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_91dba6a9bca4d13914dba5274758dd24">
<exp pvirg="true"/>
<mex lb="583" cb="7" id="35dcc986b9fc41c6f521acfc055f8d35_91dba6a9bca4d13914dba5274758dd24" nm="isLoadFromStackSlot" arrow="1">
<n19 lb="583" cb="7"/>
</mex>
<n32 lb="583" cb="27">
<drx lb="583" cb="27" kind="lvalue" nm="MI"/>
</n32>
<drx lb="583" cb="31" kind="lvalue" nm="FrameIdx"/>
</mce>
</n32>
<mce lb="584" cb="7" le="584" ce="57" nbparm="1" id="57744cd473803f8e5c9b2de4877592a5_4426eabe177cd8d312b3f1e3cf9a67fb">
<exp pvirg="true"/>
<mex lb="584" cb="7" le="584" ce="26" id="57744cd473803f8e5c9b2de4877592a5_4426eabe177cd8d312b3f1e3cf9a67fb" nm="isImmutableObjectIndex" arrow="1">
<mce lb="584" cb="7" le="584" ce="23" nbparm="0" id="895a66b41661e915ba6854da2359580f_0d0870d0ac2ae440d95c62ec76f20f54">
<exp pvirg="true"/>
<mex lb="584" cb="7" le="584" ce="10" id="895a66b41661e915ba6854da2359580f_0d0870d0ac2ae440d95c62ec76f20f54" nm="getFrameInfo" point="1">
<drx lb="584" cb="7" kind="lvalue" nm="MF"/>
</mex>
</mce>
</mex>
<n32 lb="584" cb="49">
<drx lb="584" cb="49" kind="lvalue" nm="FrameIdx"/>
</n32>
</mce>
</xop>
<rx lb="585" cb="5" le="585" ce="12" pvirg="true">
<n9 lb="585" cb="12"/>
</rx>
</if>
<if lb="588" cb="3" le="590" ce="12">
<xop lb="588" cb="7" le="589" ce="35" kind="||">
<xop lb="588" cb="7" le="588" ce="45" kind="||">
<mce lb="588" cb="7" le="588" ce="27" nbparm="1" id="d038367435b7928d04997491e912d58d_79d2f0939687cc98d700bab1cc41f27c">
<exp pvirg="true"/>
<mex lb="588" cb="7" le="588" ce="11" id="d038367435b7928d04997491e912d58d_79d2f0939687cc98d700bab1cc41f27c" nm="isNotDuplicable" arrow="1">
<n32 lb="588" cb="7">
<drx lb="588" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="588" cb="32" le="588" ce="45" nbparm="1" id="d038367435b7928d04997491e912d58d_40a3b857b26627e4c3e5424d4c0d4b2c">
<exp pvirg="true"/>
<mex lb="588" cb="32" le="588" ce="36" id="d038367435b7928d04997491e912d58d_40a3b857b26627e4c3e5424d4c0d4b2c" nm="mayStore" arrow="1">
<n32 lb="588" cb="32">
<drx lb="588" cb="32" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</xop>
<mce lb="589" cb="7" le="589" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_ec074d6353621e3d531332cb350b9a86">
<exp pvirg="true"/>
<mex lb="589" cb="7" le="589" ce="11" id="d038367435b7928d04997491e912d58d_ec074d6353621e3d531332cb350b9a86" nm="hasUnmodeledSideEffects" arrow="1">
<n32 lb="589" cb="7">
<drx lb="589" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="590" cb="5" le="590" ce="12" pvirg="true">
<n9 lb="590" cb="12"/>
</rx>
</if>
<if lb="594" cb="3" le="595" ce="12">
<mce lb="594" cb="7" le="594" ce="23" nbparm="0" id="d038367435b7928d04997491e912d58d_e8222c754037476c58f1789f145225dc">
<exp pvirg="true"/>
<mex lb="594" cb="7" le="594" ce="11" id="d038367435b7928d04997491e912d58d_e8222c754037476c58f1789f145225dc" nm="isInlineAsm" arrow="1">
<n32 lb="594" cb="7">
<drx lb="594" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<rx lb="595" cb="5" le="595" ce="12" pvirg="true">
<n9 lb="595" cb="12"/>
</rx>
</if>
<if lb="598" cb="3" le="599" ce="12">
<xop lb="598" cb="7" le="598" ce="47" kind="&amp;&amp;">
<mce lb="598" cb="7" le="598" ce="19" nbparm="1" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916">
<exp pvirg="true"/>
<mex lb="598" cb="7" le="598" ce="11" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916" nm="mayLoad" arrow="1">
<n32 lb="598" cb="7">
<drx lb="598" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<uo lb="598" cb="24" le="598" ce="47" kind="!">
<mce lb="598" cb="25" le="598" ce="47" nbparm="1" id="d038367435b7928d04997491e912d58d_39e21f746e8c26175ec133f02b49c040">
<exp pvirg="true"/>
<mex lb="598" cb="25" le="598" ce="29" id="d038367435b7928d04997491e912d58d_39e21f746e8c26175ec133f02b49c040" nm="isInvariantLoad" arrow="1">
<n32 lb="598" cb="25">
<drx lb="598" cb="25" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="598" cb="45">
<drx lb="598" cb="45" kind="lvalue" nm="AA"/>
</n32>
</mce>
</uo>
</xop>
<rx lb="599" cb="5" le="599" ce="12" pvirg="true">
<n9 lb="599" cb="12"/>
</rx>
</if>
<fx lb="603" cb="3" le="635" ce="3">
<dst lb="603" cb="8" le="603" ce="48">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="603" cb="21">
<n45 lb="603" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="603" cb="28" le="603" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="603" cb="28" le="603" ce="32" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="603" cb="28">
<drx lb="603" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="603" cb="50" le="603" ce="55" kind="!=">
<n32 lb="603" cb="50">
<drx lb="603" cb="50" kind="lvalue" nm="i"/>
</n32>
<n32 lb="603" cb="55">
<drx lb="603" cb="55" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="603" cb="58" le="603" ce="60" kind="++">
<drx lb="603" cb="60" kind="lvalue" nm="i"/>
</uo>
<u lb="603" cb="63" le="635" ce="3">
<dst lb="604" cb="5" le="604" ce="49">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<mce lb="604" cb="32" le="604" ce="48" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="604" cb="32" le="604" ce="36" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="604" cb="32">
<drx lb="604" cb="32" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="604" cb="47">
<drx lb="604" cb="47" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="605" cb="5" le="605" ce="22">
<uo lb="605" cb="9" le="605" ce="19" kind="!">
<mce lb="605" cb="10" le="605" ce="19" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="605" cb="10" le="605" ce="13" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<drx lb="605" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
</uo>
<cns lb="605" cb="22"/>
</if>
<dst lb="606" cb="5" le="606" ce="31">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="606" cb="20" le="606" ce="30" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="606" cb="20" le="606" ce="23" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="606" cb="20" kind="lvalue" nm="MO"/>
</mex>
</mce>
</Var>
</dst>
<if lb="607" cb="5" le="608" ce="7">
<xop lb="607" cb="9" le="607" ce="16" kind="==">
<n32 lb="607" cb="9">
<drx lb="607" cb="9" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="607" cb="16">
<n45 lb="607" cb="16"/>
</n32>
</xop>
<cns lb="608" cb="7"/>
</if>
<if lb="611" cb="5" le="623" ce="5">
<ce lb="611" cb="9" le="611" ce="51" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa">
<exp pvirg="true"/>
<n32 lb="611" cb="9" le="611" ce="29">
<drx lb="611" cb="9" le="611" ce="29" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa" nm="isPhysicalRegister"/>
</n32>
<n32 lb="611" cb="48">
<drx lb="611" cb="48" kind="lvalue" nm="Reg"/>
</n32>
</ce>
<u lb="611" cb="54" le="623" ce="5">
<if lb="612" cb="7" le="621" ce="7" else="true" elselb="618" elsecb="14">
<mce lb="612" cb="11" le="612" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="612" cb="11" le="612" ce="14" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" point="1">
<drx lb="612" cb="11" kind="lvalue" nm="MO"/>
</mex>
</mce>
<u lb="612" cb="23" le="618" ce="7">
<if lb="616" cb="9" le="617" ce="18">
<uo lb="616" cb="13" le="616" ce="43" kind="!">
<mce lb="616" cb="14" le="616" ce="43" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_33a12b0aeda9939dbf30819e18ae8a30">
<exp pvirg="true"/>
<mex lb="616" cb="14" le="616" ce="18" id="ee4673395519b9f405c4d99dd06fa84f_33a12b0aeda9939dbf30819e18ae8a30" nm="isConstantPhysReg" point="1">
<drx lb="616" cb="14" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="616" cb="36">
<drx lb="616" cb="36" kind="lvalue" nm="Reg"/>
</n32>
<drx lb="616" cb="41" kind="lvalue" nm="MF"/>
</mce>
</uo>
<rx lb="617" cb="11" le="617" ce="18" pvirg="true">
<n9 lb="617" cb="18"/>
</rx>
</if>
</u>
<u lb="618" cb="14" le="621" ce="7">
<rx lb="620" cb="9" le="620" ce="16" pvirg="true">
<n9 lb="620" cb="16"/>
</rx>
</u>
</if>
<cns lb="622" cb="7"/>
</u>
</if>
<if lb="627" cb="5" le="628" ce="14">
<xop lb="627" cb="9" le="627" ce="30" kind="&amp;&amp;">
<mce lb="627" cb="9" le="627" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac">
<exp pvirg="true"/>
<mex lb="627" cb="9" le="627" ce="12" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac" nm="isDef" point="1">
<drx lb="627" cb="9" kind="lvalue" nm="MO"/>
</mex>
</mce>
<xop lb="627" cb="23" le="627" ce="30" kind="!=">
<n32 lb="627" cb="23">
<drx lb="627" cb="23" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="627" cb="30">
<drx lb="627" cb="30" kind="lvalue" nm="DefReg"/>
</n32>
</xop>
</xop>
<rx lb="628" cb="7" le="628" ce="14" pvirg="true">
<n9 lb="628" cb="14"/>
</rx>
</if>
<if lb="633" cb="5" le="634" ce="14">
<mce lb="633" cb="9" le="633" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="633" cb="9" le="633" ce="12" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" point="1">
<drx lb="633" cb="9" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="634" cb="7" le="634" ce="14" pvirg="true">
<n9 lb="634" cb="14"/>
</rx>
</if>
</u>
</fx>
<rx lb="638" cb="3" le="638" ce="10" pvirg="true">
<n9 lb="638" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isSchedulingBoundary" id="3429a007d3d042404e211b6ebd4c8c1b_0fa0667a2cc130cb88a85a0d3e802d94" file="1" linestart="644" lineend="662" previous="35dcc986b9fc41c6f521acfc055f8d35_0fa0667a2cc130cb88a85a0d3e802d94" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="646" cb="77" le="662" ce="1">
<if lb="648" cb="3" le="649" ce="12">
<xop lb="648" cb="7" le="648" ce="44" kind="||">
<mce lb="648" cb="7" le="648" ce="24" nbparm="1" id="d038367435b7928d04997491e912d58d_eeaf12cef7bf237fa1f3a8ce6fbfe7d7">
<exp pvirg="true"/>
<mex lb="648" cb="7" le="648" ce="11" id="d038367435b7928d04997491e912d58d_eeaf12cef7bf237fa1f3a8ce6fbfe7d7" nm="isTerminator" arrow="1">
<n32 lb="648" cb="7">
<drx lb="648" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="648" cb="29" le="648" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_62f78ceeafe1eb66be1680d2b5d7ce44">
<exp pvirg="true"/>
<mex lb="648" cb="29" le="648" ce="33" id="d038367435b7928d04997491e912d58d_62f78ceeafe1eb66be1680d2b5d7ce44" nm="isPosition" arrow="1">
<n32 lb="648" cb="29">
<drx lb="648" cb="29" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="649" cb="5" le="649" ce="12" pvirg="true">
<n9 lb="649" cb="12"/>
</rx>
</if>
<dst lb="656" cb="3" le="656" ce="66">
<exp pvirg="true"/>
<Var nm="TLI">
<lrf>
<QualType const="true">
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_6268b5503ee57b2c240c038b8bf1b0c5"/>
</rt>
</QualType>
</lrf>
<uo lb="656" cb="31" le="656" ce="65" kind="*">
<mce lb="656" cb="32" le="656" ce="65" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_4344a3f5c2241bab693d0cf79ee22d12">
<exp pvirg="true"/>
<mex lb="656" cb="32" le="656" ce="47" id="d4e05c6b0f4f04a6e13045c31301b1c4_4344a3f5c2241bab693d0cf79ee22d12" nm="getTargetLowering" point="1">
<mce lb="656" cb="32" le="656" ce="45" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="656" cb="32" le="656" ce="35" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<drx lb="656" cb="32" kind="lvalue" nm="MF"/>
</mex>
</mce>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="657" cb="3" le="657" ce="67">
<exp pvirg="true"/>
<Var nm="TRI">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<mce lb="657" cb="35" le="657" ce="66" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b">
<exp pvirg="true"/>
<mex lb="657" cb="35" le="657" ce="50" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b" nm="getRegisterInfo" point="1">
<mce lb="657" cb="35" le="657" ce="48" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="657" cb="35" le="657" ce="38" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<drx lb="657" cb="35" kind="lvalue" nm="MF"/>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="658" cb="3" le="659" ce="12">
<mce lb="658" cb="7" le="658" ce="75" nbparm="2" id="d038367435b7928d04997491e912d58d_d22184b26873516ba5c640290583a2ce">
<exp pvirg="true"/>
<mex lb="658" cb="7" le="658" ce="11" id="d038367435b7928d04997491e912d58d_d22184b26873516ba5c640290583a2ce" nm="modifiesRegister" arrow="1">
<n32 lb="658" cb="7">
<drx lb="658" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<mce lb="658" cb="28" le="658" ce="69" nbparm="0" id="c3586f8905149b2cd0eae331865ec0d6_e5c52a82a5b4e87dcdc042d0e0f6dfcb">
<exp pvirg="true"/>
<mex lb="658" cb="28" le="658" ce="32" id="c3586f8905149b2cd0eae331865ec0d6_e5c52a82a5b4e87dcdc042d0e0f6dfcb" nm="getStackPointerRegisterToSaveRestore" point="1">
<n32 lb="658" cb="28">
<drx lb="658" cb="28" kind="lvalue" nm="TLI"/>
</n32>
</mex>
</mce>
<n32 lb="658" cb="72">
<drx lb="658" cb="72" kind="lvalue" nm="TRI"/>
</n32>
</mce>
<rx lb="659" cb="5" le="659" ce="12" pvirg="true">
<n9 lb="659" cb="12"/>
</rx>
</if>
<rx lb="661" cb="3" le="661" ce="10" pvirg="true">
<n9 lb="661" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="usePreRAHazardRecognizer" id="3429a007d3d042404e211b6ebd4c8c1b_82cea982888d570e9d38c81e301d83a3" file="1" linestart="666" lineend="668" previous="35dcc986b9fc41c6f521acfc055f8d35_82cea982888d570e9d38c81e301d83a3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="666" cb="56" le="668" ce="1">
<rx lb="667" cb="3" le="667" ce="11" pvirg="true">
<uo lb="667" cb="10" le="667" ce="11" kind="!">
<n32 lb="667" cb="11">
<mce lb="667" cb="11" nbparm="0" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e">
<exp pvirg="true"/>
<mex lb="667" cb="11" id="8fc81b0a2dcd5b35a26a25e1b5d39036_21e891e38f4653d3e77f5be030bcf43e" nm="operator _Bool" point="1">
<n32 lb="667" cb="11">
<drx lb="667" cb="11" kind="lvalue" id="3429a007d3d042404e211b6ebd4c8c1b_070d57e99ca4152c53b13ccd39ba14c1" nm="DisableHazardRecognizer"/>
</n32>
</mex>
</mce>
</n32>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="CreateTargetHazardRecognizer" id="3429a007d3d042404e211b6ebd4c8c1b_065638c48c00e338ee2bd4db825eb6db" file="1" linestart="671" lineend="676" previous="35dcc986b9fc41c6f521acfc055f8d35_065638c48c00e338ee2bd4db825eb6db" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="STI" proto="const llvm::TargetSubtargetInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="673" cb="60" le="676" ce="1">
<rx lb="675" cb="3" le="675" ce="39" pvirg="true">
<new lb="675" cb="10" le="675" ce="39">
<typeptr id="bbb150b0667a5c7a423d8ad66b7a1cb0_8f62ceb64ffaa8bc76c689ed6fa5370e"/>
<exp pvirg="true"/>
<n10 lb="675" cb="14" le="675" ce="39">
<typeptr id="bbb150b0667a5c7a423d8ad66b7a1cb0_8f62ceb64ffaa8bc76c689ed6fa5370e"/>
<temp/>
</n10>
</new>
</rx>
</u>

</Stmt>
</m>
<m name="CreateTargetMIHazardRecognizer" id="3429a007d3d042404e211b6ebd4c8c1b_904bacb62f2ffd2384e3a722cdabc328" file="1" linestart="679" lineend="684" previous="35dcc986b9fc41c6f521acfc055f8d35_904bacb62f2ffd2384e3a722cdabc328" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="II" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="681" cb="62" le="684" ce="1">
<rx lb="682" cb="3" le="683" ce="54" pvirg="true">
<ocast lb="682" cb="10" le="683" ce="54">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
<n32 lb="683" cb="5" le="683" ce="54">
<new lb="683" cb="5" le="683" ce="54">
<typeptr id="5d48bce757fdcbe9e9dc1e138c1369dd_e17f221f39e9d9e0071177f672ea87a1"/>
<exp pvirg="true"/>
<n10 lb="683" cb="9" le="683" ce="54">
<typeptr id="5d48bce757fdcbe9e9dc1e138c1369dd_e17f221f39e9d9e0071177f672ea87a1"/>
<temp/>
<n32 lb="683" cb="36">
<drx lb="683" cb="36" kind="lvalue" nm="II"/>
</n32>
<n32 lb="683" cb="40">
<drx lb="683" cb="40" kind="lvalue" nm="DAG"/>
</n32>
<n32 lb="683" cb="45">
<n52 lb="683" cb="45">
<slit/>
</n52>
</n32>
</n10>
</new>
</n32>
</ocast>
</rx>
</u>

</Stmt>
</m>
<m name="CreateTargetPostRAHazardRecognizer" id="3429a007d3d042404e211b6ebd4c8c1b_044307939d9236e927337a9426088c7c" file="1" linestart="687" lineend="692" previous="35dcc986b9fc41c6f521acfc055f8d35_044307939d9236e927337a9426088c7c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="II" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="689" cb="66" le="692" ce="1">
<rx lb="690" cb="3" le="691" ce="60" pvirg="true">
<ocast lb="690" cb="10" le="691" ce="60">
<pt>
<rt>
<cr id="bbb150b0667a5c7a423d8ad66b7a1cb0_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
<n32 lb="691" cb="5" le="691" ce="60">
<new lb="691" cb="5" le="691" ce="60">
<typeptr id="5d48bce757fdcbe9e9dc1e138c1369dd_e17f221f39e9d9e0071177f672ea87a1"/>
<exp pvirg="true"/>
<n10 lb="691" cb="9" le="691" ce="60">
<typeptr id="5d48bce757fdcbe9e9dc1e138c1369dd_e17f221f39e9d9e0071177f672ea87a1"/>
<temp/>
<n32 lb="691" cb="36">
<drx lb="691" cb="36" kind="lvalue" nm="II"/>
</n32>
<n32 lb="691" cb="40">
<drx lb="691" cb="40" kind="lvalue" nm="DAG"/>
</n32>
<n32 lb="691" cb="45">
<n52 lb="691" cb="45">
<slit/>
</n52>
</n32>
</n10>
</new>
</n32>
</ocast>
</rx>
</u>

</Stmt>
</m>
<m name="getOperandLatency" id="3429a007d3d042404e211b6ebd4c8c1b_6a09eef1bc01330cf5ed9bed5f92ae73" file="1" linestart="698" lineend="713" previous="35dcc986b9fc41c6f521acfc055f8d35_6a09eef1bc01330cf5ed9bed5f92ae73" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="701" cb="76" le="713" ce="1">
<if lb="702" cb="3" le="703" ce="13">
<xop lb="702" cb="7" le="702" ce="38" kind="||">
<uo lb="702" cb="7" le="702" ce="8" kind="!">
<n32 lb="702" cb="8">
<n32 lb="702" cb="8">
<drx lb="702" cb="8" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
</uo>
<mce lb="702" cb="20" le="702" ce="38" nbparm="0" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b">
<exp pvirg="true"/>
<mex lb="702" cb="20" le="702" ce="30" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b" nm="isEmpty" arrow="1">
<n32 lb="702" cb="20">
<drx lb="702" cb="20" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="703" cb="5" le="703" ce="13" pvirg="true">
<uo lb="703" cb="12" le="703" ce="13" kind="-">
<n45 lb="703" cb="13">
<flit/>
</n45>
</uo>
</rx>
</if>
<if lb="705" cb="3" le="706" ce="13">
<uo lb="705" cb="7" le="705" ce="33" kind="!">
<mce lb="705" cb="8" le="705" ce="33" nbparm="0" id="e657d4590d4ae2f19e9fcd6accd93c66_96a4fa9e96b5c3ca4303b587310a223c">
<exp pvirg="true"/>
<mex lb="705" cb="8" le="705" ce="17" id="e657d4590d4ae2f19e9fcd6accd93c66_96a4fa9e96b5c3ca4303b587310a223c" nm="isMachineOpcode" arrow="1">
<n32 lb="705" cb="8">
<n32 lb="705" cb="8">
<drx lb="705" cb="8" kind="lvalue" nm="DefNode"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<rx lb="706" cb="5" le="706" ce="13" pvirg="true">
<uo lb="706" cb="12" le="706" ce="13" kind="-">
<n45 lb="706" cb="13"/>
</uo>
</rx>
</if>
<dst lb="708" cb="3" le="708" ce="71">
<exp pvirg="true"/>
<Var nm="DefClass" value="true">
<bt name="unsigned int"/>
<mce lb="708" cb="23" le="708" ce="70" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="708" cb="23" le="708" ce="56" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="708" cb="23" le="708" ce="54" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="708" cb="23" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" arrow="1">
<n32 lb="708" cb="23">
<n19 lb="708" cb="23"/>
</n32>
</mex>
<mce lb="708" cb="27" le="708" ce="53" nbparm="0" id="e657d4590d4ae2f19e9fcd6accd93c66_e74a6b0acb9f4697d88288ad083a996d">
<exp pvirg="true"/>
<mex lb="708" cb="27" le="708" ce="36" id="e657d4590d4ae2f19e9fcd6accd93c66_e74a6b0acb9f4697d88288ad083a996d" nm="getMachineOpcode" arrow="1">
<n32 lb="708" cb="27">
<n32 lb="708" cb="27">
<drx lb="708" cb="27" kind="lvalue" nm="DefNode"/>
</n32>
</n32>
</mex>
</mce>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="709" cb="3" le="710" ce="54">
<uo lb="709" cb="7" le="709" ce="33" kind="!">
<mce lb="709" cb="8" le="709" ce="33" nbparm="0" id="e657d4590d4ae2f19e9fcd6accd93c66_96a4fa9e96b5c3ca4303b587310a223c">
<exp pvirg="true"/>
<mex lb="709" cb="8" le="709" ce="17" id="e657d4590d4ae2f19e9fcd6accd93c66_96a4fa9e96b5c3ca4303b587310a223c" nm="isMachineOpcode" arrow="1">
<n32 lb="709" cb="8">
<n32 lb="709" cb="8">
<drx lb="709" cb="8" kind="lvalue" nm="UseNode"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<rx lb="710" cb="5" le="710" ce="54" pvirg="true">
<mce lb="710" cb="12" le="710" ce="54" nbparm="2" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_eb7e8106b893bf8a5b9f2a7ab40f23f2">
<exp pvirg="true"/>
<mex lb="710" cb="12" le="710" ce="22" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_eb7e8106b893bf8a5b9f2a7ab40f23f2" nm="getOperandCycle" arrow="1">
<n32 lb="710" cb="12">
<drx lb="710" cb="12" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<n32 lb="710" cb="38">
<drx lb="710" cb="38" kind="lvalue" nm="DefClass"/>
</n32>
<n32 lb="710" cb="48">
<drx lb="710" cb="48" kind="lvalue" nm="DefIdx"/>
</n32>
</mce>
</rx>
</if>
<dst lb="711" cb="3" le="711" ce="71">
<exp pvirg="true"/>
<Var nm="UseClass" value="true">
<bt name="unsigned int"/>
<mce lb="711" cb="23" le="711" ce="70" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="711" cb="23" le="711" ce="56" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="711" cb="23" le="711" ce="54" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="711" cb="23" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" arrow="1">
<n32 lb="711" cb="23">
<n19 lb="711" cb="23"/>
</n32>
</mex>
<mce lb="711" cb="27" le="711" ce="53" nbparm="0" id="e657d4590d4ae2f19e9fcd6accd93c66_e74a6b0acb9f4697d88288ad083a996d">
<exp pvirg="true"/>
<mex lb="711" cb="27" le="711" ce="36" id="e657d4590d4ae2f19e9fcd6accd93c66_e74a6b0acb9f4697d88288ad083a996d" nm="getMachineOpcode" arrow="1">
<n32 lb="711" cb="27">
<n32 lb="711" cb="27">
<drx lb="711" cb="27" kind="lvalue" nm="UseNode"/>
</n32>
</n32>
</mex>
</mce>
</mce>
</mex>
</mce>
</Var>
</dst>
<rx lb="712" cb="3" le="712" ce="72" pvirg="true">
<mce lb="712" cb="10" le="712" ce="72" nbparm="4" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_0ac60eed107463fa1141ea7f8ca70a14">
<exp pvirg="true"/>
<mex lb="712" cb="10" le="712" ce="20" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_0ac60eed107463fa1141ea7f8ca70a14" nm="getOperandLatency" arrow="1">
<n32 lb="712" cb="10">
<drx lb="712" cb="10" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<n32 lb="712" cb="38">
<drx lb="712" cb="38" kind="lvalue" nm="DefClass"/>
</n32>
<n32 lb="712" cb="48">
<drx lb="712" cb="48" kind="lvalue" nm="DefIdx"/>
</n32>
<n32 lb="712" cb="56">
<drx lb="712" cb="56" kind="lvalue" nm="UseClass"/>
</n32>
<n32 lb="712" cb="66">
<drx lb="712" cb="66" kind="lvalue" nm="UseIdx"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrLatency" id="3429a007d3d042404e211b6ebd4c8c1b_96b75013006477f156b5ecde2cfdbf51" file="1" linestart="715" lineend="724" previous="35dcc986b9fc41c6f521acfc055f8d35_96b75013006477f156b5ecde2cfdbf51" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="716" cb="55" le="724" ce="1">
<if lb="717" cb="3" le="718" ce="12">
<xop lb="717" cb="7" le="717" ce="38" kind="||">
<uo lb="717" cb="7" le="717" ce="8" kind="!">
<n32 lb="717" cb="8">
<n32 lb="717" cb="8">
<drx lb="717" cb="8" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
</uo>
<mce lb="717" cb="20" le="717" ce="38" nbparm="0" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b">
<exp pvirg="true"/>
<mex lb="717" cb="20" le="717" ce="30" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b" nm="isEmpty" arrow="1">
<n32 lb="717" cb="20">
<drx lb="717" cb="20" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="718" cb="5" le="718" ce="12" pvirg="true">
<n45 lb="718" cb="12">
<flit/>
</n45>
</rx>
</if>
<if lb="720" cb="3" le="721" ce="12">
<uo lb="720" cb="7" le="720" ce="27" kind="!">
<mce lb="720" cb="8" le="720" ce="27" nbparm="0" id="e657d4590d4ae2f19e9fcd6accd93c66_96a4fa9e96b5c3ca4303b587310a223c">
<exp pvirg="true"/>
<mex lb="720" cb="8" le="720" ce="11" id="e657d4590d4ae2f19e9fcd6accd93c66_96a4fa9e96b5c3ca4303b587310a223c" nm="isMachineOpcode" arrow="1">
<n32 lb="720" cb="8">
<n32 lb="720" cb="8">
<drx lb="720" cb="8" kind="lvalue" nm="N"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<rx lb="721" cb="5" le="721" ce="12" pvirg="true">
<n45 lb="721" cb="12"/>
</rx>
</if>
<rx lb="723" cb="3" le="723" ce="78" pvirg="true">
<n32 lb="723" cb="10" le="723" ce="78">
<mce lb="723" cb="10" le="723" ce="78" nbparm="1" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_787e03b73e7b651b9fd8b3a31cdb35cc">
<exp pvirg="true"/>
<mex lb="723" cb="10" le="723" ce="20" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_787e03b73e7b651b9fd8b3a31cdb35cc" nm="getStageLatency" arrow="1">
<n32 lb="723" cb="10">
<drx lb="723" cb="10" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<mce lb="723" cb="36" le="723" ce="77" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="723" cb="36" le="723" ce="63" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="723" cb="36" le="723" ce="61" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="723" cb="36" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" arrow="1">
<n32 lb="723" cb="36">
<n19 lb="723" cb="36"/>
</n32>
</mex>
<mce lb="723" cb="40" le="723" ce="60" nbparm="0" id="e657d4590d4ae2f19e9fcd6accd93c66_e74a6b0acb9f4697d88288ad083a996d">
<exp pvirg="true"/>
<mex lb="723" cb="40" le="723" ce="43" id="e657d4590d4ae2f19e9fcd6accd93c66_e74a6b0acb9f4697d88288ad083a996d" nm="getMachineOpcode" arrow="1">
<n32 lb="723" cb="40">
<n32 lb="723" cb="40">
<drx lb="723" cb="40" kind="lvalue" nm="N"/>
</n32>
</n32>
</mex>
</mce>
</mce>
</mex>
</mce>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getNumMicroOps" id="3429a007d3d042404e211b6ebd4c8c1b_c333a165c091831f15371fa61f575d0e" file="1" linestart="730" lineend="744" previous="35dcc986b9fc41c6f521acfc055f8d35_c333a165c091831f15371fa61f575d0e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="732" cb="63" le="744" ce="1">
<if lb="733" cb="3" le="734" ce="12">
<xop lb="733" cb="7" le="733" ce="38" kind="||">
<uo lb="733" cb="7" le="733" ce="8" kind="!">
<n32 lb="733" cb="8">
<n32 lb="733" cb="8">
<drx lb="733" cb="8" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
</uo>
<mce lb="733" cb="20" le="733" ce="38" nbparm="0" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b">
<exp pvirg="true"/>
<mex lb="733" cb="20" le="733" ce="30" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b" nm="isEmpty" arrow="1">
<n32 lb="733" cb="20">
<drx lb="733" cb="20" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="734" cb="5" le="734" ce="12" pvirg="true">
<n32 lb="734" cb="12">
<n45 lb="734" cb="12">
<flit/>
</n45>
</n32>
</rx>
</if>
<dst lb="736" cb="3" le="736" ce="49">
<exp pvirg="true"/>
<Var nm="Class" value="true">
<bt name="unsigned int"/>
<mce lb="736" cb="20" le="736" ce="48" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="736" cb="20" le="736" ce="34" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="736" cb="20" le="736" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="736" cb="20" le="736" ce="24" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="736" cb="20">
<drx lb="736" cb="20" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="737" cb="3" le="737" ce="54">
<exp pvirg="true"/>
<Var nm="UOps" value="true">
<bt name="int"/>
<n32 lb="737" cb="14" le="737" ce="43">
<mex lb="737" cb="14" le="737" ce="43" kind="lvalue" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4f1d149a4668a7b44e983fc113211a4c" nm="NumMicroOps" point="1">
<n2 lb="737" cb="14" le="737" ce="41">
<exp pvirg="true"/>
<n32 lb="737" cb="14" le="737" ce="24">
<mex lb="737" cb="14" le="737" ce="24" kind="lvalue" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_45583b1b70041368398a4b6ed2b178af" nm="Itineraries" arrow="1">
<n32 lb="737" cb="14">
<drx lb="737" cb="14" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</n32>
<n32 lb="737" cb="36">
<drx lb="737" cb="36" kind="lvalue" nm="Class"/>
</n32>
</n2>
</mex>
</n32>
</Var>
</dst>
<if lb="738" cb="3" le="739" ce="12">
<xop lb="738" cb="7" le="738" ce="15" kind="&gt;=">
<n32 lb="738" cb="7">
<drx lb="738" cb="7" kind="lvalue" nm="UOps"/>
</n32>
<n45 lb="738" cb="15">
<flit/>
</n45>
</xop>
<rx lb="739" cb="5" le="739" ce="12" pvirg="true">
<n32 lb="739" cb="12">
<n32 lb="739" cb="12">
<drx lb="739" cb="12" kind="lvalue" nm="UOps"/>
</n32>
</n32>
</rx>
</if>
<rx lb="743" cb="3" le="743" ce="10" pvirg="true">
<n32 lb="743" cb="10">
<n45 lb="743" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="defaultDefLatency" id="3429a007d3d042404e211b6ebd4c8c1b_635a24951bd9c5be0cfc1bb536dbb914" file="1" linestart="747" lineend="756" previous="35dcc986b9fc41c6f521acfc055f8d35_635a24951bd9c5be0cfc1bb536dbb914" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SchedModel" proto="const llvm::MCSchedModel *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="748" cb="78" le="756" ce="1">
<if lb="749" cb="3" le="750" ce="12">
<mce lb="749" cb="7" le="749" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_ec00449d86ba30408fc56ed315c17881">
<exp pvirg="true"/>
<mex lb="749" cb="7" le="749" ce="14" id="d038367435b7928d04997491e912d58d_ec00449d86ba30408fc56ed315c17881" nm="isTransient" arrow="1">
<n32 lb="749" cb="7">
<drx lb="749" cb="7" kind="lvalue" nm="DefMI"/>
</n32>
</mex>
</mce>
<rx lb="750" cb="5" le="750" ce="12" pvirg="true">
<n32 lb="750" cb="12">
<n45 lb="750" cb="12">
<flit/>
</n45>
</n32>
</rx>
</if>
<if lb="751" cb="3" le="752" ce="24">
<mce lb="751" cb="7" le="751" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916">
<exp pvirg="true"/>
<mex lb="751" cb="7" le="751" ce="14" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916" nm="mayLoad" arrow="1">
<n32 lb="751" cb="7">
<drx lb="751" cb="7" kind="lvalue" nm="DefMI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<rx lb="752" cb="5" le="752" ce="24" pvirg="true">
<n32 lb="752" cb="12" le="752" ce="24">
<mex lb="752" cb="12" le="752" ce="24" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_a0b221cb927efe42a7785e0bd711329d" nm="LoadLatency" arrow="1">
<n32 lb="752" cb="12">
<drx lb="752" cb="12" kind="lvalue" nm="SchedModel"/>
</n32>
</mex>
</n32>
</rx>
</if>
<if lb="753" cb="3" le="754" ce="24">
<mce lb="753" cb="7" le="753" ce="42" nbparm="1" id="35dcc986b9fc41c6f521acfc055f8d35_ed35d0aff06ca5821ba1e44bba627b0b">
<exp pvirg="true"/>
<mex lb="753" cb="7" id="35dcc986b9fc41c6f521acfc055f8d35_ed35d0aff06ca5821ba1e44bba627b0b" nm="isHighLatencyDef" arrow="1">
<n19 lb="753" cb="7"/>
</mex>
<mce lb="753" cb="24" le="753" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="753" cb="24" le="753" ce="31" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="753" cb="24">
<drx lb="753" cb="24" kind="lvalue" nm="DefMI"/>
</n32>
</mex>
</mce>
</mce>
<rx lb="754" cb="5" le="754" ce="24" pvirg="true">
<n32 lb="754" cb="12" le="754" ce="24">
<mex lb="754" cb="12" le="754" ce="24" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_65393ce0ffe0b3e4b551b44e71a5385d" nm="HighLatency" arrow="1">
<n32 lb="754" cb="12">
<drx lb="754" cb="12" kind="lvalue" nm="SchedModel"/>
</n32>
</mex>
</n32>
</rx>
</if>
<rx lb="755" cb="3" le="755" ce="10" pvirg="true">
<n32 lb="755" cb="10">
<n45 lb="755" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getPredicationCost" id="3429a007d3d042404e211b6ebd4c8c1b_aa6b7ac950fb92492a90a9a233410c18" file="1" linestart="758" lineend="760" previous="35dcc986b9fc41c6f521acfc055f8d35_aa6b7ac950fb92492a90a9a233410c18" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="758" cb="74" le="760" ce="1">
<rx lb="759" cb="3" le="759" ce="10" pvirg="true">
<n32 lb="759" cb="10">
<n45 lb="759" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrLatency" id="3429a007d3d042404e211b6ebd4c8c1b_94588793dee720590828bd77dec78222" file="1" linestart="762" lineend="772" previous="35dcc986b9fc41c6f521acfc055f8d35_94588793dee720590828bd77dec78222" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredCost" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="857" cb="57">
<n16 lb="857" cb="57">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="765" cb="43" le="772" ce="1">
<if lb="768" cb="3" le="769" ce="32">
<uo lb="768" cb="7" le="768" ce="8" kind="!">
<n32 lb="768" cb="8">
<n32 lb="768" cb="8">
<drx lb="768" cb="8" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
</uo>
<rx lb="769" cb="5" le="769" ce="32" pvirg="true">
<n32 lb="769" cb="12" le="769" ce="32">
<co lb="769" cb="12" le="769" ce="32">
<exp pvirg="true"/>
<mce lb="769" cb="12" le="769" ce="24" nbparm="1" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916">
<exp pvirg="true"/>
<mex lb="769" cb="12" le="769" ce="16" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916" nm="mayLoad" arrow="1">
<n32 lb="769" cb="12">
<drx lb="769" cb="12" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<n45 lb="769" cb="28">
<flit/>
</n45>
<n45 lb="769" cb="32">
<flit/>
</n45>
</co>
</n32>
</rx>
</if>
<rx lb="771" cb="3" le="771" ce="65" pvirg="true">
<mce lb="771" cb="10" le="771" ce="65" nbparm="1" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_787e03b73e7b651b9fd8b3a31cdb35cc">
<exp pvirg="true"/>
<mex lb="771" cb="10" le="771" ce="20" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_787e03b73e7b651b9fd8b3a31cdb35cc" nm="getStageLatency" arrow="1">
<n32 lb="771" cb="10">
<drx lb="771" cb="10" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<mce lb="771" cb="36" le="771" ce="64" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="771" cb="36" le="771" ce="50" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="771" cb="36" le="771" ce="48" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="771" cb="36" le="771" ce="40" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="771" cb="36">
<drx lb="771" cb="36" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="hasLowDefLatency" id="3429a007d3d042404e211b6ebd4c8c1b_f5e74cea4387dad2e8c41eedeed69826" file="1" linestart="774" lineend="783" previous="35dcc986b9fc41c6f521acfc055f8d35_f5e74cea4387dad2e8c41eedeed69826" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="776" cb="63" le="783" ce="1">
<if lb="777" cb="3" le="778" ce="12">
<xop lb="777" cb="7" le="777" ce="38" kind="||">
<uo lb="777" cb="7" le="777" ce="8" kind="!">
<n32 lb="777" cb="8">
<n32 lb="777" cb="8">
<drx lb="777" cb="8" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
</uo>
<mce lb="777" cb="20" le="777" ce="38" nbparm="0" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b">
<exp pvirg="true"/>
<mex lb="777" cb="20" le="777" ce="30" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b" nm="isEmpty" arrow="1">
<n32 lb="777" cb="20">
<drx lb="777" cb="20" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="778" cb="5" le="778" ce="12" pvirg="true">
<n9 lb="778" cb="12"/>
</rx>
</if>
<dst lb="780" cb="3" le="780" ce="55">
<exp pvirg="true"/>
<Var nm="DefClass" value="true">
<bt name="unsigned int"/>
<mce lb="780" cb="23" le="780" ce="54" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="780" cb="23" le="780" ce="40" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="780" cb="23" le="780" ce="38" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="780" cb="23" le="780" ce="30" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="780" cb="23">
<drx lb="780" cb="23" kind="lvalue" nm="DefMI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="781" cb="3" le="781" ce="61">
<exp pvirg="true"/>
<Var nm="DefCycle" value="true">
<bt name="int"/>
<mce lb="781" cb="18" le="781" ce="60" nbparm="2" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_eb7e8106b893bf8a5b9f2a7ab40f23f2">
<exp pvirg="true"/>
<mex lb="781" cb="18" le="781" ce="28" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_eb7e8106b893bf8a5b9f2a7ab40f23f2" nm="getOperandCycle" arrow="1">
<n32 lb="781" cb="18">
<drx lb="781" cb="18" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<n32 lb="781" cb="44">
<drx lb="781" cb="44" kind="lvalue" nm="DefClass"/>
</n32>
<n32 lb="781" cb="54">
<drx lb="781" cb="54" kind="lvalue" nm="DefIdx"/>
</n32>
</mce>
</Var>
</dst>
<rx lb="782" cb="3" le="782" ce="42" pvirg="true">
<n46 lb="782" cb="10" le="782" ce="42">
<exp pvirg="true"/>
<xop lb="782" cb="11" le="782" ce="41" kind="&amp;&amp;">
<xop lb="782" cb="11" le="782" ce="24" kind="!=">
<n32 lb="782" cb="11">
<drx lb="782" cb="11" kind="lvalue" nm="DefCycle"/>
</n32>
<uo lb="782" cb="23" le="782" ce="24" kind="-">
<n45 lb="782" cb="24">
<flit/>
</n45>
</uo>
</xop>
<xop lb="782" cb="29" le="782" ce="41" kind="&lt;=">
<n32 lb="782" cb="29">
<drx lb="782" cb="29" kind="lvalue" nm="DefCycle"/>
</n32>
<n45 lb="782" cb="41"/>
</xop>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="getOperandLatency" id="3429a007d3d042404e211b6ebd4c8c1b_dec3beb65993fa5b27f1d3fa9f0f32b3" file="1" linestart="787" lineend="794" previous="35dcc986b9fc41c6f521acfc055f8d35_dec3beb65993fa5b27f1d3fa9f0f32b3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="790" cb="69" le="794" ce="1">
<dst lb="791" cb="3" le="791" ce="55">
<exp pvirg="true"/>
<Var nm="DefClass" value="true">
<bt name="unsigned int"/>
<mce lb="791" cb="23" le="791" ce="54" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="791" cb="23" le="791" ce="40" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="791" cb="23" le="791" ce="38" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="791" cb="23" le="791" ce="30" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="791" cb="23">
<drx lb="791" cb="23" kind="lvalue" nm="DefMI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="792" cb="3" le="792" ce="55">
<exp pvirg="true"/>
<Var nm="UseClass" value="true">
<bt name="unsigned int"/>
<mce lb="792" cb="23" le="792" ce="54" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="792" cb="23" le="792" ce="40" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="792" cb="23" le="792" ce="38" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="792" cb="23" le="792" ce="30" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="792" cb="23">
<drx lb="792" cb="23" kind="lvalue" nm="UseMI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<rx lb="793" cb="3" le="793" ce="72" pvirg="true">
<mce lb="793" cb="10" le="793" ce="72" nbparm="4" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_0ac60eed107463fa1141ea7f8ca70a14">
<exp pvirg="true"/>
<mex lb="793" cb="10" le="793" ce="20" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_0ac60eed107463fa1141ea7f8ca70a14" nm="getOperandLatency" arrow="1">
<n32 lb="793" cb="10">
<drx lb="793" cb="10" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<n32 lb="793" cb="38">
<drx lb="793" cb="38" kind="lvalue" nm="DefClass"/>
</n32>
<n32 lb="793" cb="48">
<drx lb="793" cb="48" kind="lvalue" nm="DefIdx"/>
</n32>
<n32 lb="793" cb="56">
<drx lb="793" cb="56" kind="lvalue" nm="UseClass"/>
</n32>
<n32 lb="793" cb="66">
<drx lb="793" cb="66" kind="lvalue" nm="UseIdx"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="computeDefOperandLatency" id="3429a007d3d042404e211b6ebd4c8c1b_66afdb9fbc782c34f2ec2f3b62fc8140" file="1" linestart="798" lineend="811" previous="35dcc986b9fc41c6f521acfc055f8d35_66afdb9fbc782c34f2ec2f3b62fc8140" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="800" cb="36" le="811" ce="1">
<if lb="803" cb="3" le="804" ce="43">
<uo lb="803" cb="7" le="803" ce="8" kind="!">
<n32 lb="803" cb="8">
<n32 lb="803" cb="8">
<drx lb="803" cb="8" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
</uo>
<rx lb="804" cb="5" le="804" ce="43" pvirg="true">
<n32 lb="804" cb="12" le="804" ce="43">
<mce lb="804" cb="12" le="804" ce="43" nbparm="3" id="35dcc986b9fc41c6f521acfc055f8d35_94588793dee720590828bd77dec78222">
<exp pvirg="true"/>
<mex lb="804" cb="12" id="35dcc986b9fc41c6f521acfc055f8d35_94588793dee720590828bd77dec78222" nm="getInstrLatency" arrow="1">
<n19 lb="804" cb="12"/>
</mex>
<n32 lb="804" cb="28">
<drx lb="804" cb="28" kind="lvalue" nm="ItinData"/>
</n32>
<n32 lb="804" cb="38">
<drx lb="804" cb="38" kind="lvalue" nm="DefMI"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</n32>
</rx>
</if>
<if lb="806" cb="3" le="807" ce="57">
<mce lb="806" cb="6" le="806" ce="24" nbparm="0" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b">
<exp pvirg="true"/>
<mex lb="806" cb="6" le="806" ce="16" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b" nm="isEmpty" arrow="1">
<n32 lb="806" cb="6">
<drx lb="806" cb="6" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</mce>
<rx lb="807" cb="5" le="807" ce="57" pvirg="true">
<n32 lb="807" cb="12" le="807" ce="57">
<mce lb="807" cb="12" le="807" ce="57" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_635a24951bd9c5be0cfc1bb536dbb914">
<exp pvirg="true"/>
<mex lb="807" cb="12" id="35dcc986b9fc41c6f521acfc055f8d35_635a24951bd9c5be0cfc1bb536dbb914" nm="defaultDefLatency" arrow="1">
<n19 lb="807" cb="12"/>
</mex>
<n32 lb="807" cb="30" le="807" ce="40">
<mex lb="807" cb="30" le="807" ce="40" kind="lvalue" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_98fc1d2a54947e42539b5dcc928c9552" nm="SchedModel" arrow="1">
<n32 lb="807" cb="30">
<drx lb="807" cb="30" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</n32>
<n32 lb="807" cb="52">
<drx lb="807" cb="52" kind="lvalue" nm="DefMI"/>
</n32>
</mce>
</n32>
</rx>
</if>
<rx lb="810" cb="3" le="810" ce="11" pvirg="true">
<uo lb="810" cb="10" le="810" ce="11" kind="-">
<n45 lb="810" cb="11">
<flit/>
</n45>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="computeOperandLatency" id="3429a007d3d042404e211b6ebd4c8c1b_2442615d5bf478e3a6bec83b2c45b8fb" file="1" linestart="824" lineend="852" previous="35dcc986b9fc41c6f521acfc055f8d35_2442615d5bf478e3a6bec83b2c45b8fb" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="827" cb="73" le="852" ce="1">
<dst lb="829" cb="3" le="829" ce="61">
<exp pvirg="true"/>
<Var nm="DefLatency" value="true">
<bt name="int"/>
<mce lb="829" cb="20" le="829" ce="60" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_66afdb9fbc782c34f2ec2f3b62fc8140">
<exp pvirg="true"/>
<mex lb="829" cb="20" id="35dcc986b9fc41c6f521acfc055f8d35_66afdb9fbc782c34f2ec2f3b62fc8140" nm="computeDefOperandLatency" arrow="1">
<n19 lb="829" cb="20"/>
</mex>
<n32 lb="829" cb="45">
<drx lb="829" cb="45" kind="lvalue" nm="ItinData"/>
</n32>
<n32 lb="829" cb="55">
<drx lb="829" cb="55" kind="lvalue" nm="DefMI"/>
</n32>
</mce>
</Var>
</dst>
<if lb="830" cb="3" le="831" ce="12">
<xop lb="830" cb="7" le="830" ce="21" kind="&gt;=">
<n32 lb="830" cb="7">
<drx lb="830" cb="7" kind="lvalue" nm="DefLatency"/>
</n32>
<n45 lb="830" cb="21">
<flit/>
</n45>
</xop>
<rx lb="831" cb="5" le="831" ce="12" pvirg="true">
<n32 lb="831" cb="12">
<n32 lb="831" cb="12">
<drx lb="831" cb="12" kind="lvalue" nm="DefLatency"/>
</n32>
</n32>
</rx>
</if>
<ocast lb="833" cb="3" le="833" ce="3">
<bt name="void"/>
<n46 lb="833" cb="3" le="833" ce="3">
<exp pvirg="true"/>
<xop lb="833" cb="3" le="833" ce="3" kind="||">
<n46 lb="833" cb="3" le="833" ce="3">
<exp pvirg="true"/>
<uo lb="833" cb="3" le="833" ce="3" kind="!">
<uo lb="833" cb="3" le="833" ce="3" kind="!">
<n46 lb="833" cb="3" le="833" ce="3">
<exp pvirg="true"/>
<xop lb="833" cb="3" le="833" ce="3" kind="&amp;&amp;">
<xop lb="833" cb="3" le="833" ce="3" kind="&amp;&amp;">
<n32 lb="833" cb="3">
<n32 lb="833" cb="3">
<drx lb="833" cb="3" kind="lvalue" nm="ItinData"/>
</n32>
</n32>
<uo lb="833" cb="3" le="833" ce="3" kind="!">
<mce lb="833" cb="3" le="833" ce="3" nbparm="0" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b">
<exp pvirg="true"/>
<mex lb="833" cb="3" le="833" ce="3" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_4139f031ed3f7af6b5a25c13ccac840b" nm="isEmpty" arrow="1">
<n32 lb="833" cb="3">
<drx lb="833" cb="3" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</mce>
</uo>
</xop>
<n32 lb="833" cb="3">
<n32 lb="833" cb="3">
<n52 lb="833" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="833" cb="3" le="833" ce="3">
<n46 lb="833" cb="3" le="833" ce="3">
<exp pvirg="true"/>
<xop lb="833" cb="3" le="833" ce="3" kind=",">
<ce lb="833" cb="3" le="833" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="833" cb="3">
<drx lb="833" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="833" cb="3">
<n52 lb="833" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="833" cb="3">
<n52 lb="833" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="833" cb="3">
<n45 lb="833" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="833" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="835" cb="3" le="835" ce="22">
<exp pvirg="true"/>
<Var nm="OperLatency" value="true">
<bt name="int"/>
<n45 lb="835" cb="21"/>
</Var>
</dst>
<if lb="836" cb="3" le="841" ce="3" else="true" elselb="838" elsecb="8">
<n32 lb="836" cb="7">
<n32 lb="836" cb="7">
<drx lb="836" cb="7" kind="lvalue" nm="UseMI"/>
</n32>
</n32>
<xop lb="837" cb="5" le="837" ce="75" kind="=">
<drx lb="837" cb="5" kind="lvalue" nm="OperLatency"/>
<mce lb="837" cb="19" le="837" ce="75" nbparm="5" id="35dcc986b9fc41c6f521acfc055f8d35_dec3beb65993fa5b27f1d3fa9f0f32b3">
<exp pvirg="true"/>
<mex lb="837" cb="19" id="35dcc986b9fc41c6f521acfc055f8d35_dec3beb65993fa5b27f1d3fa9f0f32b3" nm="getOperandLatency" arrow="1">
<n19 lb="837" cb="19"/>
</mex>
<n32 lb="837" cb="37">
<drx lb="837" cb="37" kind="lvalue" nm="ItinData"/>
</n32>
<n32 lb="837" cb="47">
<drx lb="837" cb="47" kind="lvalue" nm="DefMI"/>
</n32>
<n32 lb="837" cb="54">
<drx lb="837" cb="54" kind="lvalue" nm="DefIdx"/>
</n32>
<n32 lb="837" cb="62">
<drx lb="837" cb="62" kind="lvalue" nm="UseMI"/>
</n32>
<n32 lb="837" cb="69">
<drx lb="837" cb="69" kind="lvalue" nm="UseIdx"/>
</n32>
</mce>
</xop>
<u lb="838" cb="8" le="841" ce="3">
<dst lb="839" cb="5" le="839" ce="57">
<exp pvirg="true"/>
<Var nm="DefClass" value="true">
<bt name="unsigned int"/>
<mce lb="839" cb="25" le="839" ce="56" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2">
<exp pvirg="true"/>
<mex lb="839" cb="25" le="839" ce="42" id="4a2ff077d443c99e1182a35779fbc93e_ca72974edd3ebeb1b69084f339830fa2" nm="getSchedClass" point="1">
<mce lb="839" cb="25" le="839" ce="40" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="839" cb="25" le="839" ce="32" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="839" cb="25">
<drx lb="839" cb="25" kind="lvalue" nm="DefMI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<xop lb="840" cb="5" le="840" ce="61" kind="=">
<drx lb="840" cb="5" kind="lvalue" nm="OperLatency"/>
<mce lb="840" cb="19" le="840" ce="61" nbparm="2" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_eb7e8106b893bf8a5b9f2a7ab40f23f2">
<exp pvirg="true"/>
<mex lb="840" cb="19" le="840" ce="29" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_eb7e8106b893bf8a5b9f2a7ab40f23f2" nm="getOperandCycle" arrow="1">
<n32 lb="840" cb="19">
<drx lb="840" cb="19" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
<n32 lb="840" cb="45">
<drx lb="840" cb="45" kind="lvalue" nm="DefClass"/>
</n32>
<n32 lb="840" cb="55">
<drx lb="840" cb="55" kind="lvalue" nm="DefIdx"/>
</n32>
</mce>
</xop>
</u>
</if>
<if lb="842" cb="3" le="843" ce="12">
<xop lb="842" cb="7" le="842" ce="22" kind="&gt;=">
<n32 lb="842" cb="7">
<drx lb="842" cb="7" kind="lvalue" nm="OperLatency"/>
</n32>
<n45 lb="842" cb="22"/>
</xop>
<rx lb="843" cb="5" le="843" ce="12" pvirg="true">
<n32 lb="843" cb="12">
<n32 lb="843" cb="12">
<drx lb="843" cb="12" kind="lvalue" nm="OperLatency"/>
</n32>
</n32>
</rx>
</if>
<dst lb="846" cb="3" le="846" ce="59">
<exp pvirg="true"/>
<Var nm="InstrLatency" value="true">
<bt name="unsigned int"/>
<mce lb="846" cb="27" le="846" ce="58" nbparm="3" id="35dcc986b9fc41c6f521acfc055f8d35_94588793dee720590828bd77dec78222">
<exp pvirg="true"/>
<mex lb="846" cb="27" id="35dcc986b9fc41c6f521acfc055f8d35_94588793dee720590828bd77dec78222" nm="getInstrLatency" arrow="1">
<n19 lb="846" cb="27"/>
</mex>
<n32 lb="846" cb="43">
<drx lb="846" cb="43" kind="lvalue" nm="ItinData"/>
</n32>
<n32 lb="846" cb="53">
<drx lb="846" cb="53" kind="lvalue" nm="DefMI"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</Var>
</dst>
<xop lb="849" cb="3" le="850" ce="73" kind="=">
<drx lb="849" cb="3" kind="lvalue" nm="InstrLatency"/>
<n32 lb="849" cb="18" le="850" ce="73">
<ce lb="849" cb="18" le="850" ce="73" nbparm="2" id="94a7e75d7a66258cfa0b786887370f56_dbc0139521b1f1d8eb69fae6a41c0686">
<exp pvirg="true"/>
<n32 lb="849" cb="18" le="849" ce="23">
<drx lb="849" cb="18" le="849" ce="23" kind="lvalue" id="94a7e75d7a66258cfa0b786887370f56_dbc0139521b1f1d8eb69fae6a41c0686" nm="max">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="849" cb="27">
<drx lb="849" cb="27" kind="lvalue" nm="InstrLatency"/>
</n32>
<mte lb="850" cb="27" le="850" ce="72">
<exp pvirg="true"/>
<mce lb="850" cb="27" le="850" ce="72" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_635a24951bd9c5be0cfc1bb536dbb914">
<exp pvirg="true"/>
<mex lb="850" cb="27" id="35dcc986b9fc41c6f521acfc055f8d35_635a24951bd9c5be0cfc1bb536dbb914" nm="defaultDefLatency" arrow="1">
<n19 lb="850" cb="27"/>
</mex>
<n32 lb="850" cb="45" le="850" ce="55">
<mex lb="850" cb="45" le="850" ce="55" kind="lvalue" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_98fc1d2a54947e42539b5dcc928c9552" nm="SchedModel" arrow="1">
<n32 lb="850" cb="45">
<drx lb="850" cb="45" kind="lvalue" nm="ItinData"/>
</n32>
</mex>
</n32>
<n32 lb="850" cb="67">
<drx lb="850" cb="67" kind="lvalue" nm="DefMI"/>
</n32>
</mce>
</mte>
</ce>
</n32>
</xop>
<rx lb="851" cb="3" le="851" ce="10" pvirg="true">
<n32 lb="851" cb="10">
<drx lb="851" cb="10" kind="lvalue" nm="InstrLatency"/>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
