# Shift_Register
  This module implements a 1-bit Shift Register with a multiplexer to select between data (D) and shift input (S_in). The register captures input data on the rising edge of the clock signal (clk) and provides both register output (Q) and shift output (S_out).
