Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 26 10:14:38 2024
| Host         : LAPTOP-LUSNKK8B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tragaperras_control_sets_placed.rpt
| Design       : tragaperras
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |              64 |           22 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal              |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|  U_CTRL/enable_cnt_reg_i_1_n_0         |                                            |                  |                1 |              1 |         1.00 |
|  U_CTRL/show_result_reg_i_2_n_0        |                                            |                  |                1 |              1 |         1.00 |
|  U_CTRL/led_OBUF[2]                    |                                            |                  |                1 |              1 |         1.00 |
|  U_CLOCK_DIVIDER/U_1HZ/clk_aux_reg_0   | U_CTRL/FSM_onehot_state_reg[3]_0[0]        | U_CTRL/rst1_out  |                1 |              4 |         4.00 |
|  U_CLOCK_DIVIDER/U_1KHZ/clk_aux_reg_0  | U_CTRL/E[0]                                | U_CTRL/rst1_out  |                1 |              4 |         4.00 |
|  U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg_0 | U_CTRL/E[0]                                | U_CTRL/rst1_out  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         |                                            | rst_IBUF         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                         |                                            |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         | U_CNT_TIMER/E[0]                           |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         | U_DEBOUNCER_START/timer.count[0]_i_1_n_0   |                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | U_DEBOUNCER_STOP/timer.count[0]_i_1__0_n_0 |                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         |                                            | U_CTRL/rst1_out  |               23 |             78 |         3.39 |
+----------------------------------------+--------------------------------------------+------------------+------------------+----------------+--------------+


