vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ipshared/9de1/src/SpiCtrl.vhd" \
"../../../bd/design_1/ipshared/9de1/src/delay.vhd" \
"../../../bd/design_1/ipshared/9de1/hdl/oled_ip2019_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/9de1/hdl/oled_ip2019_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_oled_ip2019_0_1/sim/design_1_oled_ip2019_0_1.vhd" \

nosort
