Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		18	13		#r107
f1_0_stencil$d_reg__U11		18	12		#r108
f1_0_stencil$d_reg__U12		19	12		#r109
f1_0_stencil$d_reg__U13		19	13		#r110
f1_0_stencil$d_reg__U2		9	14		#r111
f1_0_stencil$d_reg__U3		9	15		#r112
f1_0_stencil$d_reg__U4		8	15		#r113
f1_0_stencil$d_reg__U5		8	14		#r114
f1_0_stencil$d_reg__U6		12	14		#r115
f1_0_stencil$d_reg__U7		14	14		#r116
f1_0_stencil$d_reg__U8		18	14		#r117
f1_0_stencil$d_reg__U9		19	14		#r118
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		11	13		#m32
f1_temp_stencil$d_reg__U16		10	8		#r101
f1_temp_stencil$d_reg__U17		9	8		#r102
f1_temp_stencil$d_reg__U18		11	8		#r103
f1_temp_stencil$d_reg__U19		13	7		#r104
f1_temp_stencil$d_reg__U20		8	6		#r105
f1_temp_stencil$d_reg__U21		10	6		#r106
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		7	8		#m65
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		11	10		#m64
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		15	17		#m46
f2_temp_stencil$d_reg__U28		15	20		#r89
f2_temp_stencil$d_reg__U29		16	20		#r90
f2_temp_stencil$d_reg__U30		15	21		#r91
f2_temp_stencil$d_reg__U31		14	21		#r92
f2_temp_stencil$d_reg__U32		17	19		#r93
f2_temp_stencil$d_reg__U33		18	19		#r94
f2_temp_stencil$d_reg__U34		17	18		#r95
f2_temp_stencil$d_reg__U35		16	18		#r96
f2_temp_stencil$d_reg__U36		13	18		#r97
f2_temp_stencil$d_reg__U37		12	17		#r98
f2_temp_stencil$d_reg__U38		13	17		#r99
f2_temp_stencil$d_reg__U39		13	16		#r100
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		15	18		#m47
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		7	4		#m80
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		15	15		#m62
hw_input_global_wrapper_stencil$d_reg__U46		7	9		#r83
hw_input_global_wrapper_stencil$d_reg__U47		9	10		#r84
hw_input_global_wrapper_stencil$d_reg__U48		10	9		#r85
hw_input_global_wrapper_stencil$d_reg__U49		9	9		#r86
hw_input_global_wrapper_stencil$d_reg__U50		12	9		#r87
hw_input_global_wrapper_stencil$d_reg__U51		13	9		#r88
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		11	9		#m18
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I17
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I82
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140124419614544_i140124352147728		12	11		#p29
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124358992464_i140124344687312		12	10		#p30
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124361084048_i140124344687312		12	9		#p27
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124361084368_i140124351832016		12	7		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124361087440_i140124351832016		10	10		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124362723216_i140124351832016		9	8		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124362890960_i140124351832016		14	9		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124363038096_i140124344687312		9	9		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124364793936_i140124351832016		8	9		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124365282064_i140124351832016		10	9		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124370842832_i140124351832016		13	8		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124370884432_i140124371763728		12	8		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124371007952_i140124344687312		10	8		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140124372667408_i140124351832016		13	10		#p28
op_hcompute_f0_up_stencil$inner_compute$i140124354210896_i140124371763728		6	4		#p81
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140124342485456_i140124352147728		17	12		#p43
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341388240_i140124351832016		18	11		#p39
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341391120_i140124351832016		20	14		#p13
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341457360_i140124351832016		16	13		#p40
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341523280_i140124351832016		9	13		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341524304_i140124344687312		17	13		#p44
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341524752_i140124371763728		9	14		#p36
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341525136_i140124351832016		10	15		#p34
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341525840_i140124351832016		13	14		#p37
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341525904_i140124344687312		10	14		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341551504_i140124344687312		18	13		#p41
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341551568_i140124351832016		17	14		#p12
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124341552528_i140124344687312		18	14		#p38
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140124343391696_i140124351832016		20	13		#p42
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140124339763088_i140124352147728		10	5		#p76
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294690576_i140124344687312		10	6		#p77
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294691344_i140124351832016		6	9		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294705232_i140124351832016		6	7		#p70
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294705552_i140124351832016		8	7		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294706832_i140124371763728		6	8		#p69
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294706960_i140124344687312		8	8		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294707280_i140124344687312		12	6		#p74
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294707344_i140124351832016		14	8		#p6
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124294708304_i140124344687312		13	7		#p71
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124295023824_i140124351832016		14	7		#p7
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124295059920_i140124351832016		10	7		#p75
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124295110928_i140124351832016		13	6		#p72
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140124295112848_i140124351832016		9	6		#p73
op_hcompute_f1_up_stencil_1$inner_compute$i140124293036048_i140124371763728		13	15		#p63
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140124291170064_i140124352147728		9	16		#p58
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124291134160_i140124351832016		10	17		#p54
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124292932176_i140124351832016		13	19		#p55
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124293990672_i140124351832016		14	18		#p10
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294015760_i140124351832016		13	18		#p52
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294045136_i140124351832016		18	18		#p9
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294078800_i140124344687312		14	20		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294080144_i140124344687312		12	18		#p53
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294080784_i140124351832016		16	21		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294081872_i140124371763728		14	19		#p51
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294109968_i140124351832016		16	19		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294120144_i140124344687312		10	18		#p56
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124294120464_i140124344687312		10	16		#p59
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140124353545936_i140124351832016		12	16		#p57
op_hcompute_h0_0_stencil$inner_compute$i140124288562896_i140124367381072		9	10		#p79
op_hcompute_h1_0_stencil$inner_compute$i140124287760912_i140124367381072		16	15		#p61
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
op_hcompute_l0_0_stencil$inner_compute$i140124284463632_i140124338164880		10	11		#p31
op_hcompute_l0_0_stencil$inner_compute$i140124284465104_i140124352147728		10	12		#p14
op_hcompute_l0_up_stencil$inner_compute$i140124283820496_i140124338164880		6	6		#p78
op_hcompute_l0_up_stencil$inner_compute$i140124283839824_i140124352147728		6	5		#p5
op_hcompute_l1_0_stencil$inner_compute$i140124282656208_i140124338164880		16	14		#p45
op_hcompute_l1_0_stencil$inner_compute$i140124282658000_i140124352147728		14	14		#p11
op_hcompute_l1_up_stencil$inner_compute$i140124282011344_i140124338164880		13	16		#p60
op_hcompute_l1_up_stencil$inner_compute$i140124282029200_i140124352147728		14	16		#p8
reset		2	0		#i0
