INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_manager_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
