# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import os
import re
import random
import subprocess

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge, with_timeout

#----- CONSTANTS -----#
NUM_BITS_OF_INST_ADDR_LATCHED_IN = 8
HISTORY_LENGTH = 7
BIT_WIDTH_WEIGHTS = 8 # Must be 2, 4 or 8
STORAGE_B = 104
STORAGE_PER_PERCEPTRON = ((HISTORY_LENGTH + 1) * BIT_WIDTH_WEIGHTS)
NUM_PERCEPTRONS = (8 * STORAGE_B / STORAGE_PER_PERCEPTRON)

GATES_MODE = (os.getenv("GL_SIM") == "yes")
print(f"Running gate-level simulation: {GATES_MODE}")

CLK_FREQ_MHZ = 50
ONE_THOUSAND_CLK_CYCLES = 1000 * (1 / CLK_FREQ_MHZ)

#----- HELPERS -----#
async def reset(dut, wait_for_mem_reset_done=True):
    dut.rst_n.value = 0
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    dut.new_data_avail.value = 0
    dut.history_buffer_request.value = 0
    dut.direction_ground_truth.value = 0
    dut.inst_lowest_byte.value = 0
    await ClockCycles(dut.clk, 5)
    dut.rst_n.value = 1
    if wait_for_mem_reset_done:
        await with_timeout(RisingEdge(dut.mem_reset_done), ONE_THOUSAND_CLK_CYCLES, 'us')
    await ClockCycles(dut.clk, 5)

def start_clock(dut):
    clock = Clock(dut.clk, 1/CLK_FREQ_MHZ, units="us")
    cocotb.start_soon(clock.start())

async def send_data(dut, addr, direction, hold_data_avail=False):
    dut.inst_lowest_byte.value = addr
    dut.direction_ground_truth.value = direction
    dut.new_data_avail.value = 1
    await RisingEdge(dut.clk)
    if not hold_data_avail:
        dut.new_data_avail.value = 0
    await RisingEdge(dut.clk)

def parse_branch_log(line):
    pattern = r"""
    Branch\saddress:\s*(?P<addr>[0-9a-fA-F]+),\s*
    Hash\sindex:\s*(?P<hash>\d+),\s*
    Starting\saddress:\s*(?P<start_addr>\d+),\s*
    Branch\sTaken:\s*(?P<taken>\d+),\s*
    Prediction:\s*(?P<pred>\d+),\s*
    Y:\s*(?P<y>-?\d+),\s*
    Weights\safter\straining:\s*(?P<weights>[-\d,\s]+)
    """
    match = re.search(pattern, line, re.VERBOSE)
    if match:
        return {
            'address': int(match.group('addr'), 16),
            'hash_index': int(match.group('hash')),
            'start_addr': int(match.group('start_addr')),
            'taken': bool(int(match.group('taken'))),
            'prediction': bool(int(match.group('pred'))),
            'y': int(match.group('y')),
            'weights': [int(x) for x in match.group('weights').strip().split(',') if x.strip()]
        }
    return None

def twos_complement_to_int(binary_str, width):
    """Convert two's complement binary string to signed integer."""
    value = int(binary_str, 2)
    if value & (1 << (width - 1)):  # If sign bit is set
        inverted = value ^ ((1 << width) - 1)
        return -(inverted + 1)
    return value

async def check_weights(dut, starting_addr, weights):
    initial_wr_en = dut.DEBUG_wr_en.value
    initial_mem_addr = dut.branch_pred.mem_addr.value
    initial_uio_in = dut.branch_pred.latch_mem.uio_in.value
    await RisingEdge(dut.clk)

    for i in range(len(weights)):
        dut.DEBUG_wr_en.value = 0 # Read
        dut.branch_pred.mem_addr.value = starting_addr + i
        await ClockCycles(dut.clk, 2)
        value = str(dut.branch_pred.mem_data_out.value)
        assert twos_complement_to_int(value, len(value)) == weights[i]

    dut.DEBUG_wr_en.value = initial_wr_en
    dut.branch_pred.mem_addr.value = initial_mem_addr
    dut.branch_pred.latch_mem.uio_in.value = initial_uio_in

async def monitor_mem_addr(dut):
    """Monitor memory address to ensure it stays within bounds"""
    while True:
        await RisingEdge(dut.clk)
        if not GATES_MODE:  # Only check when not in reset
            assert int(f"{dut.branch_pred.mem_addr.value}", base=2) < STORAGE_B

# ----- TESTS -----#
@cocotb.test(skip=False)
async def test_constants(dut):
    start_clock(dut)
    await RisingEdge(dut.clk)
    assert str(dut.uio_oe.value) == "01111100"

@cocotb.test(skip=False)
async def test_new_data_avail_signals(dut):
    start_clock(dut)
    await reset(dut)

    dut.new_data_avail.value = 1
    await RisingEdge(dut.clk)
    dut.new_data_avail.value = 0
    assert dut.DEBUG_new_data_avail_posedge.value == 1
    await RisingEdge(dut.clk)
    assert dut.DEBUG_new_data_avail_posedge.value == 0

@cocotb.test(skip=GATES_MODE)
async def test_send_data(dut):
    NUM_TESTS = 100
    random.seed(42)

    start_clock(dut)
    await reset(dut)

    for _ in range(NUM_TESTS):
        direction = random.randint(0, 1)
        addr = random.randint(0, 2**NUM_BITS_OF_INST_ADDR_LATCHED_IN - 1)
        await send_data(dut, addr, direction)
        assert dut.branch_pred.direction_ground_truth.value == direction
        assert dut.branch_pred.inst_addr.value == addr

@cocotb.test(skip=False)
async def test_perceptron_index(dut):
    def hash_fcn(addr):
        return (addr >> 2) % (NUM_PERCEPTRONS - 1)

    NUM_TESTS = 100
    random.seed(42)

    start_clock(dut)
    await reset(dut)

    for _ in range(NUM_TESTS):
        direction = random.randint(0, 1)
        addr = random.randint(0, 2**NUM_BITS_OF_INST_ADDR_LATCHED_IN - 1)
        await send_data(dut, addr, direction)
        assert int(f"{dut.DEBUG_perceptron_index.value}", base=2) == hash_fcn(addr)

@cocotb.test(skip=GATES_MODE)
async def test_history_buffer_internal(dut):
    NUM_TESTS = 100
    random.seed(42)
    history_buffer = [0] * (HISTORY_LENGTH + 1)

    start_clock(dut)
    await reset(dut)

    for _ in range(NUM_TESTS):
        direction = random.randint(0, 1)
        # Make FIFO-like history buffer
        history_buffer.pop(0)
        history_buffer.append(direction)
        binary_str = ''.join(str(x) for x in history_buffer)

        await send_data(dut, addr=0, direction=direction)
        await with_timeout(RisingEdge(dut.training_done), ONE_THOUSAND_CLK_CYCLES, 'us')
        assert dut.branch_pred.history_buffer.value == int(binary_str, base=2) # Check history at every inference

@cocotb.test(skip=False)
async def test_history_buffer_request(dut):
    NUM_TESTS = 100
    random.seed(42)
    history_buffer = [0] * (HISTORY_LENGTH + 1)

    start_clock(dut)
    await reset(dut)

    for _ in range(NUM_TESTS):
        direction = random.randint(0, 1)
        # Make FIFO-like history buffer
        history_buffer.pop(0)
        history_buffer.append(direction)
        binary_str = ''.join(str(x) for x in history_buffer)

        await send_data(dut, addr=0, direction=direction)
        await with_timeout(RisingEdge(dut.training_done), ONE_THOUSAND_CLK_CYCLES, 'us')
        await RisingEdge(dut.clk)

        dut.history_buffer_request.value = 1
        await RisingEdge(dut.clk)
        dut.history_buffer_request.value = 0

        for i in range(HISTORY_LENGTH + 1):
            await RisingEdge(dut.clk)
            assert dut.DEBUG_history_buffer_output.value == history_buffer[HISTORY_LENGTH - i]

@cocotb.test(skip=False)
async def test_perceptron_all_registers(dut):
    MAX_NUM_TESTS = -1

    # Run functional sim and capture output
    os.chdir("../func_sim")
    subprocess.run(["cmake", "CMakeLists.txt"], check=True)
    subprocess.run(["make"], check=True)
    os.chdir("../test")
    cmd = ["../func_sim/build/func_sim", "../func_sim/spike_log.txt"]
    process = subprocess.Popen(cmd, stdout=subprocess.PIPE, universal_newlines=True)
    stdout = process.communicate()

    start_clock(dut)
    await reset(dut)

    # Start memory address monitor
    monitor = cocotb.start_soon(monitor_mem_addr(dut))

    cnt = 0
    for line in stdout[0].splitlines():
        if line.startswith("Branch address:"):
            result = parse_branch_log(line)
            print(result)
            addr = (result['address'] & 0xFF)
            direction = result['taken']
            await send_data(dut, addr=addr, direction=direction)

            assert int(f"{dut.DEBUG_perceptron_index.value}", base=2) == result['hash_index'] # Check index
            if (not GATES_MODE): # Internal signals unavailable in gate-level simulation
                assert int(f"{dut.branch_pred.mem_addr.value}", base=2) == result['start_addr'] # Check memory addr

            await with_timeout(RisingEdge(dut.pred_ready), ONE_THOUSAND_CLK_CYCLES, 'us')

            try:
                assert dut.prediction.value == result['prediction']
            except AssertionError:
                print(f"\nPrediction mismatch:")
                print(f"Hash Index: {int(f'{dut.DEBUG_perceptron_index.value}', base=2)}")
                if (not GATES_MODE):
                    print(f"Sum: {twos_complement_to_int(f'{dut.branch_pred.sum.value}', width=len(dut.branch_pred.sum.value))}")
                print(f"Ground truth direction: {direction}")
                print(f"Expected prediction: {result['prediction']}")
                print(f"Actual prediction: {dut.prediction.value}\n")
                raise

            if (not GATES_MODE): # Internal signals unavailable in gate-level simulation
                assert twos_complement_to_int(f"{dut.branch_pred.sum.value}", len(dut.branch_pred.sum.value)) == result['y']

            if (dut.training_done.value == 0):
                await with_timeout(RisingEdge(dut.training_done), ONE_THOUSAND_CLK_CYCLES, 'us')

            # Check the weights (Perform with and without checking the weights)
            if (not GATES_MODE): # Internal signals unavailable in gate-level simulation
                await check_weights(dut, result['start_addr'], result['weights'])

            cnt += 1
            if (MAX_NUM_TESTS != -1) and (cnt >= MAX_NUM_TESTS):
                break

@cocotb.test(skip=False)
async def test_new_data_avail_posedge_only(dut):
    # Test that the predictor only works on the posedge of the new data avail. signal
    start_clock(dut)
    await reset(dut)

    await send_data(dut, addr=0xFF, direction=1, hold_data_avail=True)
    assert dut.DEBUG_state_pred.value == 1 # In computing state
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 1 # Still in computing state

@cocotb.test(skip=False)
async def test_new_data_ignored_if_training(dut):
    # Test that new data is ignored if the predictor is training
    start_clock(dut)
    await reset(dut)

    await send_data(dut, addr=0xFF, direction=1)
    await with_timeout(RisingEdge(dut.pred_ready), ONE_THOUSAND_CLK_CYCLES, 'us')
    await RisingEdge(dut.clk)
    assert dut.training_done.value == 0 # Not done training
    assert dut.DEBUG_state_pred.value == 2 # In pre-training delay state
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 3 # In training state
    await RisingEdge(dut.clk)
    await send_data(dut, addr=0xFF, direction=1)
    assert dut.DEBUG_state_pred.value == 3 # Still in training state

    await with_timeout(RisingEdge(dut.training_done), ONE_THOUSAND_CLK_CYCLES, 'us')
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 0 # Back to idle state
    await RisingEdge(dut.clk)
    if (not GATES_MODE):
        assert dut.branch_pred.history_buffer.value == 1 # History buffer did not capture the second data

@cocotb.test(skip=True)
async def test_reset_memory(dut):
    start_clock(dut)
    await reset(dut)
    await RisingEdge(dut.clk)

    # Write random data to memory
    for i in range(STORAGE_B):
        value = random.randint(-128, 127)
        dut.branch_pred.mem_data_in.value = value
        dut.branch_pred.wr_en.value = 1 # Write
        dut.branch_pred.mem_addr.value = i
        await RisingEdge(dut.clk) # Wait for write to complete
        await RisingEdge(dut.clk) # Cycle after write can't be used
        dut.branch_pred.wr_en.value = 0 # Read
        await RisingEdge(dut.clk)
        value_read = str(dut.branch_pred.mem_data_out.value)
        assert twos_complement_to_int(value_read, len(value_read)) == value

    # Reset
    await reset(dut)
    await RisingEdge(dut.clk)

    # Check that memory is zeroed out
    for i in range(STORAGE_B):
        dut.branch_pred.wr_en.value = 0 # Read
        dut.branch_pred.mem_addr.value = i
        await RisingEdge(dut.clk)
        assert dut.branch_pred.mem_data_out.value == 0

@cocotb.test(skip=False)
async def test_data_ignored_while_resetting(dut):
    start_clock(dut)
    await reset(dut, wait_for_mem_reset_done=False)

    await send_data(dut, addr=0xFF, direction=1)
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 0 # Did not transition to computing state
    await with_timeout(RisingEdge(dut.mem_reset_done), ONE_THOUSAND_CLK_CYCLES, 'us')
    if (not GATES_MODE):
        assert dut.branch_pred.history_buffer.value == 0 # History buffer did not capture the data
    await send_data(dut, addr=0xFF, direction=1)
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 1 # Transition to computing state

@cocotb.test(skip=False)
async def test_new_data_after_mem_rst(dut):
    start_clock(dut)
    await reset(dut, wait_for_mem_reset_done=True)
    dut.new_data_avail.value = 1
    await RisingEdge(dut.clk)
    dut.new_data_avail.value = 0
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 1 # In computing state

@cocotb.test(skip=False)
async def test_back_to_back_inference(dut):
    start_clock(dut)
    await reset(dut, wait_for_mem_reset_done=True)

    await send_data(dut, addr=0xFF, direction=1)
    await with_timeout(RisingEdge(dut.training_done), ONE_THOUSAND_CLK_CYCLES, 'us')
    assert dut.DEBUG_state_pred.value == 0 # Back to idle state

    await send_data(dut, addr=0xFF, direction=1)
    await RisingEdge(dut.clk)
    assert dut.DEBUG_state_pred.value == 1 # In computing state
