#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 14 13:33:35 2019
# Process ID: 3432
# Current directory: K:/sola/isa_test_20190814/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14080 K:\sola\isa_test_20190814\project_1\project_1.xpr
# Log file: K:/sola/isa_test_20190814/project_1/vivado.log
# Journal file: K:/sola/isa_test_20190814/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/sola/isa_test_20190814/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'K:/sola/isa_test_20190812/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/sola/isa_controller_0812_tb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Xilinx_201802/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 840.980 ; gain = 135.688
open_bd_design {K:/sola/isa_test_20190814/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:user:axi_isa_v1_0:1.0 - axi_isa_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_v1_0_0/clk_16m_i(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <K:/sola/isa_test_20190814/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <K:/sola/isa_test_20190814/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_20190814/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 13:48:30 2019...
