Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestRegSpaceAndSched_behav xil_defaultlib.TestRegSpaceAndSched xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enaB' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace+Sched.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.DataPkg
Compiling module xil_defaultlib.bytewrite_tdp_ram_rf(DATA_WIDTH=...
Compiling module xil_defaultlib.Arbiter(BRAM_ADDR_WIDTH=10)
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=10,FIFO_LENGTH=1...
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.BRAMAndSched_default
Compiling module xil_defaultlib.TestRegSpaceAndSched
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestRegSpaceAndSched_behav
