
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/657.xz_s-2302B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2790797 heartbeat IPC: 3.58321 cumulative IPC: 3.58321 (Simulation time: 0 hr 18 min 31 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2790797 (Simulation time: 0 hr 18 min 31 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 23188029 heartbeat IPC: 0.490263 cumulative IPC: 0.490263 (Simulation time: 0 hr 35 min 52 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 44320268 heartbeat IPC: 0.473211 cumulative IPC: 0.481586 (Simulation time: 0 hr 54 min 20 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 65193710 heartbeat IPC: 0.479078 cumulative IPC: 0.480747 (Simulation time: 1 hr 12 min 8 sec) 
