\doxysection{USB\+\_\+\+DOEP\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___d_o_e_p___type_def}{}\label{struct_u_s_b___d_o_e_p___type_def}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}


USB\+\_\+\+DOEP EFM32\+GG USB DOEP.  




{\ttfamily \#include $<$efm32gg\+\_\+usb\+\_\+doep.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_a4295697348152e1b0ebe8ab80620eea5}{CTL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_aa397e1fe2e35d3b6d0979154a9f380ef}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_a5071726b50034b6730d033d9e4edaa5c}{INT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_a05dc9b1bf9cf8a0b712d9937c6ea6176}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_a4018ee3f31c65ca3f131eb44fbd3a422}{TSIZ}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_abc7f492a92ef8f60596d89d3d17e645f}{DMAADDR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___d_o_e_p___type_def_a8d17e97e77c7467b1b79b96c04f09153}{RESERVED2}} \mbox{[}2U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+DOEP EFM32\+GG USB DOEP. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_u_s_b___d_o_e_p___type_def_a4295697348152e1b0ebe8ab80620eea5}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!CTL@{CTL}}
\index{CTL@{CTL}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTL}{CTL}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_a4295697348152e1b0ebe8ab80620eea5} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+CTL}

Device OUT Endpoint x+1 Control Register ~\newline
 \Hypertarget{struct_u_s_b___d_o_e_p___type_def_abc7f492a92ef8f60596d89d3d17e645f}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!DMAADDR@{DMAADDR}}
\index{DMAADDR@{DMAADDR}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMAADDR}{DMAADDR}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_abc7f492a92ef8f60596d89d3d17e645f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+DMAADDR}

Device OUT Endpoint x+1 DMA Address Register ~\newline
 \Hypertarget{struct_u_s_b___d_o_e_p___type_def_a5071726b50034b6730d033d9e4edaa5c}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!INT@{INT}}
\index{INT@{INT}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{INT}{INT}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_a5071726b50034b6730d033d9e4edaa5c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+INT}

Device OUT Endpoint x+1 Interrupt Register ~\newline
 \Hypertarget{struct_u_s_b___d_o_e_p___type_def_aa397e1fe2e35d3b6d0979154a9f380ef}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_aa397e1fe2e35d3b6d0979154a9f380ef} 
uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_u_s_b___d_o_e_p___type_def_a05dc9b1bf9cf8a0b712d9937c6ea6176}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_a05dc9b1bf9cf8a0b712d9937c6ea6176} 
uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_u_s_b___d_o_e_p___type_def_a8d17e97e77c7467b1b79b96c04f09153}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_a8d17e97e77c7467b1b79b96c04f09153} 
uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+RESERVED2\mbox{[}2U\mbox{]}}

Reserved future \Hypertarget{struct_u_s_b___d_o_e_p___type_def_a4018ee3f31c65ca3f131eb44fbd3a422}\index{USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}!TSIZ@{TSIZ}}
\index{TSIZ@{TSIZ}!USB\_DOEP\_TypeDef@{USB\_DOEP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSIZ}{TSIZ}}
{\footnotesize\ttfamily \label{struct_u_s_b___d_o_e_p___type_def_a4018ee3f31c65ca3f131eb44fbd3a422} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t USB\+\_\+\+DOEP\+\_\+\+Type\+Def\+::\+TSIZ}

Device OUT Endpoint x+1 Transfer Size Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__usb__doep_8h}{efm32gg\+\_\+usb\+\_\+doep.\+h}}\end{DoxyCompactItemize}
