/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:03 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_FW_INTH_H__
#define BCHP_RAAGA_DSP_FW_INTH_H__

/***************************************************************************
 *RAAGA_DSP_FW_INTH - Raaga DSP FW Interrupts to External Hosts Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS       0x01022900 /* [RO][32] Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET          0x01022904 /* [WO][32] Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR        0x01022908 /* [WO][32] Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS  0x0102290c /* [RO][32] Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET     0x01022910 /* [WO][32] Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR   0x01022914 /* [WO][32] Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS        0x01022918 /* [RO][32] PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET           0x0102291c /* [WO][32] PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR         0x01022920 /* [WO][32] PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS   0x01022924 /* [RO][32] PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET      0x01022928 /* [WO][32] PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR    0x0102292c /* [WO][32] PCI Interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - Host Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT31_MASK              0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT31_SHIFT             31
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT31_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT30_MASK              0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT30_SHIFT             30
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT30_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT29_MASK              0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT29_SHIFT             29
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT29_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT28_MASK              0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT28_SHIFT             28
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT28_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT27_MASK              0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT27_SHIFT             27
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT27_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT26_MASK              0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT26_SHIFT             26
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT26_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT25_MASK              0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT25_SHIFT             25
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT25_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT24_MASK              0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT24_SHIFT             24
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT24_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT23_MASK              0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT23_SHIFT             23
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT23_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT22_MASK              0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT22_SHIFT             22
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT22_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT21_MASK              0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT21_SHIFT             21
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT21_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT20_MASK              0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT20_SHIFT             20
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT20_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT19_MASK              0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT19_SHIFT             19
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT19_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT18_MASK              0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT18_SHIFT             18
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT18_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT17_MASK              0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT17_SHIFT             17
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT17_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT16_MASK              0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT16_SHIFT             16
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT16_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT15_MASK              0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT15_SHIFT             15
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT15_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT14_MASK              0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT14_SHIFT             14
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT14_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT13_MASK              0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT13_SHIFT             13
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT13_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT12_MASK              0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT12_SHIFT             12
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT12_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT11_MASK              0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT11_SHIFT             11
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT11_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT10_MASK              0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT10_SHIFT             10
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT10_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT9_MASK               0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT9_SHIFT              9
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT9_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT8_MASK               0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT8_SHIFT              8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT8_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT7_MASK               0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT7_SHIFT              7
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT7_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT6_MASK               0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT6_SHIFT              6
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT6_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT5_MASK               0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT5_SHIFT              5
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT5_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT4_MASK               0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT4_SHIFT              4
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT4_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT3_MASK               0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT3_SHIFT              3
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT3_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT2_MASK               0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT2_SHIFT              2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT2_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT1_MASK               0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT1_SHIFT              1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT1_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT0_MASK               0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT0_SHIFT              0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_INT0_DEFAULT            0x00000000

/***************************************************************************
 *HOST_SET - Host Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT31_MASK                 0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT31_SHIFT                31
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT31_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT30_MASK                 0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT30_SHIFT                30
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT30_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT29_MASK                 0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT29_SHIFT                29
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT29_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT28_MASK                 0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT28_SHIFT                28
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT28_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT27_MASK                 0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT27_SHIFT                27
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT27_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT26_MASK                 0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT26_SHIFT                26
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT26_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT25_MASK                 0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT25_SHIFT                25
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT25_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT24_MASK                 0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT24_SHIFT                24
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT24_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT23_MASK                 0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT23_SHIFT                23
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT23_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT22_MASK                 0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT22_SHIFT                22
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT22_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT21_MASK                 0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT21_SHIFT                21
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT21_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT20_MASK                 0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT20_SHIFT                20
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT20_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT19_MASK                 0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT19_SHIFT                19
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT19_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT18_MASK                 0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT18_SHIFT                18
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT18_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT17_MASK                 0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT17_SHIFT                17
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT17_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT16_MASK                 0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT16_SHIFT                16
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT16_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT15_MASK                 0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT15_SHIFT                15
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT15_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT14_MASK                 0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT14_SHIFT                14
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT14_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT13_MASK                 0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT13_SHIFT                13
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT13_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT12_MASK                 0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT12_SHIFT                12
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT12_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT11_MASK                 0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT11_SHIFT                11
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT11_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT10_MASK                 0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT10_SHIFT                10
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT10_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT9_MASK                  0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT9_SHIFT                 9
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT9_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT8_MASK                  0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT8_SHIFT                 8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT8_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT7_MASK                  0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT7_SHIFT                 7
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT7_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT6_MASK                  0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT6_SHIFT                 6
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT6_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT5_MASK                  0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT5_SHIFT                 5
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT5_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT4_MASK                  0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT4_SHIFT                 4
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT4_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT3_MASK                  0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT3_SHIFT                 3
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT3_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT2_MASK                  0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT2_SHIFT                 2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT2_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT1_MASK                  0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT1_SHIFT                 1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT1_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT0_MASK                  0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT0_SHIFT                 0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_INT0_DEFAULT               0x00000000

/***************************************************************************
 *HOST_CLEAR - Host Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT31_MASK               0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT31_SHIFT              31
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT31_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT30_MASK               0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT30_SHIFT              30
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT30_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT29_MASK               0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT29_SHIFT              29
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT29_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT28_MASK               0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT28_SHIFT              28
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT28_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT27_MASK               0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT27_SHIFT              27
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT27_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT26_MASK               0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT26_SHIFT              26
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT26_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT25_MASK               0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT25_SHIFT              25
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT25_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT24_MASK               0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT24_SHIFT              24
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT24_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT23_MASK               0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT23_SHIFT              23
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT23_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT22_MASK               0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT22_SHIFT              22
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT22_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT21_MASK               0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT21_SHIFT              21
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT21_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT20_MASK               0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT20_SHIFT              20
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT20_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT19_MASK               0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT19_SHIFT              19
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT19_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT18_MASK               0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT18_SHIFT              18
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT18_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT17_MASK               0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT17_SHIFT              17
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT17_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT16_MASK               0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT16_SHIFT              16
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT16_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT15_MASK               0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT15_SHIFT              15
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT15_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT14_MASK               0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT14_SHIFT              14
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT14_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT13_MASK               0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT13_SHIFT              13
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT13_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT12_MASK               0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT12_SHIFT              12
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT12_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT11_MASK               0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT11_SHIFT              11
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT11_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT10_MASK               0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT10_SHIFT              10
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT10_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT9_MASK                0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT9_SHIFT               9
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT9_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT8_MASK                0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT8_SHIFT               8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT8_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT7_MASK                0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT7_SHIFT               7
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT7_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT6_MASK                0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT6_SHIFT               6
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT6_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT5_MASK                0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT5_SHIFT               5
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT5_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT4_MASK                0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT4_SHIFT               4
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT4_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT3_MASK                0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT3_SHIFT               3
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT3_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT2_MASK                0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT2_SHIFT               2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT2_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT1_MASK                0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT1_SHIFT               1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT1_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT0_MASK                0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT0_SHIFT               0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_INT0_DEFAULT             0x00000000

/***************************************************************************
 *HOST_MASK_STATUS - Host Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT31_MASK         0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT31_SHIFT        31
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT31_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT30_MASK         0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT30_SHIFT        30
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT30_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT29_MASK         0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT29_SHIFT        29
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT29_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT28_MASK         0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT28_SHIFT        28
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT28_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT27_MASK         0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT27_SHIFT        27
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT27_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT26_MASK         0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT26_SHIFT        26
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT26_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT25_MASK         0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT25_SHIFT        25
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT25_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT24_MASK         0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT24_SHIFT        24
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT24_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT23_MASK         0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT23_SHIFT        23
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT23_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT22_MASK         0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT22_SHIFT        22
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT22_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT21_MASK         0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT21_SHIFT        21
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT21_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT20_MASK         0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT20_SHIFT        20
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT20_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT19_MASK         0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT19_SHIFT        19
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT19_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT18_MASK         0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT18_SHIFT        18
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT18_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT17_MASK         0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT17_SHIFT        17
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT17_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT16_MASK         0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT16_SHIFT        16
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT16_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT15_MASK         0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT15_SHIFT        15
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT15_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT14_MASK         0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT14_SHIFT        14
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT14_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT13_MASK         0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT13_SHIFT        13
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT13_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT12_MASK         0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT12_SHIFT        12
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT12_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT11_MASK         0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT11_SHIFT        11
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT11_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT10_MASK         0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT10_SHIFT        10
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT10_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT9_MASK          0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT9_SHIFT         9
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT9_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT8_MASK          0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT8_SHIFT         8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT8_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT7_MASK          0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT7_SHIFT         7
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT7_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT6_MASK          0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT6_SHIFT         6
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT6_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT5_MASK          0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT5_SHIFT         5
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT5_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT4_MASK          0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT4_SHIFT         4
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT4_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT3_MASK          0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT3_SHIFT         3
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT3_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT2_MASK          0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT2_SHIFT         2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT2_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT1_MASK          0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT1_SHIFT         1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT1_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT0_MASK          0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT0_SHIFT         0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_INT0_DEFAULT       0x00000001

/***************************************************************************
 *HOST_MASK_SET - Host Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT31_MASK            0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT31_SHIFT           31
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT31_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT30_MASK            0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT30_SHIFT           30
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT30_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT29_MASK            0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT29_SHIFT           29
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT29_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT28_MASK            0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT28_SHIFT           28
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT28_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT27_MASK            0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT27_SHIFT           27
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT27_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT26_MASK            0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT26_SHIFT           26
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT26_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT25_MASK            0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT25_SHIFT           25
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT25_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT24_MASK            0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT24_SHIFT           24
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT24_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT23_MASK            0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT23_SHIFT           23
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT23_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT22_MASK            0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT22_SHIFT           22
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT22_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT21_MASK            0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT21_SHIFT           21
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT21_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT20_MASK            0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT20_SHIFT           20
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT20_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT19_MASK            0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT19_SHIFT           19
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT19_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT18_MASK            0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT18_SHIFT           18
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT18_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT17_MASK            0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT17_SHIFT           17
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT17_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT16_MASK            0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT16_SHIFT           16
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT16_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT15_MASK            0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT15_SHIFT           15
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT15_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT14_MASK            0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT14_SHIFT           14
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT14_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT13_MASK            0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT13_SHIFT           13
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT13_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT12_MASK            0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT12_SHIFT           12
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT12_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT11_MASK            0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT11_SHIFT           11
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT11_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT10_MASK            0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT10_SHIFT           10
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT10_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT9_MASK             0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT9_SHIFT            9
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT9_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT8_MASK             0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT8_SHIFT            8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT8_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT7_MASK             0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT7_SHIFT            7
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT7_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT6_MASK             0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT6_SHIFT            6
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT6_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT5_MASK             0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT5_SHIFT            5
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT5_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT4_MASK             0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT4_SHIFT            4
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT4_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT3_MASK             0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT3_SHIFT            3
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT3_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT2_MASK             0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT2_SHIFT            2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT2_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT1_MASK             0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT1_SHIFT            1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT1_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT0_MASK             0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT0_SHIFT            0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_INT0_DEFAULT          0x00000001

/***************************************************************************
 *HOST_MASK_CLEAR - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT31_MASK          0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT31_SHIFT         31
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT31_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT30_MASK          0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT30_SHIFT         30
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT30_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT29_MASK          0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT29_SHIFT         29
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT29_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT28_MASK          0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT28_SHIFT         28
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT28_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT27_MASK          0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT27_SHIFT         27
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT27_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT26_MASK          0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT26_SHIFT         26
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT26_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT25_MASK          0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT25_SHIFT         25
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT25_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT24_MASK          0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT24_SHIFT         24
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT24_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT23_MASK          0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT23_SHIFT         23
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT23_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT22_MASK          0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT22_SHIFT         22
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT22_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT21_MASK          0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT21_SHIFT         21
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT21_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT20_MASK          0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT20_SHIFT         20
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT20_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT19_MASK          0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT19_SHIFT         19
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT19_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT18_MASK          0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT18_SHIFT         18
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT18_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT17_MASK          0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT17_SHIFT         17
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT17_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT16_MASK          0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT16_SHIFT         16
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT16_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT15_MASK          0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT15_SHIFT         15
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT15_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT14_MASK          0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT14_SHIFT         14
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT14_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT13_MASK          0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT13_SHIFT         13
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT13_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT12_MASK          0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT12_SHIFT         12
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT12_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT11_MASK          0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT11_SHIFT         11
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT11_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT10_MASK          0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT10_SHIFT         10
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT10_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT9_MASK           0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT9_SHIFT          9
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT9_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT8_MASK           0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT8_SHIFT          8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT8_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT7_MASK           0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT7_SHIFT          7
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT7_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT6_MASK           0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT6_SHIFT          6
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT6_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT5_MASK           0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT5_SHIFT          5
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT5_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT4_MASK           0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT4_SHIFT          4
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT4_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT3_MASK           0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT3_SHIFT          3
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT3_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT2_MASK           0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT2_SHIFT          2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT2_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT1_MASK           0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT1_SHIFT          1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT1_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT0_MASK           0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT0_SHIFT          0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_INT0_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT31_MASK               0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT31_SHIFT              31
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT31_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT30_MASK               0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT30_SHIFT              30
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT30_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT29_MASK               0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT29_SHIFT              29
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT29_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT28_MASK               0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT28_SHIFT              28
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT28_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT27_MASK               0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT27_SHIFT              27
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT27_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT26_MASK               0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT26_SHIFT              26
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT26_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT25_MASK               0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT25_SHIFT              25
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT25_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT24_MASK               0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT24_SHIFT              24
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT24_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT23_MASK               0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT23_SHIFT              23
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT23_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT22_MASK               0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT22_SHIFT              22
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT22_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT21_MASK               0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT21_SHIFT              21
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT21_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT20_MASK               0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT20_SHIFT              20
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT20_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT19_MASK               0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT19_SHIFT              19
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT19_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT18_MASK               0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT18_SHIFT              18
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT18_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT17_MASK               0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT17_SHIFT              17
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT17_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT16_MASK               0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT16_SHIFT              16
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT16_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT15_MASK               0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT15_SHIFT              15
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT15_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT14_MASK               0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT14_SHIFT              14
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT14_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT13_MASK               0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT13_SHIFT              13
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT13_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT12_MASK               0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT12_SHIFT              12
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT12_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT11_MASK               0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT11_SHIFT              11
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT11_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT10_MASK               0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT10_SHIFT              10
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT10_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT9_MASK                0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT9_SHIFT               9
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT9_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT8_MASK                0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT8_SHIFT               8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT8_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT7_MASK                0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT7_SHIFT               7
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT7_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT6_MASK                0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT6_SHIFT               6
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT6_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT5_MASK                0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT5_SHIFT               5
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT5_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT4_MASK                0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT4_SHIFT               4
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT4_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT3_MASK                0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT3_SHIFT               3
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT3_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT2_MASK                0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT2_SHIFT               2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT2_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT1_MASK                0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT1_SHIFT               1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT1_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT0_MASK                0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT0_SHIFT               0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_INT0_DEFAULT             0x00000000

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT31_MASK                  0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT31_SHIFT                 31
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT31_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT30_MASK                  0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT30_SHIFT                 30
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT30_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT29_MASK                  0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT29_SHIFT                 29
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT29_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT28_MASK                  0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT28_SHIFT                 28
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT28_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT27_MASK                  0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT27_SHIFT                 27
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT27_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT26_MASK                  0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT26_SHIFT                 26
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT26_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT25_MASK                  0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT25_SHIFT                 25
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT25_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT24_MASK                  0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT24_SHIFT                 24
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT24_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT23_MASK                  0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT23_SHIFT                 23
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT23_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT22_MASK                  0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT22_SHIFT                 22
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT22_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT21_MASK                  0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT21_SHIFT                 21
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT21_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT20_MASK                  0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT20_SHIFT                 20
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT20_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT19_MASK                  0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT19_SHIFT                 19
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT19_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT18_MASK                  0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT18_SHIFT                 18
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT18_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT17_MASK                  0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT17_SHIFT                 17
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT17_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT16_MASK                  0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT16_SHIFT                 16
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT16_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT15_MASK                  0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT15_SHIFT                 15
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT15_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT14_MASK                  0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT14_SHIFT                 14
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT14_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT13_MASK                  0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT13_SHIFT                 13
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT13_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT12_MASK                  0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT12_SHIFT                 12
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT12_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT11_MASK                  0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT11_SHIFT                 11
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT11_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT10_MASK                  0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT10_SHIFT                 10
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT10_DEFAULT               0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT9_MASK                   0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT9_SHIFT                  9
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT9_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT8_MASK                   0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT8_SHIFT                  8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT8_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT7_MASK                   0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT7_SHIFT                  7
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT7_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT6_MASK                   0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT6_SHIFT                  6
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT6_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT5_MASK                   0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT5_SHIFT                  5
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT5_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT4_MASK                   0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT4_SHIFT                  4
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT4_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT3_MASK                   0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT3_SHIFT                  3
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT3_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT2_MASK                   0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT2_SHIFT                  2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT2_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT1_MASK                   0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT1_SHIFT                  1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT1_DEFAULT                0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT0_MASK                   0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT0_SHIFT                  0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_INT0_DEFAULT                0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT31_MASK                0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT31_SHIFT               31
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT31_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT30_MASK                0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT30_SHIFT               30
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT30_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT29_MASK                0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT29_SHIFT               29
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT29_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT28_MASK                0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT28_SHIFT               28
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT28_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT27_MASK                0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT27_SHIFT               27
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT27_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT26_MASK                0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT26_SHIFT               26
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT26_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT25_MASK                0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT25_SHIFT               25
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT25_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT24_MASK                0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT24_SHIFT               24
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT24_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT23_MASK                0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT23_SHIFT               23
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT23_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT22_MASK                0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT22_SHIFT               22
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT22_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT21_MASK                0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT21_SHIFT               21
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT21_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT20_MASK                0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT20_SHIFT               20
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT20_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT19_MASK                0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT19_SHIFT               19
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT19_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT18_MASK                0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT18_SHIFT               18
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT18_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT17_MASK                0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT17_SHIFT               17
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT17_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT16_MASK                0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT16_SHIFT               16
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT16_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT15_MASK                0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT15_SHIFT               15
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT15_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT14_MASK                0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT14_SHIFT               14
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT14_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT13_MASK                0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT13_SHIFT               13
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT13_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT12_MASK                0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT12_SHIFT               12
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT12_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT11_MASK                0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT11_SHIFT               11
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT11_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT10_MASK                0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT10_SHIFT               10
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT10_DEFAULT             0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT9_MASK                 0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT9_SHIFT                9
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT9_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT8_MASK                 0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT8_SHIFT                8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT8_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT7_MASK                 0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT7_SHIFT                7
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT7_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT6_MASK                 0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT6_SHIFT                6
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT6_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT5_MASK                 0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT5_SHIFT                5
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT5_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT4_MASK                 0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT4_SHIFT                4
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT4_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT3_MASK                 0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT3_SHIFT                3
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT3_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT2_MASK                 0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT2_SHIFT                2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT2_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT1_MASK                 0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT1_SHIFT                1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT1_DEFAULT              0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT0_MASK                 0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT0_SHIFT                0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_INT0_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT31_MASK          0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT31_SHIFT         31
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT31_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT30_MASK          0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT30_SHIFT         30
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT30_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT29_MASK          0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT29_SHIFT         29
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT29_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT28_MASK          0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT28_SHIFT         28
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT28_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT27_MASK          0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT27_SHIFT         27
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT27_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT26_MASK          0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT26_SHIFT         26
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT26_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT25_MASK          0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT25_SHIFT         25
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT25_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT24_MASK          0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT24_SHIFT         24
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT24_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT23_MASK          0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT23_SHIFT         23
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT23_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT22_MASK          0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT22_SHIFT         22
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT22_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT21_MASK          0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT21_SHIFT         21
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT21_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT20_MASK          0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT20_SHIFT         20
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT20_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT19_MASK          0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT19_SHIFT         19
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT19_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT18_MASK          0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT18_SHIFT         18
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT18_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT17_MASK          0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT17_SHIFT         17
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT17_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT16_MASK          0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT16_SHIFT         16
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT16_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT15_MASK          0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT15_SHIFT         15
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT15_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT14_MASK          0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT14_SHIFT         14
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT14_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT13_MASK          0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT13_SHIFT         13
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT13_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT12_MASK          0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT12_SHIFT         12
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT12_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT11_MASK          0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT11_SHIFT         11
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT11_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT10_MASK          0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT10_SHIFT         10
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT10_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT9_MASK           0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT9_SHIFT          9
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT9_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT8_MASK           0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT8_SHIFT          8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT8_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT7_MASK           0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT7_SHIFT          7
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT7_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT6_MASK           0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT6_SHIFT          6
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT6_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT5_MASK           0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT5_SHIFT          5
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT5_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT4_MASK           0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT4_SHIFT          4
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT4_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT3_MASK           0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT3_SHIFT          3
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT3_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT2_MASK           0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT2_SHIFT          2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT2_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT1_MASK           0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT1_SHIFT          1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT1_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT0_MASK           0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT0_SHIFT          0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_INT0_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT31_MASK             0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT31_SHIFT            31
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT31_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT30_MASK             0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT30_SHIFT            30
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT30_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT29_MASK             0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT29_SHIFT            29
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT29_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT28_MASK             0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT28_SHIFT            28
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT28_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT27_MASK             0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT27_SHIFT            27
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT27_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT26_MASK             0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT26_SHIFT            26
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT26_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT25_MASK             0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT25_SHIFT            25
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT25_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT24_MASK             0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT24_SHIFT            24
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT24_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT23_MASK             0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT23_SHIFT            23
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT23_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT22_MASK             0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT22_SHIFT            22
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT22_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT21_MASK             0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT21_SHIFT            21
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT21_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT20_MASK             0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT20_SHIFT            20
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT20_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT19_MASK             0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT19_SHIFT            19
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT19_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT18_MASK             0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT18_SHIFT            18
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT18_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT17_MASK             0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT17_SHIFT            17
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT17_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT16_MASK             0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT16_SHIFT            16
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT16_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT15_MASK             0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT15_SHIFT            15
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT15_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT14_MASK             0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT14_SHIFT            14
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT14_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT13_MASK             0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT13_SHIFT            13
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT13_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT12_MASK             0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT12_SHIFT            12
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT12_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT11_MASK             0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT11_SHIFT            11
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT11_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT10_MASK             0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT10_SHIFT            10
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT10_DEFAULT          0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT9_MASK              0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT9_SHIFT             9
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT9_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT8_MASK              0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT8_SHIFT             8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT8_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT7_MASK              0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT7_SHIFT             7
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT7_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT6_MASK              0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT6_SHIFT             6
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT6_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT5_MASK              0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT5_SHIFT             5
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT5_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT4_MASK              0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT4_SHIFT             4
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT4_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT3_MASK              0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT3_SHIFT             3
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT3_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT2_MASK              0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT2_SHIFT             2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT2_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT1_MASK              0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT1_SHIFT             1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT1_DEFAULT           0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT0_MASK              0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT0_SHIFT             0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_INT0_DEFAULT           0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT31 [31:31] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT31_MASK           0x80000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT31_SHIFT          31
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT31_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT30 [30:30] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT30_MASK           0x40000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT30_SHIFT          30
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT30_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT29 [29:29] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT29_MASK           0x20000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT29_SHIFT          29
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT29_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT28 [28:28] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT28_MASK           0x10000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT28_SHIFT          28
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT28_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT27 [27:27] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT27_MASK           0x08000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT27_SHIFT          27
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT27_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT26 [26:26] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT26_MASK           0x04000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT26_SHIFT          26
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT26_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT25 [25:25] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT25_MASK           0x02000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT25_SHIFT          25
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT25_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT24 [24:24] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT24_MASK           0x01000000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT24_SHIFT          24
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT24_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT23 [23:23] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT23_MASK           0x00800000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT23_SHIFT          23
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT23_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT22 [22:22] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT22_MASK           0x00400000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT22_SHIFT          22
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT22_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT21 [21:21] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT21_MASK           0x00200000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT21_SHIFT          21
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT21_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT20 [20:20] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT20_MASK           0x00100000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT20_SHIFT          20
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT20_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT19 [19:19] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT19_MASK           0x00080000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT19_SHIFT          19
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT19_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT18 [18:18] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT18_MASK           0x00040000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT18_SHIFT          18
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT18_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT17 [17:17] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT17_MASK           0x00020000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT17_SHIFT          17
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT17_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT16 [16:16] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT16_MASK           0x00010000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT16_SHIFT          16
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT16_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT15 [15:15] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT15_MASK           0x00008000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT15_SHIFT          15
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT15_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT14 [14:14] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT14_MASK           0x00004000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT14_SHIFT          14
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT14_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT13 [13:13] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT13_MASK           0x00002000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT13_SHIFT          13
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT13_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT12 [12:12] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT12_MASK           0x00001000
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT12_SHIFT          12
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT12_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT11 [11:11] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT11_MASK           0x00000800
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT11_SHIFT          11
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT11_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT10 [10:10] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT10_MASK           0x00000400
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT10_SHIFT          10
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT10_DEFAULT        0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT9 [09:09] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT9_MASK            0x00000200
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT9_SHIFT           9
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT9_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT8 [08:08] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT8_MASK            0x00000100
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT8_SHIFT           8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT8_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT7 [07:07] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT7_MASK            0x00000080
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT7_SHIFT           7
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT7_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT6 [06:06] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT6_MASK            0x00000040
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT6_SHIFT           6
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT6_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT5 [05:05] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT5_MASK            0x00000020
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT5_SHIFT           5
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT5_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT4 [04:04] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT4_MASK            0x00000010
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT4_SHIFT           4
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT4_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT3 [03:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT3_MASK            0x00000008
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT3_SHIFT           3
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT3_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT2 [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT2_MASK            0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT2_SHIFT           2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT2_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT1 [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT1_MASK            0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT1_SHIFT           1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT1_DEFAULT         0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: INT0 [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT0_MASK            0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT0_SHIFT           0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_INT0_DEFAULT         0x00000001

#endif /* #ifndef BCHP_RAAGA_DSP_FW_INTH_H__ */

/* End of File */
