<root><simulation><result_generated_time />2023-05-16 18:12:30<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />13/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [216, 1, 1], 'I': [18, 1, 1], 'O': [108, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], []], [[('K', 9)], [('FY', 3), ('C', 2), ('K', 4)]], [], []]<I />[[[('K', 9)], [('K', 4)]], [[('OY', 3)], [('FY', 3), ('C', 2)]], [], []]<O />[[[], [('FY', 3), ('C', 2)]], [[('OY', 3), ('K', 9)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('K', 3), ('K', 3), ('FX', 3), ('OX', 3), ('C', 2)], []]<I />[[('C', 64), ('K', 3), ('K', 3)], [('FX', 3), ('OX', 3), ('C', 2)], []]<O />[[('C', 64)], [('K', 3), ('K', 3), ('FX', 3), ('OX', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [3.0, 1, 3, 1], 'I': [64.8, 5.0, 1.0, 1.0], 'O': [6.0, 64, 6, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 5971968, 5971968], 'I': [512, 165888, 165888], 'O': [8, 23328, 23328], 'O_partial': [8, 23328, 0], 'O_final': [0, 0, 23328]}<actual_mem_utilization_individual />{'W': [0.02, 0.18, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.18, 0.0], 'I': [1.0, 0.18, 0.0], 'O': [0.02, 0.18, 0.0]}<effective_mem_size_bit />{'W': [8, 2985984, 5971968], 'I': [512, 82944, 165888], 'O': [8, 23328, 23328], 'O_partial': [8, 23328, 0], 'O_final': [0, 0, 23328]}<total_unit_count />{'W': [648, 216, 1, 1], 'I': [648, 18, 1, 1], 'O': [648, 108, 1, 1]}<unique_unit_count />{'W': [216, 216, 1, 1], 'I': [10, 18, 1, 1], 'O': [108, 108, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [64.8, 1.0, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2239488, 2239488], [2239488, 746496], [746496, 0]]<I />[[103680, 20736], [20736, 20736], [20736, 0]]<O />[[(1116828, 1119744), (17496, 14580)], [(14580, 17496), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(1116828, 1119744), (17496, 14580)], [(14580, 17496), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[279936, 279936], [34992, 11664], [2916, 0]]<I />[[12960, 2592], [324, 324], [81, 0]]<O />[[(139604, 139968), (2187, 1822)], [(228, 273), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([139604, 139968], [2187, 1822]), ([228, 273], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />3898368</mac_count></basic_info><energy><total_energy />14890674.2<mem_energy_breakdown><W />[196.1, 4767.6, 3883.7]<I />[5.3, 64.2, 107.9]<O />[99.3, 54.2, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />194918.4<total />14881480.700000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1501<utilization_without_data_loading />0.2068<utilization_spatial />0.6328<utilization_temporal_with_data_loading />0.2371<mac_utilize_temporal_without_data_loading />0.3267</mac_array_utilization><latency><latency_cycle_with_data_loading />43723<latency_cycle_without_data_loading />31731<ideal_computing_cycle />10368<data_loading><load_cycle_total />11992<load_cycle_individual />{'W': [4, 11664, 0], 'I': [18, 324, 0]}<load_cycle_combined />{'W': 11664, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />21363<mem_stall_cycle_individual />{'W': [[-10367], [-10367, 20734], [-10368, -10368]], 'I': [[-10367], [-952, -782], [-10368, -10368]], 'O': [[-10368], [-10368, -10044], [-10322, -10357]]}<mem_stall_cycle_shared />{'W': [[-10367], [-10367, 21363], [0, 0]], 'I': [[-10367], [-952, 21363], [0, 0]], 'O': [[-10368], [-10368, -10044], [-10322, -10357]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 5971968, 5971968], 'I': [512, 165888, 165888], 'O': [8, 23328, 23328], 'O_partial': [8, 23328, 0], 'O_final': [0, 0, 23328]}<data_size_each_level_total />{'W': [1728, 5971968, 5971968], 'I': [9216, 165888, 165888], 'O': [864, 23328, 23328]}<loop_cycles_each_level />{'W': [1, 10368, 10368], 'I': [576, 10368, 10368], 'O': [64, 10368, 10368]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [64, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1728.0, 576.0], [576.0, 576.0]], 'I': [[4.4, 0.9], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 0.1], [13.5, 2.2], [2.2, 2.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1728.0, 576.0], [576.0, 576.0]], 'I': [[4.4, 8.0], [144.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [864.0, 4.5], [4.5, 2.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1728.0, 576.0], [576.0, 0]], 'I': [[4.4, 8.0], [144.0, 16.0], [16.0, 0]], 'O': [[8.0, 0.1], [13.5, 2.2], [2.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1887.8, 605.5], [592.0, 2.2]], 'I': [[4.4, 8.0], [1887.8, 605.5], [592.0, 2.2]], 'O': [[8.0, 0.1], [1887.8, 605.5], [592.0, 2.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10368], [1, 1, 10368], [10368, 10368, 1]], 'I': [[1, 1, 10368], [64, 576, 18], [10368, 10368, 1]], 'O': [[1, 1, 10368], [64, 64, 162], [10368, 10368, 1]]}<trans_time_real />{'W': [[0, 1, 10368], [[0, 1, 10368], [3, 1, 10368]], [[11664, 10368, 1], [2916, 10368, 1]]], 'I': [[0, 1, 10368], [[8, 576, 18], [18, 576, 18]], [[324, 10368, 1], [81, 10368, 1]]], 'O': [[0, 1, 10368], [[0, 64, 162], [2, 64, 162]], [[46, 10368, 1], [11, 10368, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 2], [1296, -7452]], 'I': [[-1], [-56, -46], [-10044, -10287]], 'O': [[-1], [-64, -62], [-10322, -10357]]}<single_stall_count />{'W': [10367, 10367, 0], 'I': [10367, 17, 0], 'O': [10368, 162, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [46, 0]}, 1: {'W': [10367, 0], 'I': [306, 0], 'O': [324, 46]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-10368, -10368], [-10322, -10368]], 1: [[629, -10368], [-10044, -10322]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>