--------------- Build Started: 03/22/2023 23:12:21 Project: PSoc4_FatFs, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\freem\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\freem\OneDrive\Documents\ECE\ECE 405_406\PSoC_FatFs-master\Examples\PSoC4_FatFs\PSoc4_FatFs.cydsn\PSoc4_FatFs.cyprj" -d CY8C4248LQI-BL583 -s "C:\Users\freem\OneDrive\Documents\ECE\ECE 405_406\PSoC_FatFs-master\Examples\PSoC4_FatFs\PSoc4_FatFs.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: \SPI:miso_m(0)\, \SPI:mosi_m(0)\, \SPI:sclk_m(0)\, \SPI:ss0_m(0)\, \UART:rx(0)\, \UART:tx(0)\
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 03/22/2023 23:12:32 ---------------
