// Seed: 202108072
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6
    , id_13,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11
);
endmodule
module module_1 #(
    parameter id_3 = 32'd42
) (
    inout supply1 id_0,
    output tri id_1
);
  wire  _id_3;
  logic id_4;
  ;
  logic [-1 : id_3  &  -1] id_5 = id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
