{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.291111",
   "Default View_TopLeft":"-2923,0",
   "ExpandedHierarchyInLayout":"/TRX|/TRX/TRX_config",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -80 -y 2100 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 7 -x 6680 -y 2990 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 7 -x 6680 -y 760 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 7 -x 6680 -y 730 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 7 -x 6680 -y 3350 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -80 -y 1990 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 7 -x 6680 -y 2260 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -80 -y 3200 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 7 -x 6680 -y 2810 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 7 -x 6680 -y 4570 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -80 -y 4440 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 7 -x 6680 -y 4700 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 7 -x 6680 -y 2420 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 7 -x 6680 -y 2390 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 7 -x 6680 -y 1120 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -80 -y 2300 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -80 -y 3580 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -80 -y 3610 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 7 -x 6680 -y 3280 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 7 -x 6680 -y 3130 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -80 -y 510 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 7 -x 6680 -y 3020 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -80 -y 2980 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -80 -y 2950 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -80 -y 2270 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -80 -y 2680 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -80 -y 2620 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -80 -y 4490 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -80 -y 820 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -80 -y 850 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 7 -x 6680 -y 4980 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 7 -x 6680 -y 5010 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x -80 -y 4580 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 7 -x 6680 -y 5040 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x -80 -y 4610 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x -80 -y 4670 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x -80 -y 4700 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 7 -x 6680 -y 5160 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x -80 -y 5000 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x -80 -y 5030 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x -80 -y 5090 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x -80 -y 5150 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -80 -y 1180 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_SCLR -pg 1 -lvl 0 -x -80 -y 330 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -80 -y 360 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -80 -y 390 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -80 -y 420 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 7 -x 6680 -y 190 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 7 -x 6680 -y 220 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 7 -x 6680 -y 250 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -80 -y 450 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 7 -x 6680 -y 340 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 7 -x 6680 -y 310 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 7 -x 6680 -y 3380 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 7 -x 6680 -y 3410 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 7 -x 6680 -y 3440 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 7 -x 6680 -y 3470 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 7 -x 6680 -y 3500 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 7 -x 6680 -y 790 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 7 -x 6680 -y 820 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 7 -x 6680 -y 1760 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 7 -x 6680 -y 1700 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 7 -x 6680 -y 1670 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 7 -x 6680 -y 1730 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 7 -x 6680 -y 1640 -defaultsOSRD
preplace portBus rst_100M_peripheral_aresetn -pg 1 -lvl 7 -x 6680 -y 3570 -defaultsOSRD
preplace portBus TRX_resetn -pg 1 -lvl 7 -x 6680 -y 4730 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 7 -x 6680 -y 4760 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 7 -x 6680 -y 4790 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 7 -x 6680 -y 4820 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -80 -y 4520 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -80 -y 4550 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 7 -x 6680 -y 4850 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 7 -x 6680 -y 4880 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -80 -y 2230 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 7 -x 6680 -y 4920 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 7 -x 6680 -y 4950 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x -80 -y 4640 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x -80 -y 4730 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -80 -y 4760 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x -80 -y 4790 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x -80 -y 4820 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x -80 -y 4850 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x -80 -y 4880 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x -80 -y 4910 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x -80 -y 4940 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x -80 -y 4970 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x -80 -y 5060 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x -80 -y 5120 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 7 -x 6680 -y 1410 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -80 -y 1150 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x -80 -y 1240 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x -80 -y 1210 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 7 -x 6680 -y 280 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 7 -x 6680 -y 3630 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 7 -x 6680 -y 370 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -80 -y 480 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1610 -y 1010 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1610 -y 2910 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 3890 -y 3060 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 200 -y 3090 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 3 -x 1140 -y 3300 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 2480 -y 1030 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 1140 -y 2050 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 3890 -y 3430 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 3890 -y 1690 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 5 -x 2480 -y 2680 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 3890 -y 4070 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 3890 -y 930 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 2 -x 620 -y 2740 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 3890 -y 2830 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2480 -y 3020 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -x 2480 -y 1720 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 5 -x 2480 -y 3510 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 2 -x 620 -y 2400 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 1140 -y 2910 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1610 -y 1710 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 620 -y 1990 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 200 -y 2100 -defaultsOSRD
preplace inst PTT_xlconstant_1_len10 -pg 1 -lvl 5 -x 2480 -y 5170 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 620 -y 2100 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 3890 -y 1510 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 5 -x 2480 -y 1980 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 3890 -y 280 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 6 -x 3890 -y 3630 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 5 -x 2480 -y 2410 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 6 -x 3890 -y 2360 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 5 -x 2480 -y 2180 -defaultsOSRD
preplace inst TRX|TRX_proc_sys_reset_0 -pg 1 -lvl 1 -x 3960 -y 5060 -defaultsOSRD
preplace inst TRX|counter_binary_0 -pg 1 -lvl 2 -x 4260 -y 5060 -defaultsOSRD
preplace inst TRX|TRX_LVDS -pg 1 -lvl 4 -x 5420 -y 5080 -defaultsOSRD
preplace inst TRX|TRX_rx_FFT_unit -pg 1 -lvl 4 -x 5420 -y 3990 -defaultsOSRD
preplace inst TRX|TRX_config -pg 1 -lvl 4 -x 5420 -y 4350 -defaultsOSRD
preplace inst TRX|TRX_clock -pg 1 -lvl 4 -x 5420 -y 4830 -defaultsOSRD
preplace inst TRX|util_vector_logic_0 -pg 1 -lvl 3 -x 4620 -y 5050 -defaultsOSRD
preplace inst TRX|TRX_tx_DDS_unit -pg 1 -lvl 3 -x 4620 -y 5240 -defaultsOSRD
preplace inst TRX|TRX_config|TRX_gpio_xlslice_0to0_0 -pg 1 -lvl 2 -x 5740 -y 4350 -defaultsOSRD
preplace inst TRX|TRX_config|TRX_gpio_xlslice_1to1_0 -pg 1 -lvl 2 -x 5740 -y 4450 -defaultsOSRD
preplace inst TRX|TRX_config|axi_TRX_gpio_0 -pg 1 -lvl 1 -x 5480 -y 4630 -defaultsOSRD
preplace inst TRX|TRX_config|TRX_axi_quad_spi_0 -pg 1 -lvl 2 -x 5740 -y 4580 -defaultsOSRD
preplace netloc ARESETN_1 1 1 4 400J 3060 NJ 3060 NJ 3060 2070
preplace netloc SC0712_0_reset_out 1 4 3 2070 2560 3360 2560 6400
preplace netloc lt_F1_mgt_ref 1 4 1 1800 670n
preplace netloc lt_F0_MIG_50mhz 1 4 1 1790 650n
preplace netloc labtools_fmeter_0_update 1 4 1 1850 730n
preplace netloc lt_F3_CLK0 1 4 1 1840 710n
preplace netloc lt_F2_CLK1B 1 4 1 1820 690n
preplace netloc microblaze_0_Clk_100MHz 1 0 7 -60 2990 410 2990 840 3010 1380 2260 1990 1870 3070 2930 6660
preplace netloc mig_7series_0_mmcm_locked 1 0 7 -50 3190 NJ 3190 770 3190 1370J 3210 NJ 3210 2970 3210 6400
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 3370 3190 6410
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 850 1900 1450 2530 1780J 2540 3040 2540 6440
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 7 -60 3210 NJ 3210 800 3200 NJ 3200 1770 3220 2810 2920 6400
preplace netloc reset_1 1 0 5 NJ 2300 370J 2290 NJ 2290 NJ 2290 2050
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 3 NJ 3070 NJ 3070 1430
preplace netloc rst_mig_7series_0_100M_mb_reset 1 1 2 390 2980 830J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 6 380 1890 NJ 1890 1440 2190 2020 2840 3080 3570 NJ
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 3 3 1410 2550 NJ 2550 3010J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 NJ 1980
preplace netloc xlconcat_0_dout 1 3 1 1370 1020n
preplace netloc mig_7series_0_init_calib_complete 1 6 1 NJ 3130
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 2 3350 3280 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 1 5 NJ 3090 NJ 3090 NJ 3090 1820 3190 2780J
preplace netloc lt_F4_TRX_LVDS_divclk 1 4 1 1880 810n
preplace netloc FPGA_IO_1 1 0 5 NJ 820 NJ 820 NJ 820 NJ 820 2000J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 NJ 850 NJ 850 NJ 850 NJ 850 NJ
preplace netloc TRX_rx_div_clk_g_0 1 2 5 910 2810 NJ 2810 1770J 2820 3020J 2740 6460
preplace netloc TRX_rx09_32bits_CD100 1 4 3 2080 2870 2880J 2910 6450
preplace netloc TRX_rx24_32bits_CD100 1 4 3 2090 3200 NJ 3200 6440
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 4 3 2200 3250 NJ 3250 6430
preplace netloc UART0_UART0EXT_CTSn 1 6 1 6660J 3370n
preplace netloc UART0_UART0EXT_DSRn 1 6 1 6660J 3390n
preplace netloc UART0_UART0EXT_DCDn 1 6 1 6650J 3410n
preplace netloc UART0_UART0EXT_RIn 1 6 1 6640J 3430n
preplace netloc UART0EXT_RTSn_1 1 0 6 -50J 3440 NJ 3440 NJ 3440 NJ 3440 NJ 3440 NJ
preplace netloc UART0EXT_DTRn_1 1 0 6 -60J 3430 NJ 3430 NJ 3430 NJ 3430 NJ 3430 2820J
preplace netloc UART0_UART0_rst_n 1 6 1 6660J 3490n
preplace netloc PWM_lights_LCD_rstn 1 6 1 6660J 1640n
preplace netloc PWM_lights_LED_RGB_blue 1 6 1 6660J 1670n
preplace netloc PWM_lights_LED_RGB_green 1 6 1 NJ 1700
preplace netloc PWM_lights_LCD_BL 1 6 1 6660J 1720n
preplace netloc PWM_lights_LED_RGB_red 1 6 1 6660J 1740n
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 5 -60J 2540 NJ 2540 NJ 2540 NJ 2540 1770J
preplace netloc rotenc_dec_cnt_en_1 1 0 5 NJ 2950 400J 2970 800J 2700 NJ 2700 NJ
preplace netloc BOARD_ROTENC_PUSH_1 1 0 5 NJ 2270 NJ 2270 NJ 2270 NJ 2270 1790
preplace netloc TRX_TRX_resetn 1 6 1 6660J 4730n
preplace netloc TRX_TRX_rfx_mode 1 6 1 NJ 4760
preplace netloc TRX_clk_26MHz_1 1 0 6 NJ 4490 NJ 4490 NJ 4490 NJ 4490 NJ 4490 2790J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 1 6660J 4780n
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 1 6660J 4800n
preplace netloc TRX_rx_data_p_1 1 0 6 NJ 4520 NJ 4520 NJ 4520 NJ 4520 NJ 4520 2770J
preplace netloc TRX_rx_data_n_1 1 0 6 NJ 4550 NJ 4550 NJ 4550 NJ 4550 NJ 4550 2760J
preplace netloc TRX_TRX_tx_data_p 1 6 1 6660J 4840n
preplace netloc TRX_TRX_tx_data_n 1 6 1 6660J 4860n
preplace netloc TRX_rd_data_count_CD100 1 4 3 2120 310 3240J 640 6580
preplace netloc ETH0_DA_G 1 6 1 6660J 800n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 6 470 2280 NJ 2280 NJ 2280 1880J 1540 2960J 1370 6420
preplace netloc axi_timer_0_interrupt 1 1 5 450 2240 NJ 2240 NJ 2240 1890J 1860 2760
preplace netloc TRX_int_1 1 0 2 NJ 2620 NJ
preplace netloc PLL_int_1 1 0 2 NJ 2680 NJ
preplace netloc UART0_ip2intc_irpt 1 1 6 420 3180 NJ 3180 NJ 3180 1780J 3240 NJ 3240 6400
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 1 6 460 2930 770J 2780 NJ 2780 1810J 2830 3040J 2750 6400
preplace netloc ROTENC_decoder_ip2intc_irpt 1 1 5 440 2960 820J 2800 NJ 2800 1780J 2810 2760
preplace netloc UART0_interrupt 1 1 6 430 3170 NJ 3170 1380J 3190 1790J 3180 2850J 3220 6420
preplace netloc TRX_ip2intc_irpt 1 1 6 450 3150 NJ 3150 1390J 3230 NJ 3230 NJ 3230 6410
preplace netloc ETH0_ip2intc_irpt 1 1 6 470 2940 760J 2770 NJ 2770 1890J 2790 3000J 2730 6490
preplace netloc PWM_lights_ip2intc_irpt 1 1 6 480 2950 810J 2790 NJ 2790 1850J 2800 2960J 2720 6430
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 5 NJ 2230 NJ 2230 NJ 2230 NJ 2230 1900J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 NJ 510 NJ 510 NJ 510 NJ 510 1770J 400 3120J
preplace netloc TRX_rx09_fifo_o_1 1 6 1 6660J 4920n
preplace netloc TRX_rx24_fifo_o_1 1 6 1 6660J 4950n
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 1 NJ 4980
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 1 6660J 5000n
preplace netloc fft09_data_tlast_in_0 1 0 6 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 2750J
preplace netloc fft09_data_tready_out_0 1 6 1 6660J 5020n
preplace netloc fft09_data_tvalid_in_0 1 0 6 NJ 4610 NJ 4610 NJ 4610 NJ 4610 NJ 4610 2740J
preplace netloc fft09_config_tdata_in_0 1 0 6 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 2730J
preplace netloc fft09_config_tvalid_in_0 1 0 6 NJ 4670 NJ 4670 NJ 4670 NJ 4670 NJ 4670 2720J
preplace netloc fft09_aresetn_in_0 1 0 6 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 2710J
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 2150 490 3050J 1270 6500
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 2150 1490 2940J 1400 6470
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 2160 500 3040J 1280 6510
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 2140 480 3100J 670 6590
preplace netloc premem_rx09_addra_in_0 1 0 6 NJ 4730 NJ 4730 NJ 4730 NJ 4730 NJ 4730 2700J
preplace netloc premem_rx09_dina_in_0 1 0 6 NJ 4760 NJ 4760 NJ 4760 NJ 4760 NJ 4760 2690J
preplace netloc premem_rx24_dina_in_0 1 0 6 NJ 4790 NJ 4790 NJ 4790 NJ 4790 NJ 4790 2690J
preplace netloc premem_rx09_wea_in_0 1 0 6 NJ 4820 NJ 4820 NJ 4820 NJ 4820 NJ 4820 NJ
preplace netloc premem_rx09_addrb_in_0 1 0 6 -50J 4840 NJ 4840 NJ 4840 NJ 4840 NJ 4840 NJ
preplace netloc postmem_rx09_doutb_out_0 1 4 3 2060 330 3230J 650 6610
preplace netloc postmem_rx24_doutb_out_0 1 4 3 2100 470 3110J 660 6600
preplace netloc premem_rx24_addra_in_0 1 0 6 -60J 4860 NJ 4860 NJ 4860 NJ 4860 NJ 4860 NJ
preplace netloc premem_rx24_wea_in_0 1 0 6 -50J 4880 NJ 4880 NJ 4880 NJ 4880 NJ 4880 NJ
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 -40J 4900 NJ 4900 NJ 4900 NJ 4900 NJ 4900 NJ
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 -30J 4920 NJ 4920 NJ 4920 NJ 4920 NJ 4920 NJ
preplace netloc postmem_rx_addrb_in_0 1 5 1 2800 1030n
preplace netloc fft24_data_tready_out_0 1 6 1 NJ 5160
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 2160 1500 2980J 1410 6480
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 2180 540 3000J 1310 6520
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 2170 530 3010J 1300 6560
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 2110 450 3060J 1290 6570
preplace netloc fft24_data_tlast_in_0 1 0 6 -20J 4960 NJ 4960 NJ 4960 NJ 4960 NJ 4960 NJ
preplace netloc fft24_data_tvalid_in_0 1 0 6 -10J 4980 NJ 4980 NJ 4980 NJ 4980 NJ 4980 NJ
preplace netloc fft24_config_tdata_in_0 1 0 6 0J 5000 NJ 5000 NJ 5000 NJ 5000 NJ 5000 NJ
preplace netloc fft24_config_tvalid_in_0 1 0 6 10J 5020 NJ 5020 NJ 5020 NJ 5020 NJ 5020 NJ
preplace netloc premem_rx24_addrb_in_0 1 0 6 20J 5040 NJ 5040 NJ 5040 NJ 5040 NJ 5040 NJ
preplace netloc fft24_aresetn_in_0 1 0 6 30J 5060 NJ 5060 NJ 5060 NJ 5060 NJ 5060 NJ
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 NJ 5170
preplace netloc ROTENC_decoder_Q 1 4 2 2020 290 2780
preplace netloc CLK0_NA_0 1 1 1 NJ 2100
preplace netloc CLK0_NA_g_0 1 2 3 760 2210 NJ 2210 1920J
preplace netloc labtools_fmeter_0_F5 1 4 1 2000 1010n
preplace netloc labtools_fmeter_0_F6 1 4 1 1990 1030n
preplace netloc ETH0_s_mii_tx_clk 1 2 5 860 250 NJ 250 NJ 250 3250 680 6400
preplace netloc ETH0_s_mii_rx_clk 1 2 5 870 260 NJ 260 NJ 260 3280 610 6410
preplace netloc ETH0_DA_Y 1 6 1 6660J 780n
preplace netloc ETH0_LEDstatus_0 1 4 3 2040 430 3210J 580 6430
preplace netloc ETH0_m_mii_txd_0 1 4 3 2050 410 3190J 600 6420
preplace netloc ETH0_s_mii_rxd_0 1 4 3 2030 350 3140J 1170 6430
preplace netloc EUI48_EUI48_FSM_start 1 4 3 2190 1510 2890J 1360 6660
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 1180 NJ 1180 NJ 1180 NJ 1180 2010 270 3150J
preplace netloc EUI48_data_1 1 0 6 NJ 1150 NJ 1150 NJ 1150 1450J 1170 1980 280 3130J
preplace netloc EUI48_state_1 1 0 5 -60J 1220 NJ 1220 NJ 1220 NJ 1220 1950J
preplace netloc EUI48_abort_1 1 0 5 NJ 1210 NJ 1210 NJ 1210 NJ 1210 1960J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 2 4 NJ 2450 NJ 2450 1940 560 3020
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 4 900 2220 NJ 2220 1910J 2080 2760
preplace netloc dcm_locked_1 1 5 1 2990 930n
preplace netloc ETH0_MIIstatus_0 1 4 3 2130 550 NJ 550 6440
preplace netloc ETH0_s_mii_col 1 5 2 3310 1210 6470
preplace netloc ETH0_s_mii_crs 1 5 2 3320 1220 6460
preplace netloc ETH0_s_mii_rx_dv 1 5 2 3330 1230 6450
preplace netloc ETH0_s_mii_rxd_1 1 5 2 3300 1250 6480
preplace netloc ETH0_s_mii_rx_er 1 5 2 3340 1240 6440
preplace netloc ETH0_m_mii_tx_en 1 5 2 3360 1180 6410
preplace netloc ETH0_m_mii_txd_1 1 5 2 3350 1200 6420
preplace netloc ETH0_m_mii_tx_er 1 5 2 3370 1190 6400
preplace netloc SCOPE_FSM_Timebase_SCLR_1 1 0 6 NJ 330 NJ 330 NJ 330 NJ 330 1770J 300 3290J
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 3270J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 NJ 390 NJ 390 760J 380 NJ 380 NJ 380 3260J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 1 6620J 190n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 1 6630J 220n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 1 6620J 250n
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 1 NJ 280
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 -60J 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ
preplace netloc USER_dbg_USER_dbg_out 1 6 1 NJ 3630
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 1 2930 870n
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 1 2950 140n
preplace netloc CLK1B_CW_0_psdone 1 4 2 2200 1520 2770
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 6 1 6630J 300n
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 6 1 6630J 320n
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 6 1 6620J 340n
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 6 -60J 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ
preplace netloc ETH0_phy_rst_n 1 6 1 NJ 1120
preplace netloc BOOT_PLL_peripheral_aresetn 1 1 5 460 2200 NJ 2200 1430 2200 1800J 2270 2760
preplace netloc cfgmclk_pll_50MHz 1 1 6 480 2250 NJ 2250 1420 2250 1930 320 3180 1260 6440
preplace netloc gpio2_io_i_1 1 4 3 2200 1550 3000J 1380 6410
preplace netloc BOOT_PLL_gpio_io_o 1 5 1 N 2400
preplace netloc CFG_mon_GPIO1_O 1 4 3 2200 520 3160J 560 6550
preplace netloc CFG_mon_GPIO1_I 1 4 3 2190 510 3170J 570 6540
preplace netloc Net 1 6 1 6660J 2390n
preplace netloc CFG_PLL_I2C_ext_scl_o 1 6 1 NJ 2420
preplace netloc CFG_eos 1 4 3 2190 1530 2970J 1390 6400
preplace netloc BOOT_PLL_interconnect_aresetn 1 5 1 2870 2440n
preplace netloc labtools_fmeter_0_F7 1 4 1 1970 1050n
preplace netloc labtools_fmeter_0_F8 1 4 1 1880 1070n
preplace netloc TRX_clk_trx_26MHz_vio 1 2 5 880 370 NJ 370 NJ 370 3220J 630 6620
preplace netloc TRX_clk_trx_pll_25MHz_vio 1 2 5 890 390 NJ 390 NJ 390 3200J 620 6630
preplace netloc CFG_clkmclk_pll_65MHz_vio 1 2 5 770 340 NJ 340 NJ 340 3090J 590 6530
preplace netloc S_AXI_spi_0 1 4 2 1910 1850 2830J
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 2 2 NJ 2390 1440
preplace netloc mdm_USER2_0_MBDEBUG_0 1 2 3 760J 2340 NJ 2340 1960
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 2 1780J 240 2930
preplace netloc microblaze_0_dlmb_1 1 3 1 N 2870
preplace netloc mig_7series_0_DDR3 1 6 1 NJ 2990
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 1990 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 N 3020
preplace netloc microblaze_0_axi_periph_M07_AXI 1 4 2 1860 1600 2910J
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 2 NJ 1590 2940
preplace netloc UART0_UART0 1 6 1 NJ 3350
preplace netloc mdm_USER2_0_BOOT_M_AXI 1 2 3 NJ 2350 NJ 2350 N
preplace netloc microblaze_0_axi_periph_M09_AXI 1 4 1 1820 1710n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 4 1 1840 1850n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 4 2 1840 1580 2890J
preplace netloc microblaze_0_M_AXI_IC 1 3 2 1390J 3000 2050
preplace netloc microblaze_0_axi_periph_M00_AXI 1 1 4 390 1230 NJ 1230 NJ 1230 1770
preplace netloc microblaze_0_axi_periph_M10_AXI 1 4 2 1850J 1560 3010
preplace netloc microblaze_0_M_AXI_DC 1 3 2 1370J 3010 1770
preplace netloc microblaze_0_axi_periph_M15_AXI 1 4 2 1810J 230 2780
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1910 1550n
preplace netloc BOOT_PLL_IIC 1 5 1 2970 2340n
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 NJ 4440 NJ 4440 NJ 4440 NJ 4440 NJ 4440 NJ
preplace netloc microblaze_0_ilmb_1 1 3 1 N 2890
preplace netloc CLK0_NA_diff_0 1 0 1 NJ 2100
preplace netloc S_AXI_dds_0 1 4 2 1890 1830 2840J
preplace netloc INT_ctrl_interrupt 1 2 1 780 2740n
preplace netloc axi_quad_spi_0_SPI_0 1 6 1 NJ 2260
preplace netloc microblaze_0_axi_periph_M17_AXI 1 4 1 1830 1870n
preplace netloc microblaze_0_axi_periph_M18_AXI 1 4 1 1810 1890n
preplace netloc TRX_TRX_spi 1 6 1 NJ 4570
preplace netloc S_AXI_gpio_0 1 4 2 1900 1840 2860J
preplace netloc microblaze_0_axi_periph_M14_AXI 1 4 1 1850 1810n
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 1 NJ 760
preplace netloc TRX_TRX_tx_clk 1 6 1 NJ 4700
preplace netloc microblaze_0_axi_periph_M05_AXI 1 4 2 1830J 570 3030
preplace netloc mdm_USER2_0_MBDEBUG_1 1 2 1 790 2430n
preplace netloc axi_iic_1_IIC 1 6 1 NJ 2810
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 NJ 3200 380J 3160 NJ 3160 1400J 3170 NJ 3170 3330J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 2 N 1570 2900J
preplace netloc microblaze_0_axi_dp 1 3 1 1390 1290n
preplace netloc ETH0_RMII_PHY_M_0 1 6 1 6660J 730n
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 2 3 NJ 2370 NJ 2370 N
preplace netloc microblaze_0_axi_periph_M08_AXI 1 4 2 1870J 1610 2920
preplace netloc TRX|s_axi_aclk_CD100_0 1 0 4 NJ 4480 NJ 4480 4390 4480 4950
preplace netloc TRX|rst_mig_7series_0_100M_peripheral_aresetn_0 1 0 4 NJ 4500 NJ 4500 4380 4500 5010
preplace netloc TRX|TRX_axi_quad_spi_0_ip2intc_irpt 1 4 1 6190 4590n
preplace netloc TRX|TRX_clk_26MHz_1 1 0 4 NJ 4520 NJ 4520 NJ 4520 4960
preplace netloc TRX|mig_7series_0_ui_clk_sync_rst 1 0 1 3680 4540n
preplace netloc TRX|mig_7series_0_mmcm_locked 1 0 1 3630 4560n
preplace netloc TRX|TRX_proc_sys_reset_0_peripheral_reset_CD016 1 1 3 4140 4950 4360 5110 N
preplace netloc TRX|TRX_rx_clkdiv_CD016 1 0 5 3790 4960 4130 4970 4370 4990 4840J 5240 6030
preplace netloc TRX|mig_7series_0_ui_addn_clk_0_200MHz 1 0 4 NJ 4580 NJ 4580 NJ 4580 4890
preplace netloc TRX|rst_mig_7series_0_100M_peripheral_reset_0 1 0 4 NJ 4600 NJ 4600 NJ 4600 4980
preplace netloc TRX|TRX_rx_data_p_1 1 0 4 NJ 4620 NJ 4620 NJ 4620 4920
preplace netloc TRX|TRX_rx_data_n_1 1 0 4 NJ 4640 NJ 4640 NJ 4640 4860
preplace netloc TRX|TRX_rx_selectio_wiz_0_data_out_to_pins_p 1 4 1 6110 4840n
preplace netloc TRX|TRX_rx_selectio_wiz_0_data_out_to_pins_n 1 4 1 6130 4860n
preplace netloc TRX|TRX_rx_LVDS_rd_data_count_CD100 1 4 1 6150 4920n
preplace netloc TRX|TRX_clock_TRX_PLL_clk_25MHz_N 1 4 1 N 4800
preplace netloc TRX|TRX_clock_TRX_PLL_clk_25MHz_P 1 4 1 6010 4780n
preplace netloc TRX|TRX_config_TRX_resetn 1 4 1 6170 4610n
preplace netloc TRX|TRX_config_TRX_rfx_mode 1 4 1 6150 4630n
preplace netloc TRX|counter_binary_0_THRESH0 1 2 1 NJ 5050
preplace netloc TRX|io_reset_0 1 1 3 4160 4960 NJ 4960 4850
preplace netloc TRX|TRX_rx09_fifo_o_1 1 4 1 6170 4940n
preplace netloc TRX|TRX_rx24_fifo_o_1 1 4 1 6020 4960n
preplace netloc TRX|TRX_rx09_fifo_valid_o_0 1 4 1 6050 4980n
preplace netloc TRX|TRX_rx24_fifo_valid_o_1 1 4 1 6090 5000n
preplace netloc TRX|fft09_data_tlast_in_0 1 0 4 3540J 4210 NJ 4210 NJ 4210 4820
preplace netloc TRX|fft09_data_tready_out_0 1 4 1 6240 3880n
preplace netloc TRX|fft09_data_tvalid_in_0 1 0 4 3550J 4220 NJ 4220 NJ 4220 4840
preplace netloc TRX|fft09_config_tdata_in_0 1 0 4 3560J 4230 NJ 4230 NJ 4230 4850
preplace netloc TRX|fft09_config_tvalid_in_0 1 0 4 3570J 4240 NJ 4240 NJ 4240 4860
preplace netloc TRX|fft09_aresetn_in_0 1 0 4 3580J 4250 NJ 4250 NJ 4250 4870
preplace netloc TRX|xfft_rx09_dly3449_event_frame_started_out_0 1 4 1 6230 3900n
preplace netloc TRX|xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 1 6220 3920n
preplace netloc TRX|xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 1 6210 3940n
preplace netloc TRX|TRX_rx_FFT_unit_event_data_in_channel_halt_0 1 4 1 6200 3960n
preplace netloc TRX|premem_rx09_addra_in_0 1 0 4 3590J 4260 NJ 4260 NJ 4260 4880
preplace netloc TRX|premem_rx09_dina_in_0 1 0 4 3600J 4270 NJ 4270 NJ 4270 4890
preplace netloc TRX|premem_rx24_dina_in_0 1 0 4 3610J 4280 NJ 4280 NJ 4280 4900
preplace netloc TRX|premem_rx09_wea_in_0 1 0 4 3620J 4290 NJ 4290 NJ 4290 4910
preplace netloc TRX|premem_rx09_addrb_in_0 1 0 4 3640J 4300 NJ 4300 NJ 4300 4920
preplace netloc TRX|postmem_rx09_doutb_out_0 1 4 1 6180 3980n
preplace netloc TRX|postmem_rx24_doutb_out_0 1 4 1 6160 4000n
preplace netloc TRX|premem_rx24_addra_in_0 1 0 4 3690J 4320 NJ 4320 NJ 4320 4940
preplace netloc TRX|premem_rx24_wea_in_0 1 0 4 3700J 4330 NJ 4330 NJ 4330 4960
preplace netloc TRX|premem_rx09_quarterfrm_in_0 1 0 4 3720J 4340 NJ 4340 NJ 4340 4970
preplace netloc TRX|premem_rx24_quarterfrm_in_0 1 0 4 3730J 4350 NJ 4350 NJ 4350 4990
preplace netloc TRX|postmem_rx_addrb_in_0 1 0 4 3710J 4310 NJ 4310 NJ 4310 4930
preplace netloc TRX|fft24_data_tready_out_0 1 4 1 6140 4020n
preplace netloc TRX|xfft_rx24_dly3449_event_frame_started_out_0 1 4 1 6120 4040n
preplace netloc TRX|xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 1 6100 4060n
preplace netloc TRX|TRX_rx_FFT_unit_event_tlast_missing 1 4 1 6080 4080n
preplace netloc TRX|xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 1 6060 4100n
preplace netloc TRX|fft24_data_tlast_in_0 1 0 4 3740J 4360 NJ 4360 NJ 4360 5000
preplace netloc TRX|fft24_data_tvalid_in_0 1 0 4 3750J 4370 NJ 4370 NJ 4370 5020
preplace netloc TRX|fft24_config_tdata_in_0 1 0 4 3760J 4380 NJ 4380 NJ 4380 5030
preplace netloc TRX|fft24_config_tvalid_in_0 1 0 4 3770J 4390 NJ 4390 NJ 4390 5040
preplace netloc TRX|premem_rx24_addrb_in_0 1 0 4 3670J 4400 NJ 4400 NJ 4400 5050
preplace netloc TRX|fft24_aresetn_in_0 1 0 4 3780J 4410 NJ 4410 NJ 4410 5060
preplace netloc TRX|TRX_proc_sys_reset_0_peripheral_aresetn 1 1 2 4150J 4980 4350
preplace netloc TRX|TRX_tx_im_out_0 1 3 1 4920 5130n
preplace netloc TRX|TRX_tx_re_out_0 1 3 1 4830 5150n
preplace netloc TRX|TRX_tx_PTT_in_0 1 0 4 NJ 5170 NJ 5170 4400J 5130 4820
preplace netloc TRX|TRX_tx_4to1_c_counter_binary_0_THRESH0_0 1 3 1 5050 5190n
preplace netloc TRX|TRX_clock_clk_trx_26MHz_vio 1 4 1 6040 4840n
preplace netloc TRX|TRX_clock_clk_trx_pll_25MHz_vio 1 4 1 6010 4860n
preplace netloc TRX|S_AXI_dds_0 1 0 3 NJ 4460 NJ 4460 4410
preplace netloc TRX|S_AXI_spi_0 1 0 4 3650J 4430 NJ 4430 NJ 4430 4990
preplace netloc TRX|TRX_rx_clk_64MHz_1 1 0 4 NJ 4440 NJ 4440 NJ 4440 4970
preplace netloc TRX|Conn4 1 4 1 6070 4700n
preplace netloc TRX|Conn2 1 4 1 N 4570
preplace netloc TRX|S_AXI_gpio_0 1 0 4 3660J 4420 NJ 4420 NJ 4420 5000
preplace netloc TRX|TRX_config|s_axi_aclk_CD100 1 0 2 5340 4530 5630
preplace netloc TRX|TRX_config|rst_mig_7series_0_100M_peripheral_aresetn 1 0 2 5350 4540 5610
preplace netloc TRX|TRX_config|TRX_axi_quad_spi_0_ip2intc_irpt 1 2 1 N 4590
preplace netloc TRX|TRX_config|axi_TRX_gpio_0_gpio_io_o 1 1 1 5620 4350n
preplace netloc TRX|TRX_config|TRX_gpio_xlslice_0to0_0_Dout 1 2 1 5860J 4350n
preplace netloc TRX|TRX_config|TRX_gpio_xlslice_1to1_0_Dout 1 2 1 5850J 4450n
preplace netloc TRX|TRX_config|S_AXI_spi_0 1 0 2 NJ 4550 N
preplace netloc TRX|TRX_config|S_AXI_gpio_0 1 0 1 N 4610
preplace netloc TRX|TRX_config|Conn2 1 2 1 N 4570
levelinfo -pg 1 -80 200 620 1140 1610 2480 3890 6680
levelinfo -hier TRX * 3960 4260 4620 5420 *
levelinfo -hier TRX|TRX_config * 5480 5740 *
pagesize -pg 1 -db -bbox -sgen -340 0 6940 5400
pagesize -hier TRX -db -bbox -sgen 3510 3700 6270 5340
pagesize -hier TRX|TRX_config -db -bbox -sgen 5310 4290 5890 4710
"
}
0
