[16:31:44.735] <TB0>     INFO: *** Welcome to pxar ***
[16:31:44.735] <TB0>     INFO: *** Today: 2016/04/14
[16:31:44.742] <TB0>     INFO: *** Version: b2a7-dirty
[16:31:44.742] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:31:44.742] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:31:44.742] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//defaultMaskFile.dat
[16:31:44.742] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C15.dat
[16:31:44.816] <TB0>     INFO:         clk: 4
[16:31:44.816] <TB0>     INFO:         ctr: 4
[16:31:44.816] <TB0>     INFO:         sda: 19
[16:31:44.816] <TB0>     INFO:         tin: 9
[16:31:44.816] <TB0>     INFO:         level: 15
[16:31:44.816] <TB0>     INFO:         triggerdelay: 0
[16:31:44.816] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:31:44.816] <TB0>     INFO: Log level: DEBUG
[16:31:44.826] <TB0>     INFO: Found DTB DTB_WWXGRB
[16:31:44.839] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[16:31:44.842] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[16:31:44.844] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[16:31:46.396] <TB0>     INFO: DUT info: 
[16:31:46.396] <TB0>     INFO: The DUT currently contains the following objects:
[16:31:46.396] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:31:46.396] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[16:31:46.396] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[16:31:46.396] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:31:46.397] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.397] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:31:46.398] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:31:46.399] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:31:46.402] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[16:31:46.402] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24faf90
[16:31:46.402] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x246f770
[16:31:46.402] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5ae9d94010
[16:31:46.402] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5aeffff510
[16:31:46.402] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7f5ae9d94010
[16:31:46.403] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[16:31:46.404] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[16:31:46.404] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.2 C
[16:31:46.404] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:31:46.805] <TB0>     INFO: enter 'restricted' command line mode
[16:31:46.805] <TB0>     INFO: enter test to run
[16:31:46.805] <TB0>     INFO:   test: FPIXTest no parameter change
[16:31:46.805] <TB0>     INFO:   running: fpixtest
[16:31:46.805] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:31:46.808] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:31:46.808] <TB0>     INFO: ######################################################################
[16:31:46.808] <TB0>     INFO: PixTestFPIXTest::doTest()
[16:31:46.808] <TB0>     INFO: ######################################################################
[16:31:46.811] <TB0>     INFO: ######################################################################
[16:31:46.811] <TB0>     INFO: PixTestPretest::doTest()
[16:31:46.811] <TB0>     INFO: ######################################################################
[16:31:46.814] <TB0>     INFO:    ----------------------------------------------------------------------
[16:31:46.814] <TB0>     INFO:    PixTestPretest::programROC() 
[16:31:46.814] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:04.831] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:32:04.832] <TB0>     INFO: IA differences per ROC:  16.9 17.7 18.5 17.7 18.5 17.7 20.1 18.5 16.9 16.9 20.1 19.3 17.7 19.3 18.5 18.5
[16:32:04.902] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:04.902] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:32:04.902] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:05.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[16:32:05.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[16:32:05.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 23.9188 mA
[16:32:05.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[16:32:05.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[16:32:05.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[16:32:05.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[16:32:05.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[16:32:05.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[16:32:05.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[16:32:06.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[16:32:06.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 24.7188 mA
[16:32:06.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  72 Ia 23.9188 mA
[16:32:06.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[16:32:06.423] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.3188 mA
[16:32:06.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 24.7188 mA
[16:32:06.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  85 Ia 23.9188 mA
[16:32:06.726] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[16:32:06.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.7188 mA
[16:32:06.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  85 Ia 24.7188 mA
[16:32:07.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 23.9188 mA
[16:32:07.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[16:32:07.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[16:32:07.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.7188 mA
[16:32:07.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  75 Ia 23.9188 mA
[16:32:07.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[16:32:07.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 23.9188 mA
[16:32:07.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[16:32:07.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[16:32:07.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[16:32:08.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[16:32:08.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[16:32:08.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  88 Ia 25.5188 mA
[16:32:08.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.1188 mA
[16:32:08.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.7188 mA
[16:32:08.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  82 Ia 23.9188 mA
[16:32:08.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  83
[16:32:08.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  72
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[16:32:08.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  75
[16:32:08.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[16:32:08.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[16:32:08.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[16:32:08.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[16:32:08.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[16:32:10.406] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[16:32:10.406] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  19.3  18.5  19.3  20.1  19.3  19.3  20.1  19.3  19.3  20.1  19.3  19.3
[16:32:10.440] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:10.440] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[16:32:10.440] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:10.576] <TB0>     INFO: Expecting 231680 events.
[16:32:18.679] <TB0>     INFO: 231680 events read in total (7385ms).
[16:32:18.833] <TB0>     INFO: Test took 8390ms.
[16:32:19.034] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 61
[16:32:19.037] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 59
[16:32:19.041] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 59
[16:32:19.045] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:32:19.048] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 64
[16:32:19.052] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 75 and Delta(CalDel) = 56
[16:32:19.056] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 83 and Delta(CalDel) = 63
[16:32:19.059] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:32:19.063] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 59
[16:32:19.067] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 59
[16:32:19.071] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 97 and Delta(CalDel) = 60
[16:32:19.075] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 59
[16:32:19.079] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 60
[16:32:19.083] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 62
[16:32:19.087] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 63
[16:32:19.090] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 57
[16:32:19.131] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:32:19.166] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:19.166] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:32:19.166] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:19.303] <TB0>     INFO: Expecting 231680 events.
[16:32:27.351] <TB0>     INFO: 231680 events read in total (7333ms).
[16:32:27.355] <TB0>     INFO: Test took 8184ms.
[16:32:27.378] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[16:32:27.697] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[16:32:27.701] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 109 +/- 29
[16:32:27.704] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[16:32:27.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[16:32:27.711] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[16:32:27.715] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[16:32:27.718] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[16:32:27.722] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29
[16:32:27.726] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[16:32:27.729] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[16:32:27.733] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[16:32:27.736] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[16:32:27.740] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[16:32:27.744] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[16:32:27.747] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[16:32:27.784] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:32:27.784] <TB0>     INFO: CalDel:      140   126   109   141   147   115   140   130   117   124   128   129   136   148   143   130
[16:32:27.784] <TB0>     INFO: VthrComp:     51    51    51    51    54    51    51    51    51    51    51    51    51    51    51    51
[16:32:27.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat
[16:32:27.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C1.dat
[16:32:27.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C2.dat
[16:32:27.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C3.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C4.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C5.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C6.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C7.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C8.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C9.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C10.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C11.dat
[16:32:27.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C12.dat
[16:32:27.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C13.dat
[16:32:27.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C14.dat
[16:32:27.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:32:27.790] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:32:27.790] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:32:27.790] <TB0>     INFO: PixTestPretest::doTest() done, duration: 40 seconds
[16:32:27.790] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:32:27.875] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:32:27.875] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:32:27.875] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:32:27.875] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:32:27.878] <TB0>     INFO: ######################################################################
[16:32:27.878] <TB0>     INFO: PixTestTiming::doTest()
[16:32:27.878] <TB0>     INFO: ######################################################################
[16:32:27.878] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:27.878] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[16:32:27.878] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:27.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:32:29.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:32:32.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:32:34.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:32:36.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:32:38.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:32:41.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:32:43.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:32:45.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:32:47.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:32:50.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:32:52.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:32:54.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:32:57.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:32:59.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:33:01.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:33:03.872] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:33:05.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:33:06.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:33:08.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:33:09.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:33:11.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:33:12.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:33:14.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:33:16.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:33:17.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:33:19.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:33:24.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:33:26.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:33:27.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:33:29.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:33:30.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:33:32.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:33:33.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:33:35.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:33:36.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:33:38.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:33:39.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:33:41.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:33:42.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:33:44.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:33:46.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:33:48.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:33:51.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:33:53.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:33:55.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:33:57.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:34:00.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:34:02.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:34:04.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:34:07.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:34:09.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:34:11.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:34:13.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:34:16.137] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:34:18.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:34:20.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:34:22.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:34:25.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:34:27.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:34:29.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:34:32.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:34:34.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:34:36.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:34:38.871] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:34:41.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:34:43.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:34:45.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:34:47.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:34:50.238] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:34:52.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:34:54.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:35:16.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:35:18.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:35:21.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:35:23.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:35:25.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:35:27.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:35:30.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:35:32.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:35:34.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:35:36.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:35:37.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:35:39.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:35:40.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:35:42.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:35:43.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:35:45.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:35:46.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:35:48.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:35:49.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:36:04.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:36:05.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:36:07.418] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:36:08.940] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:36:10.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:36:11.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:36:13.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:36:15.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:36:16.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:36:18.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:36:19.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:36:21.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:36:22.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:36:24.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:36:26.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:36:28.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:36:30.970] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:36:33.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:36:35.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:36:37.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:36:40.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:36:42.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:36:44.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:36:46.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:36:49.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:36:51.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:36:53.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:36:55.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:36:58.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:37:00.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:37:02.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:37:05.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:37:07.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:37:09.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:37:11.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:37:14.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:37:16.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:37:19.097] <TB0>     INFO: TBM Phase Settings: 236
[16:37:19.097] <TB0>     INFO: 400MHz Phase: 3
[16:37:19.097] <TB0>     INFO: 160MHz Phase: 7
[16:37:19.097] <TB0>     INFO: Functional Phase Area: 5
[16:37:19.100] <TB0>     INFO: Test took 291222 ms.
[16:37:19.100] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:37:19.100] <TB0>     INFO:    ----------------------------------------------------------------------
[16:37:19.100] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[16:37:19.100] <TB0>     INFO:    ----------------------------------------------------------------------
[16:37:19.100] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:37:20.241] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:37:22.137] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:37:24.033] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:37:25.928] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:37:27.823] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:37:29.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:37:31.614] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:37:33.509] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:37:35.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:37:36.549] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:37:38.069] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:37:39.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:37:41.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:37:42.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:37:44.152] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:37:45.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:37:47.192] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:37:48.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:37:50.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:37:53.260] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:37:55.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:37:57.807] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:38:00.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:38:01.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:38:03.123] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:38:04.643] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:38:06.916] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:38:09.189] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:38:11.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:38:13.737] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:38:16.010] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:38:17.529] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:38:19.048] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:38:20.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:38:22.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:38:25.116] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:38:27.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:38:29.662] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:38:31.935] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:38:33.456] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:38:34.975] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:38:36.497] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:38:38.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:38:41.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:38:43.317] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:38:45.590] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:38:47.865] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:38:49.384] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:38:50.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:38:52.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:38:54.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:38:56.970] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:38:59.244] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:39:01.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:39:03.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:39:05.309] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:39:06.829] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:39:08.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:39:09.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:39:11.390] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:39:12.909] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:39:14.429] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:39:15.949] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:39:17.852] <TB0>     INFO: ROC Delay Settings: 228
[16:39:17.852] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[16:39:17.852] <TB0>     INFO: ROC Port 0 Delay: 4
[16:39:17.852] <TB0>     INFO: ROC Port 1 Delay: 4
[16:39:17.852] <TB0>     INFO: Functional ROC Area: 5
[16:39:17.855] <TB0>     INFO: Test took 118755 ms.
[16:39:17.855] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[16:39:17.855] <TB0>     INFO:    ----------------------------------------------------------------------
[16:39:17.855] <TB0>     INFO:    PixTestTiming::TimingTest()
[16:39:17.855] <TB0>     INFO:    ----------------------------------------------------------------------
[16:39:18.994] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c9 40c9 40cb 40c9 40c9 40c9 40c9 40c9 e062 c000 a101 80c0 40c8 40c8 40c9 40c8 40c9 40c9 40c8 40c9 e062 c000 
[16:39:18.994] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40cb 40cb 40c8 40cb 40c8 40cb 40cb 40cb e022 c000 a102 8000 40c8 40c8 40c8 40c9 40c8 40c8 40c8 40c8 e022 c000 
[16:39:18.994] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c9 40c8 e022 c000 
[16:39:18.994] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:39:33.051] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:33.051] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:39:47.072] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:47.072] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:40:01.102] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:01.102] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:40:15.148] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:15.148] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:40:29.216] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:29.216] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:40:43.200] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:43.200] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:40:57.164] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:57.164] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:41:11.167] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:11.167] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:41:25.149] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:25.150] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:41:39.168] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:39.549] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:39.562] <TB0>     INFO: Decoding statistics:
[16:41:39.562] <TB0>     INFO:   General information:
[16:41:39.562] <TB0>     INFO: 	 16bit words read:         240000000
[16:41:39.562] <TB0>     INFO: 	 valid events total:       20000000
[16:41:39.562] <TB0>     INFO: 	 empty events:             20000000
[16:41:39.562] <TB0>     INFO: 	 valid events with pixels: 0
[16:41:39.562] <TB0>     INFO: 	 valid pixel hits:         0
[16:41:39.562] <TB0>     INFO:   Event errors: 	           0
[16:41:39.562] <TB0>     INFO: 	 start marker:             0
[16:41:39.562] <TB0>     INFO: 	 stop marker:              0
[16:41:39.562] <TB0>     INFO: 	 overflow:                 0
[16:41:39.562] <TB0>     INFO: 	 invalid 5bit words:       0
[16:41:39.562] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[16:41:39.563] <TB0>     INFO:   TBM errors: 		           0
[16:41:39.563] <TB0>     INFO: 	 flawed TBM headers:       0
[16:41:39.563] <TB0>     INFO: 	 flawed TBM trailers:      0
[16:41:39.563] <TB0>     INFO: 	 event ID mismatches:      0
[16:41:39.563] <TB0>     INFO:   ROC errors: 		           0
[16:41:39.563] <TB0>     INFO: 	 missing ROC header(s):    0
[16:41:39.563] <TB0>     INFO: 	 misplaced readback start: 0
[16:41:39.563] <TB0>     INFO:   Pixel decoding errors:	   0
[16:41:39.563] <TB0>     INFO: 	 pixel data incomplete:    0
[16:41:39.563] <TB0>     INFO: 	 pixel address:            0
[16:41:39.563] <TB0>     INFO: 	 pulse height fill bit:    0
[16:41:39.563] <TB0>     INFO: 	 buffer corruption:        0
[16:41:39.563] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.563] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:41:39.563] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.563] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.563] <TB0>     INFO:    Read back bit status: 1
[16:41:39.563] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.563] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.563] <TB0>     INFO:    Timings are good!
[16:41:39.563] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.563] <TB0>     INFO: Test took 141708 ms.
[16:41:39.563] <TB0>     INFO: PixTestTiming::TimingTest() done.
[16:41:39.563] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:41:39.563] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:41:39.563] <TB0>     INFO: PixTestTiming::doTest took 551688 ms.
[16:41:39.563] <TB0>     INFO: PixTestTiming::doTest() done
[16:41:39.563] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:41:39.563] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[16:41:39.564] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[16:41:39.564] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[16:41:39.564] <TB0>     INFO: Write out ROCDelayScan3_V0
[16:41:39.564] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:41:39.564] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:41:39.916] <TB0>     INFO: ######################################################################
[16:41:39.916] <TB0>     INFO: PixTestAlive::doTest()
[16:41:39.916] <TB0>     INFO: ######################################################################
[16:41:39.920] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.920] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:39.920] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:39.921] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:40.271] <TB0>     INFO: Expecting 41600 events.
[16:41:44.343] <TB0>     INFO: 41600 events read in total (3357ms).
[16:41:44.344] <TB0>     INFO: Test took 4423ms.
[16:41:44.352] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:44.352] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:41:44.352] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:41:44.725] <TB0>     INFO: PixTestAlive::aliveTest() done
[16:41:44.725] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:41:44.725] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:41:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:44.728] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:44.728] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:44.730] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:45.082] <TB0>     INFO: Expecting 41600 events.
[16:41:48.048] <TB0>     INFO: 41600 events read in total (2251ms).
[16:41:48.049] <TB0>     INFO: Test took 3319ms.
[16:41:48.049] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:48.049] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:41:48.049] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:41:48.049] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:41:48.453] <TB0>     INFO: PixTestAlive::maskTest() done
[16:41:48.453] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:48.456] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:48.456] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:48.456] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:48.458] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:48.807] <TB0>     INFO: Expecting 41600 events.
[16:41:52.849] <TB0>     INFO: 41600 events read in total (3327ms).
[16:41:52.849] <TB0>     INFO: Test took 4391ms.
[16:41:52.857] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:52.858] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:41:52.858] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:41:53.234] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[16:41:53.234] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:53.234] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:41:53.234] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:41:53.242] <TB0>     INFO: ######################################################################
[16:41:53.242] <TB0>     INFO: PixTestTrim::doTest()
[16:41:53.242] <TB0>     INFO: ######################################################################
[16:41:53.245] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:53.245] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:41:53.245] <TB0>     INFO:    ----------------------------------------------------------------------
[16:41:53.323] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:41:53.323] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:41:53.335] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:41:53.335] <TB0>     INFO:     run 1 of 1
[16:41:53.336] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:41:53.678] <TB0>     INFO: Expecting 5025280 events.
[16:42:38.651] <TB0>     INFO: 1397584 events read in total (44258ms).
[16:43:22.599] <TB0>     INFO: 2781688 events read in total (88207ms).
[16:44:06.755] <TB0>     INFO: 4175032 events read in total (132362ms).
[16:44:34.008] <TB0>     INFO: 5025280 events read in total (159615ms).
[16:44:34.048] <TB0>     INFO: Test took 160712ms.
[16:44:34.106] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:34.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:35.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:36.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:38.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:39.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:40.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:42.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:43.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:45.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:46.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:47.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:49.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:50.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:51.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:53.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:44:54.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:44:55.985] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299646976
[16:44:55.988] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6649 minThrLimit = 90.5995 minThrNLimit = 112.27 -> result = 90.6649 -> 90
[16:44:55.989] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.755 minThrLimit = 85.7499 minThrNLimit = 110.059 -> result = 85.755 -> 85
[16:44:55.989] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.057 minThrLimit = 102.045 minThrNLimit = 127.285 -> result = 102.057 -> 102
[16:44:55.990] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7697 minThrLimit = 87.7642 minThrNLimit = 108.612 -> result = 87.7697 -> 87
[16:44:55.990] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4089 minThrLimit = 98.4084 minThrNLimit = 115.91 -> result = 98.4089 -> 98
[16:44:55.991] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.3793 minThrLimit = 79.3758 minThrNLimit = 102.456 -> result = 79.3793 -> 79
[16:44:55.991] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.2083 minThrLimit = 79.1984 minThrNLimit = 103.642 -> result = 79.2083 -> 79
[16:44:55.992] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1035 minThrLimit = 99.0765 minThrNLimit = 125.303 -> result = 99.1035 -> 99
[16:44:55.993] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5713 minThrLimit = 94.5625 minThrNLimit = 115.201 -> result = 94.5713 -> 94
[16:44:55.993] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5053 minThrLimit = 95.4736 minThrNLimit = 120.513 -> result = 95.5053 -> 95
[16:44:55.994] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.913 minThrLimit = 100.882 minThrNLimit = 125.299 -> result = 100.913 -> 100
[16:44:55.994] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9079 minThrLimit = 88.8996 minThrNLimit = 114.961 -> result = 88.9079 -> 88
[16:44:55.997] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5679 minThrLimit = 83.5541 minThrNLimit = 105.694 -> result = 83.5679 -> 83
[16:44:55.998] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.258 minThrLimit = 91.2063 minThrNLimit = 115.684 -> result = 91.258 -> 91
[16:44:55.998] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3793 minThrLimit = 92.3642 minThrNLimit = 118.672 -> result = 92.3793 -> 92
[16:44:55.999] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1446 minThrLimit = 88.1126 minThrNLimit = 113.296 -> result = 88.1446 -> 88
[16:44:55.999] <TB0>     INFO: ROC 0 VthrComp = 90
[16:44:55.999] <TB0>     INFO: ROC 1 VthrComp = 85
[16:44:55.999] <TB0>     INFO: ROC 2 VthrComp = 102
[16:44:55.999] <TB0>     INFO: ROC 3 VthrComp = 87
[16:44:55.999] <TB0>     INFO: ROC 4 VthrComp = 98
[16:44:55.999] <TB0>     INFO: ROC 5 VthrComp = 79
[16:44:55.000] <TB0>     INFO: ROC 6 VthrComp = 79
[16:44:55.000] <TB0>     INFO: ROC 7 VthrComp = 99
[16:44:55.000] <TB0>     INFO: ROC 8 VthrComp = 94
[16:44:55.000] <TB0>     INFO: ROC 9 VthrComp = 95
[16:44:55.000] <TB0>     INFO: ROC 10 VthrComp = 100
[16:44:55.000] <TB0>     INFO: ROC 11 VthrComp = 88
[16:44:55.000] <TB0>     INFO: ROC 12 VthrComp = 83
[16:44:55.000] <TB0>     INFO: ROC 13 VthrComp = 91
[16:44:55.000] <TB0>     INFO: ROC 14 VthrComp = 92
[16:44:55.000] <TB0>     INFO: ROC 15 VthrComp = 88
[16:44:55.000] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:44:55.000] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:44:56.021] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:44:56.021] <TB0>     INFO:     run 1 of 1
[16:44:56.022] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:44:56.385] <TB0>     INFO: Expecting 5025280 events.
[16:45:32.213] <TB0>     INFO: 884960 events read in total (35110ms).
[16:46:07.412] <TB0>     INFO: 1768392 events read in total (70309ms).
[16:46:43.050] <TB0>     INFO: 2650944 events read in total (105947ms).
[16:47:18.444] <TB0>     INFO: 3524880 events read in total (141341ms).
[16:47:53.848] <TB0>     INFO: 4394520 events read in total (176745ms).
[16:48:19.516] <TB0>     INFO: 5025280 events read in total (202413ms).
[16:48:19.581] <TB0>     INFO: Test took 203559ms.
[16:48:19.751] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:20.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:21.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:23.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:25.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:26.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:28.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:30.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:31.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:33.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:35.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:36.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:38.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:39.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:41.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:43.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:44.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:46.266] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378920960
[16:48:46.271] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.5746 for pixel 3/6 mean/min/max = 46.207/33.8248/58.5893
[16:48:46.272] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.8937 for pixel 13/1 mean/min/max = 43.9498/32.8604/55.0393
[16:48:46.273] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.9585 for pixel 8/29 mean/min/max = 43.5604/31.65/55.4708
[16:48:46.274] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.2921 for pixel 18/79 mean/min/max = 43.6922/32.9917/54.3927
[16:48:46.275] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.6858 for pixel 27/8 mean/min/max = 47.4848/31.8024/63.1672
[16:48:46.276] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2513 for pixel 29/20 mean/min/max = 45.7072/36.0902/55.3242
[16:48:46.277] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.7004 for pixel 23/55 mean/min/max = 45.5882/36.289/54.8873
[16:48:46.278] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.7048 for pixel 0/73 mean/min/max = 43.4999/31.0428/55.9571
[16:48:46.279] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4304 for pixel 10/5 mean/min/max = 45.2786/33.0528/57.5044
[16:48:46.280] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.3995 for pixel 19/18 mean/min/max = 44.0725/32.4967/55.6482
[16:48:46.281] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.7291 for pixel 13/79 mean/min/max = 44.1791/32.5596/55.7986
[16:48:46.282] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.2169 for pixel 0/30 mean/min/max = 46.3286/34.3816/58.2756
[16:48:46.283] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.3436 for pixel 0/3 mean/min/max = 44.0821/32.5471/55.6171
[16:48:46.284] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.281 for pixel 20/73 mean/min/max = 44.5409/33.3986/55.6832
[16:48:46.287] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2577 for pixel 8/13 mean/min/max = 45.3039/33.3012/57.3066
[16:48:46.288] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3942 for pixel 0/3 mean/min/max = 44.6662/33.8615/55.471
[16:48:46.289] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:46.421] <TB0>     INFO: Expecting 411648 events.
[16:48:54.021] <TB0>     INFO: 411648 events read in total (6885ms).
[16:48:54.028] <TB0>     INFO: Expecting 411648 events.
[16:49:01.600] <TB0>     INFO: 411648 events read in total (6906ms).
[16:49:01.609] <TB0>     INFO: Expecting 411648 events.
[16:49:09.167] <TB0>     INFO: 411648 events read in total (6892ms).
[16:49:09.178] <TB0>     INFO: Expecting 411648 events.
[16:49:16.800] <TB0>     INFO: 411648 events read in total (6959ms).
[16:49:16.814] <TB0>     INFO: Expecting 411648 events.
[16:49:24.359] <TB0>     INFO: 411648 events read in total (6882ms).
[16:49:24.375] <TB0>     INFO: Expecting 411648 events.
[16:49:31.940] <TB0>     INFO: 411648 events read in total (6905ms).
[16:49:31.959] <TB0>     INFO: Expecting 411648 events.
[16:49:39.480] <TB0>     INFO: 411648 events read in total (6863ms).
[16:49:39.501] <TB0>     INFO: Expecting 411648 events.
[16:49:46.981] <TB0>     INFO: 411648 events read in total (6829ms).
[16:49:47.007] <TB0>     INFO: Expecting 411648 events.
[16:49:54.478] <TB0>     INFO: 411648 events read in total (6821ms).
[16:49:54.504] <TB0>     INFO: Expecting 411648 events.
[16:50:02.147] <TB0>     INFO: 411648 events read in total (6989ms).
[16:50:02.174] <TB0>     INFO: Expecting 411648 events.
[16:50:09.804] <TB0>     INFO: 411648 events read in total (6986ms).
[16:50:09.834] <TB0>     INFO: Expecting 411648 events.
[16:50:17.475] <TB0>     INFO: 411648 events read in total (6995ms).
[16:50:17.508] <TB0>     INFO: Expecting 411648 events.
[16:50:25.096] <TB0>     INFO: 411648 events read in total (6949ms).
[16:50:25.129] <TB0>     INFO: Expecting 411648 events.
[16:50:32.798] <TB0>     INFO: 411648 events read in total (7021ms).
[16:50:32.835] <TB0>     INFO: Expecting 411648 events.
[16:50:40.456] <TB0>     INFO: 411648 events read in total (6990ms).
[16:50:40.496] <TB0>     INFO: Expecting 411648 events.
[16:50:48.096] <TB0>     INFO: 411648 events read in total (6969ms).
[16:50:48.137] <TB0>     INFO: Test took 121849ms.
[16:50:48.648] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.539 < 35 for itrim+1 = 114; old thr = 34.9472 ... break
[16:50:48.685] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3546 < 35 for itrim = 95; old thr = 34.5386 ... break
[16:50:48.721] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3379 < 35 for itrim = 98; old thr = 34.2366 ... break
[16:50:48.753] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9948 < 35 for itrim+1 = 99; old thr = 34.6682 ... break
[16:50:48.779] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2906 < 35 for itrim = 110; old thr = 34.2565 ... break
[16:50:48.816] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9329 < 35 for itrim = 86; old thr = 33.2849 ... break
[16:50:48.857] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6423 < 35 for itrim+1 = 98; old thr = 34.8273 ... break
[16:50:48.893] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1736 < 35 for itrim = 102; old thr = 34.4675 ... break
[16:50:48.923] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2226 < 35 for itrim = 91; old thr = 33.6912 ... break
[16:50:48.960] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0048 < 35 for itrim = 102; old thr = 34.6549 ... break
[16:50:48.000] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4245 < 35 for itrim+1 = 102; old thr = 34.6853 ... break
[16:50:49.035] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2968 < 35 for itrim+1 = 95; old thr = 34.8149 ... break
[16:50:49.062] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0399 < 35 for itrim = 85; old thr = 34.5715 ... break
[16:50:49.104] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2011 < 35 for itrim = 100; old thr = 34.1419 ... break
[16:50:49.141] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0712 < 35 for itrim = 102; old thr = 33.6748 ... break
[16:50:49.178] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.088 < 35 for itrim = 95; old thr = 33.8051 ... break
[16:50:49.258] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:50:49.269] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:50:49.269] <TB0>     INFO:     run 1 of 1
[16:50:49.269] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:49.613] <TB0>     INFO: Expecting 5025280 events.
[16:51:25.183] <TB0>     INFO: 870344 events read in total (34855ms).
[16:52:00.028] <TB0>     INFO: 1739384 events read in total (69700ms).
[16:52:35.197] <TB0>     INFO: 2608072 events read in total (104870ms).
[16:53:10.120] <TB0>     INFO: 3467592 events read in total (139792ms).
[16:53:45.119] <TB0>     INFO: 4322896 events read in total (174791ms).
[16:54:13.825] <TB0>     INFO: 5025280 events read in total (203497ms).
[16:54:13.905] <TB0>     INFO: Test took 204637ms.
[16:54:14.090] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:14.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:15.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:17.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:19.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:20.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:22.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:23.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:25.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:26.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:28.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:29.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:31.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:33.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:34.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:36.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:37.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:39.246] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405409792
[16:54:39.249] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.301148 .. 49.441465
[16:54:39.334] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 59 (-1/-1) hits flags = 528 (plus default)
[16:54:39.346] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:54:39.346] <TB0>     INFO:     run 1 of 1
[16:54:39.348] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:39.724] <TB0>     INFO: Expecting 1797120 events.
[16:55:20.495] <TB0>     INFO: 1128272 events read in total (40056ms).
[16:55:44.177] <TB0>     INFO: 1797120 events read in total (63738ms).
[16:55:44.194] <TB0>     INFO: Test took 64846ms.
[16:55:44.234] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:44.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:45.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:46.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:47.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:48.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:50.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:51.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:52.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:53.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:54.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:55.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:56.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:57.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:58.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:59.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:00.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:01.608] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428163072
[16:56:01.697] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 12.755140 .. 45.597077
[16:56:01.774] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 2 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:56:01.784] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:01.784] <TB0>     INFO:     run 1 of 1
[16:56:01.784] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:02.129] <TB0>     INFO: Expecting 1797120 events.
[16:56:43.617] <TB0>     INFO: 1188416 events read in total (40774ms).
[16:57:04.850] <TB0>     INFO: 1797120 events read in total (62007ms).
[16:57:04.864] <TB0>     INFO: Test took 63080ms.
[16:57:04.899] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:04.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:05.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:06.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:07.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:08.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:09.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:10.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:57:11.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:57:12.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:57:13.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:57:14.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:57:15.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:57:16.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:57:17.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:57:18.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:57:19.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:57:20.499] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428273664
[16:57:20.581] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.735932 .. 42.704866
[16:57:20.657] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:57:20.667] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:57:20.667] <TB0>     INFO:     run 1 of 1
[16:57:20.667] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:57:21.013] <TB0>     INFO: Expecting 1464320 events.
[16:58:02.369] <TB0>     INFO: 1172080 events read in total (40641ms).
[16:58:13.155] <TB0>     INFO: 1464320 events read in total (51427ms).
[16:58:13.174] <TB0>     INFO: Test took 52507ms.
[16:58:13.208] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:13.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:14.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:15.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:16.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:17.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:17.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:18.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:19.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:20.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:21.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:22.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:23.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:24.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:25.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:26.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:27.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:28.321] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428273664
[16:58:28.405] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.387044 .. 42.704866
[16:58:28.481] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:58:28.491] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:58:28.492] <TB0>     INFO:     run 1 of 1
[16:58:28.492] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:28.839] <TB0>     INFO: Expecting 1364480 events.
[16:59:09.213] <TB0>     INFO: 1145264 events read in total (39659ms).
[16:59:17.150] <TB0>     INFO: 1364480 events read in total (47597ms).
[16:59:17.170] <TB0>     INFO: Test took 48679ms.
[16:59:17.204] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:17.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:18.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:19.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:20.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:21.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:59:21.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:59:22.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:59:23.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:59:24.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:59:25.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:59:26.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:27.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:28.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:29.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:30.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:31.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:32.221] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429891584
[16:59:32.308] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:59:32.308] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:59:32.319] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:59:32.319] <TB0>     INFO:     run 1 of 1
[16:59:32.319] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:32.663] <TB0>     INFO: Expecting 1364480 events.
[17:00:11.708] <TB0>     INFO: 1075152 events read in total (38330ms).
[17:00:22.326] <TB0>     INFO: 1364480 events read in total (48948ms).
[17:00:22.344] <TB0>     INFO: Test took 50026ms.
[17:00:22.379] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:22.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:23.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:24.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:25.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:26.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:27.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:28.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:29.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:30.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:31.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:32.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:33.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:34.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:34.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:35.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:36.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:37.890] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430075904
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:00:37.922] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:00:37.923] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:00:37.923] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:00:37.923] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:00:37.923] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:00:37.923] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:00:37.923] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:00:37.923] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C0.dat
[17:00:37.930] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C1.dat
[17:00:37.938] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C2.dat
[17:00:37.944] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C3.dat
[17:00:37.951] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C4.dat
[17:00:37.958] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C5.dat
[17:00:37.965] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C6.dat
[17:00:37.972] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C7.dat
[17:00:37.978] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C8.dat
[17:00:37.985] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C9.dat
[17:00:37.992] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C10.dat
[17:00:37.999] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C11.dat
[17:00:38.006] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C12.dat
[17:00:38.013] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C13.dat
[17:00:38.019] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C14.dat
[17:00:38.026] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C15.dat
[17:00:38.033] <TB0>     INFO: PixTestTrim::trimTest() done
[17:00:38.033] <TB0>     INFO: vtrim:     114  95  98  99 110  86  98 102  91 102 102  95  85 100 102  95 
[17:00:38.033] <TB0>     INFO: vthrcomp:   90  85 102  87  98  79  79  99  94  95 100  88  83  91  92  88 
[17:00:38.033] <TB0>     INFO: vcal mean:  34.95  34.96  34.98  34.94  34.86  34.98  34.98  34.93  34.98  35.00  34.98  35.00  34.97  34.95  34.99  35.01 
[17:00:38.033] <TB0>     INFO: vcal RMS:    0.82   0.80   0.84   0.83   0.91   0.74   0.77   0.83   1.02   0.81   0.83   0.76   0.78   0.81   0.82   0.75 
[17:00:38.033] <TB0>     INFO: bits mean:   9.23  10.24  10.28   9.80   9.17   8.71   9.38  10.11   9.31   9.98   9.79   8.46   9.69   9.93   9.57   9.29 
[17:00:38.033] <TB0>     INFO: bits RMS:    2.59   2.41   2.55   2.56   2.65   2.44   2.24   2.69   2.73   2.57   2.64   2.83   2.64   2.38   2.55   2.58 
[17:00:38.044] <TB0>     INFO:    ----------------------------------------------------------------------
[17:00:38.044] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:00:38.044] <TB0>     INFO:    ----------------------------------------------------------------------
[17:00:38.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:00:38.046] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:00:38.057] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:00:38.057] <TB0>     INFO:     run 1 of 1
[17:00:38.057] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:38.406] <TB0>     INFO: Expecting 4160000 events.
[17:01:24.089] <TB0>     INFO: 1120595 events read in total (44968ms).
[17:02:09.379] <TB0>     INFO: 2234340 events read in total (90258ms).
[17:02:54.621] <TB0>     INFO: 3336910 events read in total (135501ms).
[17:03:27.198] <TB0>     INFO: 4160000 events read in total (168077ms).
[17:03:27.253] <TB0>     INFO: Test took 169196ms.
[17:03:27.382] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:27.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:29.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:31.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:33.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:35.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:37.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:39.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:40.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:42.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:44.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:46.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:48.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:50.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:52.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:54.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:56.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:58.068] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430088192
[17:03:58.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:03:58.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:03:58.145] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[17:03:58.160] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:03:58.160] <TB0>     INFO:     run 1 of 1
[17:03:58.160] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:58.502] <TB0>     INFO: Expecting 3577600 events.
[17:04:45.738] <TB0>     INFO: 1158575 events read in total (46521ms).
[17:05:30.958] <TB0>     INFO: 2305390 events read in total (91742ms).
[17:06:15.805] <TB0>     INFO: 3443585 events read in total (136588ms).
[17:06:21.498] <TB0>     INFO: 3577600 events read in total (142281ms).
[17:06:21.546] <TB0>     INFO: Test took 143386ms.
[17:06:21.651] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:21.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:23.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:25.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:27.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:28.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:30.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:32.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:34.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:36.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:37.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:39.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:41.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:06:43.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:06:44.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:06:46.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:06:48.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:50.083] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445644800
[17:06:50.084] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:06:50.157] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:06:50.157] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[17:06:50.167] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:06:50.167] <TB0>     INFO:     run 1 of 1
[17:06:50.167] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:50.515] <TB0>     INFO: Expecting 3286400 events.
[17:07:39.709] <TB0>     INFO: 1215505 events read in total (48479ms).
[17:08:26.176] <TB0>     INFO: 2412700 events read in total (94946ms).
[17:08:59.590] <TB0>     INFO: 3286400 events read in total (128360ms).
[17:08:59.630] <TB0>     INFO: Test took 129464ms.
[17:08:59.715] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:59.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:01.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:03.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:04.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:06.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:08.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:09.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:11.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:13.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:14.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:16.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:18.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:20.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:21.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:23.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:25.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:26.800] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445644800
[17:09:26.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:09:26.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:09:26.874] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[17:09:26.887] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:26.887] <TB0>     INFO:     run 1 of 1
[17:09:26.887] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:27.254] <TB0>     INFO: Expecting 3369600 events.
[17:10:15.413] <TB0>     INFO: 1197515 events read in total (47444ms).
[17:11:02.437] <TB0>     INFO: 2378800 events read in total (94469ms).
[17:11:41.482] <TB0>     INFO: 3369600 events read in total (133514ms).
[17:11:41.532] <TB0>     INFO: Test took 134645ms.
[17:11:41.625] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:41.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:43.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:45.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:46.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:48.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:50.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:51.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:53.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:55.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:57.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:58.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:00.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:02.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:03.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:05.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:07.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:09.217] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445644800
[17:12:09.218] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:12:09.292] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:12:09.292] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[17:12:09.303] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:12:09.303] <TB0>     INFO:     run 1 of 1
[17:12:09.303] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:12:09.648] <TB0>     INFO: Expecting 3328000 events.
[17:12:58.308] <TB0>     INFO: 1206045 events read in total (47945ms).
[17:13:47.672] <TB0>     INFO: 2394910 events read in total (97309ms).
[17:14:25.055] <TB0>     INFO: 3328000 events read in total (134693ms).
[17:14:25.107] <TB0>     INFO: Test took 135804ms.
[17:14:25.198] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:25.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:14:27.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:14:28.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:14:30.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:14:32.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:33.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:35.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:37.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:14:39.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:14:40.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:14:42.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:14:44.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:14:45.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:47.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:49.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:50.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:52.674] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445648896
[17:14:52.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.01662, thr difference RMS: 1.58899
[17:14:52.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.46011, thr difference RMS: 1.3605
[17:14:52.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.9349, thr difference RMS: 1.82291
[17:14:52.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.51936, thr difference RMS: 1.41708
[17:14:52.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.4897, thr difference RMS: 1.25293
[17:14:52.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.00993, thr difference RMS: 1.16872
[17:14:52.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.00765, thr difference RMS: 1.29716
[17:14:52.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.94366, thr difference RMS: 1.61044
[17:14:52.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.50986, thr difference RMS: 1.7293
[17:14:52.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.18613, thr difference RMS: 1.84116
[17:14:52.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.59605, thr difference RMS: 1.85601
[17:14:52.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.39794, thr difference RMS: 1.4135
[17:14:52.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.43391, thr difference RMS: 1.33858
[17:14:52.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.84106, thr difference RMS: 1.56127
[17:14:52.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.74562, thr difference RMS: 1.72239
[17:14:52.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.38584, thr difference RMS: 1.23426
[17:14:52.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.89321, thr difference RMS: 1.59753
[17:14:52.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.54514, thr difference RMS: 1.33589
[17:14:52.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.01822, thr difference RMS: 1.80536
[17:14:52.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.33012, thr difference RMS: 1.39603
[17:14:52.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.3013, thr difference RMS: 1.26613
[17:14:52.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.99715, thr difference RMS: 1.16316
[17:14:52.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.98129, thr difference RMS: 1.28392
[17:14:52.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.91754, thr difference RMS: 1.60507
[17:14:52.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.60128, thr difference RMS: 1.72181
[17:14:52.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.11208, thr difference RMS: 1.82545
[17:14:52.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.6201, thr difference RMS: 1.85137
[17:14:52.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.40124, thr difference RMS: 1.39996
[17:14:52.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.32049, thr difference RMS: 1.33369
[17:14:52.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.83908, thr difference RMS: 1.54873
[17:14:52.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.78085, thr difference RMS: 1.75606
[17:14:52.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.31927, thr difference RMS: 1.23882
[17:14:52.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.88198, thr difference RMS: 1.57576
[17:14:52.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.67721, thr difference RMS: 1.35101
[17:14:52.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.14587, thr difference RMS: 1.81678
[17:14:52.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.18481, thr difference RMS: 1.40352
[17:14:52.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.3867, thr difference RMS: 1.27383
[17:14:52.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.14305, thr difference RMS: 1.12638
[17:14:52.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.9645, thr difference RMS: 1.29839
[17:14:52.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.95005, thr difference RMS: 1.61825
[17:14:52.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.80591, thr difference RMS: 1.71557
[17:14:52.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.05565, thr difference RMS: 1.82615
[17:14:52.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.75937, thr difference RMS: 1.83328
[17:14:52.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.51712, thr difference RMS: 1.39995
[17:14:52.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.32177, thr difference RMS: 1.32724
[17:14:52.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.05181, thr difference RMS: 1.55128
[17:14:52.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.88016, thr difference RMS: 1.72491
[17:14:52.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.43103, thr difference RMS: 1.21647
[17:14:52.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.94184, thr difference RMS: 1.56449
[17:14:52.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.79548, thr difference RMS: 1.33464
[17:14:52.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.18469, thr difference RMS: 1.81874
[17:14:52.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.13775, thr difference RMS: 1.38616
[17:14:52.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.2816, thr difference RMS: 1.2692
[17:14:52.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.22583, thr difference RMS: 1.11912
[17:14:52.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.02006, thr difference RMS: 1.26714
[17:14:52.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.93984, thr difference RMS: 1.59204
[17:14:52.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.97694, thr difference RMS: 1.71911
[17:14:52.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.09794, thr difference RMS: 1.8189
[17:14:52.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.82786, thr difference RMS: 1.8418
[17:14:52.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.50813, thr difference RMS: 1.36704
[17:14:52.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.3502, thr difference RMS: 1.32155
[17:14:52.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.17125, thr difference RMS: 1.54651
[17:14:52.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.97046, thr difference RMS: 1.72444
[17:14:52.687] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.42131, thr difference RMS: 1.18289
[17:14:52.790] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[17:14:52.793] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1979 seconds
[17:14:52.793] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:14:53.497] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:14:53.498] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:14:53.502] <TB0>     INFO: ######################################################################
[17:14:53.502] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[17:14:53.502] <TB0>     INFO: ######################################################################
[17:14:53.502] <TB0>     INFO:    ----------------------------------------------------------------------
[17:14:53.502] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:14:53.502] <TB0>     INFO:    ----------------------------------------------------------------------
[17:14:53.503] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:14:53.514] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:14:53.514] <TB0>     INFO:     run 1 of 1
[17:14:53.514] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:53.862] <TB0>     INFO: Expecting 59072000 events.
[17:15:23.077] <TB0>     INFO: 1072400 events read in total (28500ms).
[17:15:51.471] <TB0>     INFO: 2140800 events read in total (56894ms).
[17:16:20.237] <TB0>     INFO: 3209200 events read in total (85660ms).
[17:16:48.470] <TB0>     INFO: 4282200 events read in total (113893ms).
[17:17:17.005] <TB0>     INFO: 5350600 events read in total (142428ms).
[17:17:45.481] <TB0>     INFO: 6419400 events read in total (170904ms).
[17:18:13.985] <TB0>     INFO: 7491000 events read in total (199408ms).
[17:18:42.494] <TB0>     INFO: 8559200 events read in total (227917ms).
[17:19:11.039] <TB0>     INFO: 9627400 events read in total (256462ms).
[17:19:39.709] <TB0>     INFO: 10700000 events read in total (285132ms).
[17:20:08.187] <TB0>     INFO: 11768800 events read in total (313610ms).
[17:20:36.806] <TB0>     INFO: 12838200 events read in total (342229ms).
[17:21:05.344] <TB0>     INFO: 13910000 events read in total (370767ms).
[17:21:33.873] <TB0>     INFO: 14978800 events read in total (399296ms).
[17:22:02.376] <TB0>     INFO: 16048600 events read in total (427799ms).
[17:22:30.988] <TB0>     INFO: 17120000 events read in total (456411ms).
[17:22:59.456] <TB0>     INFO: 18188400 events read in total (484879ms).
[17:23:28.047] <TB0>     INFO: 19259000 events read in total (513470ms).
[17:23:56.631] <TB0>     INFO: 20329400 events read in total (542054ms).
[17:24:25.177] <TB0>     INFO: 21398200 events read in total (570600ms).
[17:24:53.725] <TB0>     INFO: 22468800 events read in total (599148ms).
[17:25:22.261] <TB0>     INFO: 23538800 events read in total (627684ms).
[17:25:50.855] <TB0>     INFO: 24607200 events read in total (656278ms).
[17:26:19.439] <TB0>     INFO: 25678200 events read in total (684862ms).
[17:26:48.117] <TB0>     INFO: 26748200 events read in total (713540ms).
[17:27:16.673] <TB0>     INFO: 27816800 events read in total (742096ms).
[17:27:45.398] <TB0>     INFO: 28888600 events read in total (770821ms).
[17:28:13.989] <TB0>     INFO: 29957600 events read in total (799412ms).
[17:28:42.675] <TB0>     INFO: 31025800 events read in total (828098ms).
[17:29:11.340] <TB0>     INFO: 32095800 events read in total (856763ms).
[17:29:39.845] <TB0>     INFO: 33165600 events read in total (885268ms).
[17:30:08.377] <TB0>     INFO: 34233600 events read in total (913800ms).
[17:30:37.097] <TB0>     INFO: 35302800 events read in total (942520ms).
[17:31:05.711] <TB0>     INFO: 36374000 events read in total (971134ms).
[17:31:34.318] <TB0>     INFO: 37442200 events read in total (999742ms).
[17:32:02.971] <TB0>     INFO: 38510200 events read in total (1028394ms).
[17:32:31.683] <TB0>     INFO: 39583000 events read in total (1057106ms).
[17:33:00.245] <TB0>     INFO: 40651400 events read in total (1085668ms).
[17:33:28.912] <TB0>     INFO: 41719000 events read in total (1114335ms).
[17:33:57.709] <TB0>     INFO: 42789400 events read in total (1143132ms).
[17:34:26.535] <TB0>     INFO: 43858400 events read in total (1171958ms).
[17:34:55.232] <TB0>     INFO: 44926600 events read in total (1200655ms).
[17:35:24.039] <TB0>     INFO: 45995600 events read in total (1229462ms).
[17:35:52.814] <TB0>     INFO: 47066200 events read in total (1258237ms).
[17:36:21.520] <TB0>     INFO: 48133600 events read in total (1286943ms).
[17:36:50.311] <TB0>     INFO: 49201600 events read in total (1315734ms).
[17:37:19.040] <TB0>     INFO: 50270800 events read in total (1344463ms).
[17:37:47.788] <TB0>     INFO: 51341000 events read in total (1373211ms).
[17:38:16.547] <TB0>     INFO: 52409000 events read in total (1401970ms).
[17:38:45.364] <TB0>     INFO: 53476400 events read in total (1430787ms).
[17:39:13.003] <TB0>     INFO: 54547200 events read in total (1459426ms).
[17:39:42.795] <TB0>     INFO: 55616400 events read in total (1488218ms).
[17:40:11.580] <TB0>     INFO: 56683600 events read in total (1517003ms).
[17:40:40.367] <TB0>     INFO: 57751200 events read in total (1545790ms).
[17:41:09.054] <TB0>     INFO: 58823000 events read in total (1574477ms).
[17:41:15.983] <TB0>     INFO: 59072000 events read in total (1581406ms).
[17:41:15.003] <TB0>     INFO: Test took 1582489ms.
[17:41:16.061] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:16.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:41:16.185] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:17.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:41:17.403] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:18.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:41:18.556] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:19.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:41:19.737] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:20.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:41:20.912] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:22.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:41:22.091] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:23.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:41:23.266] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:24.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:41:24.435] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:25.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:41:25.614] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:26.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:41:26.808] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:28.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:41:28.006] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:29.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:41:29.178] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:30.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:41:30.362] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:31.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:41:31.521] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:32.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:41:32.707] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:33.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:41:33.875] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:35.055] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501805056
[17:41:35.082] <TB0>     INFO: PixTestScurves::scurves() done 
[17:41:35.082] <TB0>     INFO: Vcal mean:  35.19  35.05  35.05  35.08  35.05  35.12  35.12  35.04  34.98  35.07  35.05  35.06  35.03  35.05  35.07  35.11 
[17:41:35.082] <TB0>     INFO: Vcal RMS:    0.69   0.67   0.73   0.69   0.80   0.60   0.65   0.73   0.91   0.70   0.69   0.64   0.65   0.70   0.68   0.61 
[17:41:35.082] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:41:35.158] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:41:35.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:41:35.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:41:35.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:41:35.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:41:35.158] <TB0>     INFO: ######################################################################
[17:41:35.158] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:41:35.158] <TB0>     INFO: ######################################################################
[17:41:35.161] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:41:35.503] <TB0>     INFO: Expecting 41600 events.
[17:41:39.595] <TB0>     INFO: 41600 events read in total (3367ms).
[17:41:39.596] <TB0>     INFO: Test took 4435ms.
[17:41:39.604] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:39.604] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[17:41:39.604] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:41:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 65] has eff 0/10
[17:41:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 65]
[17:41:39.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[17:41:39.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:41:39.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:41:39.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:41:39.950] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:41:40.296] <TB0>     INFO: Expecting 41600 events.
[17:41:44.450] <TB0>     INFO: 41600 events read in total (3439ms).
[17:41:44.451] <TB0>     INFO: Test took 4501ms.
[17:41:44.460] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:44.460] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:41:44.460] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:41:44.465] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.907
[17:41:44.465] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[17:41:44.465] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.573
[17:41:44.465] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.06
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.307
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.21
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.032
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 170
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.287
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 169
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.457
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 160
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.497
[17:41:44.466] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.818
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 168
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.6
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.268
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.147
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 185
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.057
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.457
[17:41:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[17:41:44.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.962
[17:41:44.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[17:41:44.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:41:44.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:41:44.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:41:44.551] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:41:44.894] <TB0>     INFO: Expecting 41600 events.
[17:41:49.038] <TB0>     INFO: 41600 events read in total (3429ms).
[17:41:49.039] <TB0>     INFO: Test took 4487ms.
[17:41:49.047] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:49.047] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:41:49.047] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:41:49.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:41:49.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 0
[17:41:49.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.8984
[17:41:49.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 53
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2347
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 79
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3547
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 69
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5879
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 76
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5133
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 67
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0911
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,14] phvalue 67
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.6637
[17:41:49.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 66
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.045
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 61
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.1812
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 57
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9937
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 68
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7962
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 73
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2718
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 64
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6482
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 81
[17:41:49.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0529
[17:41:49.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 60
[17:41:49.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4027
[17:41:49.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 82
[17:41:49.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8623
[17:41:49.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 77
[17:41:49.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[17:41:49.464] <TB0>     INFO: Expecting 2560 events.
[17:41:50.423] <TB0>     INFO: 2560 events read in total (244ms).
[17:41:50.423] <TB0>     INFO: Test took 1367ms.
[17:41:50.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:50.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[17:41:50.931] <TB0>     INFO: Expecting 2560 events.
[17:41:51.889] <TB0>     INFO: 2560 events read in total (243ms).
[17:41:51.889] <TB0>     INFO: Test took 1465ms.
[17:41:51.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:51.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 2 2
[17:41:52.398] <TB0>     INFO: Expecting 2560 events.
[17:41:53.355] <TB0>     INFO: 2560 events read in total (243ms).
[17:41:53.355] <TB0>     INFO: Test took 1465ms.
[17:41:53.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:53.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[17:41:53.863] <TB0>     INFO: Expecting 2560 events.
[17:41:54.820] <TB0>     INFO: 2560 events read in total (242ms).
[17:41:54.821] <TB0>     INFO: Test took 1465ms.
[17:41:54.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:54.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 4 4
[17:41:55.329] <TB0>     INFO: Expecting 2560 events.
[17:41:56.286] <TB0>     INFO: 2560 events read in total (242ms).
[17:41:56.287] <TB0>     INFO: Test took 1466ms.
[17:41:56.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:56.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 14, 5 5
[17:41:56.795] <TB0>     INFO: Expecting 2560 events.
[17:41:57.752] <TB0>     INFO: 2560 events read in total (242ms).
[17:41:57.752] <TB0>     INFO: Test took 1465ms.
[17:41:57.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:57.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 6 6
[17:41:58.260] <TB0>     INFO: Expecting 2560 events.
[17:41:59.219] <TB0>     INFO: 2560 events read in total (244ms).
[17:41:59.220] <TB0>     INFO: Test took 1467ms.
[17:41:59.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:59.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 7 7
[17:41:59.727] <TB0>     INFO: Expecting 2560 events.
[17:42:00.684] <TB0>     INFO: 2560 events read in total (242ms).
[17:42:00.685] <TB0>     INFO: Test took 1465ms.
[17:42:00.685] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:00.685] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 8 8
[17:42:01.193] <TB0>     INFO: Expecting 2560 events.
[17:42:02.152] <TB0>     INFO: 2560 events read in total (244ms).
[17:42:02.153] <TB0>     INFO: Test took 1468ms.
[17:42:02.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:02.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 9 9
[17:42:02.661] <TB0>     INFO: Expecting 2560 events.
[17:42:03.620] <TB0>     INFO: 2560 events read in total (244ms).
[17:42:03.620] <TB0>     INFO: Test took 1467ms.
[17:42:03.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:03.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 10 10
[17:42:04.128] <TB0>     INFO: Expecting 2560 events.
[17:42:05.086] <TB0>     INFO: 2560 events read in total (243ms).
[17:42:05.087] <TB0>     INFO: Test took 1466ms.
[17:42:05.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:05.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 11 11
[17:42:05.594] <TB0>     INFO: Expecting 2560 events.
[17:42:06.553] <TB0>     INFO: 2560 events read in total (244ms).
[17:42:06.553] <TB0>     INFO: Test took 1465ms.
[17:42:06.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:06.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[17:42:07.062] <TB0>     INFO: Expecting 2560 events.
[17:42:08.021] <TB0>     INFO: 2560 events read in total (244ms).
[17:42:08.021] <TB0>     INFO: Test took 1467ms.
[17:42:08.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:08.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[17:42:08.529] <TB0>     INFO: Expecting 2560 events.
[17:42:09.487] <TB0>     INFO: 2560 events read in total (243ms).
[17:42:09.487] <TB0>     INFO: Test took 1466ms.
[17:42:09.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:09.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 14 14
[17:42:09.995] <TB0>     INFO: Expecting 2560 events.
[17:42:10.954] <TB0>     INFO: 2560 events read in total (244ms).
[17:42:10.954] <TB0>     INFO: Test took 1466ms.
[17:42:10.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:10.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[17:42:11.462] <TB0>     INFO: Expecting 2560 events.
[17:42:12.421] <TB0>     INFO: 2560 events read in total (244ms).
[17:42:12.421] <TB0>     INFO: Test took 1467ms.
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC5
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[17:42:12.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:42:12.427] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:12.930] <TB0>     INFO: Expecting 655360 events.
[17:42:24.690] <TB0>     INFO: 655360 events read in total (11045ms).
[17:42:24.701] <TB0>     INFO: Expecting 655360 events.
[17:42:36.297] <TB0>     INFO: 655360 events read in total (11025ms).
[17:42:36.312] <TB0>     INFO: Expecting 655360 events.
[17:42:47.890] <TB0>     INFO: 655360 events read in total (11013ms).
[17:42:47.910] <TB0>     INFO: Expecting 655360 events.
[17:42:59.543] <TB0>     INFO: 655360 events read in total (11068ms).
[17:42:59.569] <TB0>     INFO: Expecting 655360 events.
[17:43:11.077] <TB0>     INFO: 655360 events read in total (10952ms).
[17:43:11.107] <TB0>     INFO: Expecting 655360 events.
[17:43:22.571] <TB0>     INFO: 655360 events read in total (10916ms).
[17:43:22.604] <TB0>     INFO: Expecting 655360 events.
[17:43:34.221] <TB0>     INFO: 655360 events read in total (11067ms).
[17:43:34.260] <TB0>     INFO: Expecting 655360 events.
[17:43:45.850] <TB0>     INFO: 655360 events read in total (11050ms).
[17:43:45.893] <TB0>     INFO: Expecting 655360 events.
[17:43:57.523] <TB0>     INFO: 655360 events read in total (11094ms).
[17:43:57.570] <TB0>     INFO: Expecting 655360 events.
[17:44:09.170] <TB0>     INFO: 655360 events read in total (11069ms).
[17:44:09.221] <TB0>     INFO: Expecting 655360 events.
[17:44:20.847] <TB0>     INFO: 655360 events read in total (11094ms).
[17:44:20.903] <TB0>     INFO: Expecting 655360 events.
[17:44:32.511] <TB0>     INFO: 655360 events read in total (11082ms).
[17:44:32.574] <TB0>     INFO: Expecting 655360 events.
[17:44:44.156] <TB0>     INFO: 655360 events read in total (11056ms).
[17:44:44.221] <TB0>     INFO: Expecting 655360 events.
[17:44:55.810] <TB0>     INFO: 655360 events read in total (11062ms).
[17:44:55.883] <TB0>     INFO: Expecting 655360 events.
[17:45:07.481] <TB0>     INFO: 655360 events read in total (11072ms).
[17:45:07.555] <TB0>     INFO: Expecting 655360 events.
[17:45:19.157] <TB0>     INFO: 655360 events read in total (11075ms).
[17:45:19.235] <TB0>     INFO: Test took 186808ms.
[17:45:19.328] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:45:19.635] <TB0>     INFO: Expecting 655360 events.
[17:45:31.397] <TB0>     INFO: 655360 events read in total (11047ms).
[17:45:31.408] <TB0>     INFO: Expecting 655360 events.
[17:45:42.994] <TB0>     INFO: 655360 events read in total (11021ms).
[17:45:43.010] <TB0>     INFO: Expecting 655360 events.
[17:45:54.601] <TB0>     INFO: 655360 events read in total (11027ms).
[17:45:54.622] <TB0>     INFO: Expecting 655360 events.
[17:46:06.189] <TB0>     INFO: 655360 events read in total (11009ms).
[17:46:06.214] <TB0>     INFO: Expecting 655360 events.
[17:46:17.809] <TB0>     INFO: 655360 events read in total (11038ms).
[17:46:17.837] <TB0>     INFO: Expecting 655360 events.
[17:46:29.404] <TB0>     INFO: 655360 events read in total (11019ms).
[17:46:29.437] <TB0>     INFO: Expecting 655360 events.
[17:46:41.021] <TB0>     INFO: 655360 events read in total (11038ms).
[17:46:41.058] <TB0>     INFO: Expecting 655360 events.
[17:46:52.607] <TB0>     INFO: 655360 events read in total (11008ms).
[17:46:52.648] <TB0>     INFO: Expecting 655360 events.
[17:47:04.209] <TB0>     INFO: 655360 events read in total (11024ms).
[17:47:04.255] <TB0>     INFO: Expecting 655360 events.
[17:47:15.863] <TB0>     INFO: 655360 events read in total (11069ms).
[17:47:15.913] <TB0>     INFO: Expecting 655360 events.
[17:47:27.522] <TB0>     INFO: 655360 events read in total (11078ms).
[17:47:27.577] <TB0>     INFO: Expecting 655360 events.
[17:47:39.176] <TB0>     INFO: 655360 events read in total (11073ms).
[17:47:39.234] <TB0>     INFO: Expecting 655360 events.
[17:47:50.835] <TB0>     INFO: 655360 events read in total (11074ms).
[17:47:50.897] <TB0>     INFO: Expecting 655360 events.
[17:48:02.499] <TB0>     INFO: 655360 events read in total (11075ms).
[17:48:02.565] <TB0>     INFO: Expecting 655360 events.
[17:48:14.171] <TB0>     INFO: 655360 events read in total (11079ms).
[17:48:14.242] <TB0>     INFO: Expecting 655360 events.
[17:48:25.860] <TB0>     INFO: 655360 events read in total (11092ms).
[17:48:25.937] <TB0>     INFO: Test took 186609ms.
[17:48:26.113] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.113] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:48:26.113] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:48:26.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:48:26.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:48:26.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:48:26.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:48:26.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:48:26.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:48:26.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:48:26.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:48:26.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:48:26.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:48:26.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:48:26.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:48:26.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:48:26.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:26.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:48:26.120] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.127] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.135] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.142] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.149] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.156] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.163] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.170] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:48:26.177] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:48:26.184] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:48:26.191] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:48:26.197] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:48:26.204] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:48:26.211] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.218] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.225] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.232] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.240] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.247] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.254] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.261] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.268] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:26.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:48:26.308] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:48:26.308] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:48:26.308] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:48:26.309] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:48:26.309] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:48:26.309] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:48:26.309] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:48:26.309] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:48:26.309] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:48:26.310] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:48:26.310] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:48:26.310] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:48:26.310] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:48:26.310] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:48:26.310] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:48:26.311] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:48:26.663] <TB0>     INFO: Expecting 41600 events.
[17:48:30.482] <TB0>     INFO: 41600 events read in total (3105ms).
[17:48:30.484] <TB0>     INFO: Test took 4170ms.
[17:48:31.135] <TB0>     INFO: Expecting 41600 events.
[17:48:34.974] <TB0>     INFO: 41600 events read in total (3124ms).
[17:48:34.975] <TB0>     INFO: Test took 4184ms.
[17:48:35.630] <TB0>     INFO: Expecting 41600 events.
[17:48:39.477] <TB0>     INFO: 41600 events read in total (3132ms).
[17:48:39.477] <TB0>     INFO: Test took 4194ms.
[17:48:39.777] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:39.909] <TB0>     INFO: Expecting 2560 events.
[17:48:40.867] <TB0>     INFO: 2560 events read in total (243ms).
[17:48:40.868] <TB0>     INFO: Test took 1091ms.
[17:48:40.870] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:41.376] <TB0>     INFO: Expecting 2560 events.
[17:48:42.334] <TB0>     INFO: 2560 events read in total (243ms).
[17:48:42.335] <TB0>     INFO: Test took 1465ms.
[17:48:42.337] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:42.843] <TB0>     INFO: Expecting 2560 events.
[17:48:43.802] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:43.802] <TB0>     INFO: Test took 1465ms.
[17:48:43.804] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:44.311] <TB0>     INFO: Expecting 2560 events.
[17:48:45.269] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:45.269] <TB0>     INFO: Test took 1465ms.
[17:48:45.271] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:45.778] <TB0>     INFO: Expecting 2560 events.
[17:48:46.737] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:46.738] <TB0>     INFO: Test took 1467ms.
[17:48:46.741] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:47.246] <TB0>     INFO: Expecting 2560 events.
[17:48:48.206] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:48.207] <TB0>     INFO: Test took 1466ms.
[17:48:48.209] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:48.716] <TB0>     INFO: Expecting 2560 events.
[17:48:49.676] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:49.677] <TB0>     INFO: Test took 1468ms.
[17:48:49.679] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:50.186] <TB0>     INFO: Expecting 2560 events.
[17:48:51.147] <TB0>     INFO: 2560 events read in total (245ms).
[17:48:51.147] <TB0>     INFO: Test took 1468ms.
[17:48:51.150] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:51.658] <TB0>     INFO: Expecting 2560 events.
[17:48:52.618] <TB0>     INFO: 2560 events read in total (246ms).
[17:48:52.618] <TB0>     INFO: Test took 1468ms.
[17:48:52.621] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:53.127] <TB0>     INFO: Expecting 2560 events.
[17:48:54.086] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:54.086] <TB0>     INFO: Test took 1465ms.
[17:48:54.088] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:54.594] <TB0>     INFO: Expecting 2560 events.
[17:48:55.553] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:55.554] <TB0>     INFO: Test took 1466ms.
[17:48:55.556] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:56.062] <TB0>     INFO: Expecting 2560 events.
[17:48:57.022] <TB0>     INFO: 2560 events read in total (245ms).
[17:48:57.022] <TB0>     INFO: Test took 1466ms.
[17:48:57.024] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:57.531] <TB0>     INFO: Expecting 2560 events.
[17:48:58.490] <TB0>     INFO: 2560 events read in total (244ms).
[17:48:58.490] <TB0>     INFO: Test took 1466ms.
[17:48:58.493] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:58.998] <TB0>     INFO: Expecting 2560 events.
[17:48:59.958] <TB0>     INFO: 2560 events read in total (245ms).
[17:48:59.958] <TB0>     INFO: Test took 1465ms.
[17:48:59.961] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:00.467] <TB0>     INFO: Expecting 2560 events.
[17:49:01.427] <TB0>     INFO: 2560 events read in total (245ms).
[17:49:01.427] <TB0>     INFO: Test took 1466ms.
[17:49:01.429] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:01.936] <TB0>     INFO: Expecting 2560 events.
[17:49:02.894] <TB0>     INFO: 2560 events read in total (243ms).
[17:49:02.895] <TB0>     INFO: Test took 1466ms.
[17:49:02.897] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:03.403] <TB0>     INFO: Expecting 2560 events.
[17:49:04.362] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:04.362] <TB0>     INFO: Test took 1465ms.
[17:49:04.365] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:04.871] <TB0>     INFO: Expecting 2560 events.
[17:49:05.830] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:05.831] <TB0>     INFO: Test took 1466ms.
[17:49:05.833] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:06.340] <TB0>     INFO: Expecting 2560 events.
[17:49:07.297] <TB0>     INFO: 2560 events read in total (243ms).
[17:49:07.298] <TB0>     INFO: Test took 1465ms.
[17:49:07.300] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:07.807] <TB0>     INFO: Expecting 2560 events.
[17:49:08.766] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:08.767] <TB0>     INFO: Test took 1467ms.
[17:49:08.769] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:09.275] <TB0>     INFO: Expecting 2560 events.
[17:49:10.236] <TB0>     INFO: 2560 events read in total (246ms).
[17:49:10.236] <TB0>     INFO: Test took 1467ms.
[17:49:10.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:10.745] <TB0>     INFO: Expecting 2560 events.
[17:49:11.705] <TB0>     INFO: 2560 events read in total (245ms).
[17:49:11.705] <TB0>     INFO: Test took 1466ms.
[17:49:11.707] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:12.214] <TB0>     INFO: Expecting 2560 events.
[17:49:13.173] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:13.174] <TB0>     INFO: Test took 1467ms.
[17:49:13.177] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:13.682] <TB0>     INFO: Expecting 2560 events.
[17:49:14.642] <TB0>     INFO: 2560 events read in total (245ms).
[17:49:14.642] <TB0>     INFO: Test took 1465ms.
[17:49:14.645] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:15.151] <TB0>     INFO: Expecting 2560 events.
[17:49:16.110] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:16.110] <TB0>     INFO: Test took 1465ms.
[17:49:16.113] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:16.619] <TB0>     INFO: Expecting 2560 events.
[17:49:17.578] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:17.578] <TB0>     INFO: Test took 1465ms.
[17:49:17.580] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:18.087] <TB0>     INFO: Expecting 2560 events.
[17:49:19.047] <TB0>     INFO: 2560 events read in total (245ms).
[17:49:19.047] <TB0>     INFO: Test took 1467ms.
[17:49:19.049] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:19.556] <TB0>     INFO: Expecting 2560 events.
[17:49:20.515] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:20.516] <TB0>     INFO: Test took 1467ms.
[17:49:20.518] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:21.024] <TB0>     INFO: Expecting 2560 events.
[17:49:21.983] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:21.983] <TB0>     INFO: Test took 1465ms.
[17:49:21.985] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:22.493] <TB0>     INFO: Expecting 2560 events.
[17:49:23.454] <TB0>     INFO: 2560 events read in total (246ms).
[17:49:23.454] <TB0>     INFO: Test took 1469ms.
[17:49:23.457] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:23.963] <TB0>     INFO: Expecting 2560 events.
[17:49:24.924] <TB0>     INFO: 2560 events read in total (246ms).
[17:49:24.924] <TB0>     INFO: Test took 1467ms.
[17:49:24.926] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:25.433] <TB0>     INFO: Expecting 2560 events.
[17:49:26.392] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:26.393] <TB0>     INFO: Test took 1467ms.
[17:49:27.415] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[17:49:27.415] <TB0>     INFO: PH scale (per ROC):    75  86  71  83  67  80  85  76  78  73  73  78  82  85  79  79
[17:49:27.415] <TB0>     INFO: PH offset (per ROC):  195 166 180 170 188 176 176 189 190 182 177 181 165 179 167 171
[17:49:27.585] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:49:27.588] <TB0>     INFO: ######################################################################
[17:49:27.588] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:49:27.588] <TB0>     INFO: ######################################################################
[17:49:27.588] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:49:27.600] <TB0>     INFO: scanning low vcal = 10
[17:49:27.944] <TB0>     INFO: Expecting 41600 events.
[17:49:31.674] <TB0>     INFO: 41600 events read in total (3015ms).
[17:49:31.674] <TB0>     INFO: Test took 4074ms.
[17:49:31.676] <TB0>     INFO: scanning low vcal = 20
[17:49:32.183] <TB0>     INFO: Expecting 41600 events.
[17:49:35.904] <TB0>     INFO: 41600 events read in total (3006ms).
[17:49:35.905] <TB0>     INFO: Test took 4229ms.
[17:49:35.907] <TB0>     INFO: scanning low vcal = 30
[17:49:36.412] <TB0>     INFO: Expecting 41600 events.
[17:49:40.139] <TB0>     INFO: 41600 events read in total (3012ms).
[17:49:40.139] <TB0>     INFO: Test took 4232ms.
[17:49:40.141] <TB0>     INFO: scanning low vcal = 40
[17:49:40.644] <TB0>     INFO: Expecting 41600 events.
[17:49:44.885] <TB0>     INFO: 41600 events read in total (3526ms).
[17:49:44.886] <TB0>     INFO: Test took 4745ms.
[17:49:44.889] <TB0>     INFO: scanning low vcal = 50
[17:49:45.309] <TB0>     INFO: Expecting 41600 events.
[17:49:49.578] <TB0>     INFO: 41600 events read in total (3554ms).
[17:49:49.579] <TB0>     INFO: Test took 4690ms.
[17:49:49.582] <TB0>     INFO: scanning low vcal = 60
[17:49:50.005] <TB0>     INFO: Expecting 41600 events.
[17:49:54.272] <TB0>     INFO: 41600 events read in total (3552ms).
[17:49:54.273] <TB0>     INFO: Test took 4691ms.
[17:49:54.276] <TB0>     INFO: scanning low vcal = 70
[17:49:54.695] <TB0>     INFO: Expecting 41600 events.
[17:49:58.952] <TB0>     INFO: 41600 events read in total (3542ms).
[17:49:58.953] <TB0>     INFO: Test took 4677ms.
[17:49:58.956] <TB0>     INFO: scanning low vcal = 80
[17:49:59.379] <TB0>     INFO: Expecting 41600 events.
[17:50:03.639] <TB0>     INFO: 41600 events read in total (3545ms).
[17:50:03.639] <TB0>     INFO: Test took 4683ms.
[17:50:03.642] <TB0>     INFO: scanning low vcal = 90
[17:50:04.069] <TB0>     INFO: Expecting 41600 events.
[17:50:08.309] <TB0>     INFO: 41600 events read in total (3526ms).
[17:50:08.309] <TB0>     INFO: Test took 4667ms.
[17:50:08.313] <TB0>     INFO: scanning low vcal = 100
[17:50:08.738] <TB0>     INFO: Expecting 41600 events.
[17:50:13.142] <TB0>     INFO: 41600 events read in total (3689ms).
[17:50:13.143] <TB0>     INFO: Test took 4830ms.
[17:50:13.145] <TB0>     INFO: scanning low vcal = 110
[17:50:13.571] <TB0>     INFO: Expecting 41600 events.
[17:50:17.825] <TB0>     INFO: 41600 events read in total (3539ms).
[17:50:17.826] <TB0>     INFO: Test took 4681ms.
[17:50:17.829] <TB0>     INFO: scanning low vcal = 120
[17:50:18.255] <TB0>     INFO: Expecting 41600 events.
[17:50:22.519] <TB0>     INFO: 41600 events read in total (3548ms).
[17:50:22.520] <TB0>     INFO: Test took 4691ms.
[17:50:22.523] <TB0>     INFO: scanning low vcal = 130
[17:50:22.946] <TB0>     INFO: Expecting 41600 events.
[17:50:27.197] <TB0>     INFO: 41600 events read in total (3536ms).
[17:50:27.198] <TB0>     INFO: Test took 4675ms.
[17:50:27.200] <TB0>     INFO: scanning low vcal = 140
[17:50:27.626] <TB0>     INFO: Expecting 41600 events.
[17:50:31.886] <TB0>     INFO: 41600 events read in total (3545ms).
[17:50:31.887] <TB0>     INFO: Test took 4687ms.
[17:50:31.889] <TB0>     INFO: scanning low vcal = 150
[17:50:32.315] <TB0>     INFO: Expecting 41600 events.
[17:50:36.571] <TB0>     INFO: 41600 events read in total (3542ms).
[17:50:36.572] <TB0>     INFO: Test took 4683ms.
[17:50:36.575] <TB0>     INFO: scanning low vcal = 160
[17:50:36.001] <TB0>     INFO: Expecting 41600 events.
[17:50:41.255] <TB0>     INFO: 41600 events read in total (3539ms).
[17:50:41.256] <TB0>     INFO: Test took 4681ms.
[17:50:41.259] <TB0>     INFO: scanning low vcal = 170
[17:50:41.683] <TB0>     INFO: Expecting 41600 events.
[17:50:45.955] <TB0>     INFO: 41600 events read in total (3557ms).
[17:50:45.956] <TB0>     INFO: Test took 4697ms.
[17:50:45.961] <TB0>     INFO: scanning low vcal = 180
[17:50:46.380] <TB0>     INFO: Expecting 41600 events.
[17:50:50.651] <TB0>     INFO: 41600 events read in total (3556ms).
[17:50:50.652] <TB0>     INFO: Test took 4691ms.
[17:50:50.655] <TB0>     INFO: scanning low vcal = 190
[17:50:51.077] <TB0>     INFO: Expecting 41600 events.
[17:50:55.343] <TB0>     INFO: 41600 events read in total (3551ms).
[17:50:55.343] <TB0>     INFO: Test took 4688ms.
[17:50:55.346] <TB0>     INFO: scanning low vcal = 200
[17:50:55.772] <TB0>     INFO: Expecting 41600 events.
[17:51:00.034] <TB0>     INFO: 41600 events read in total (3547ms).
[17:51:00.035] <TB0>     INFO: Test took 4689ms.
[17:51:00.038] <TB0>     INFO: scanning low vcal = 210
[17:51:00.460] <TB0>     INFO: Expecting 41600 events.
[17:51:04.716] <TB0>     INFO: 41600 events read in total (3542ms).
[17:51:04.717] <TB0>     INFO: Test took 4679ms.
[17:51:04.720] <TB0>     INFO: scanning low vcal = 220
[17:51:05.143] <TB0>     INFO: Expecting 41600 events.
[17:51:09.401] <TB0>     INFO: 41600 events read in total (3543ms).
[17:51:09.402] <TB0>     INFO: Test took 4682ms.
[17:51:09.405] <TB0>     INFO: scanning low vcal = 230
[17:51:09.830] <TB0>     INFO: Expecting 41600 events.
[17:51:14.064] <TB0>     INFO: 41600 events read in total (3519ms).
[17:51:14.066] <TB0>     INFO: Test took 4661ms.
[17:51:14.070] <TB0>     INFO: scanning low vcal = 240
[17:51:14.487] <TB0>     INFO: Expecting 41600 events.
[17:51:18.714] <TB0>     INFO: 41600 events read in total (3512ms).
[17:51:18.715] <TB0>     INFO: Test took 4644ms.
[17:51:18.718] <TB0>     INFO: scanning low vcal = 250
[17:51:19.144] <TB0>     INFO: Expecting 41600 events.
[17:51:23.392] <TB0>     INFO: 41600 events read in total (3534ms).
[17:51:23.393] <TB0>     INFO: Test took 4675ms.
[17:51:23.399] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:51:23.819] <TB0>     INFO: Expecting 41600 events.
[17:51:28.051] <TB0>     INFO: 41600 events read in total (3518ms).
[17:51:28.052] <TB0>     INFO: Test took 4653ms.
[17:51:28.058] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:51:28.472] <TB0>     INFO: Expecting 41600 events.
[17:51:32.708] <TB0>     INFO: 41600 events read in total (3521ms).
[17:51:32.709] <TB0>     INFO: Test took 4651ms.
[17:51:32.715] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:51:33.129] <TB0>     INFO: Expecting 41600 events.
[17:51:37.348] <TB0>     INFO: 41600 events read in total (3504ms).
[17:51:37.349] <TB0>     INFO: Test took 4633ms.
[17:51:37.361] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:51:37.774] <TB0>     INFO: Expecting 41600 events.
[17:51:41.999] <TB0>     INFO: 41600 events read in total (3510ms).
[17:51:41.000] <TB0>     INFO: Test took 4638ms.
[17:51:41.004] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:51:42.422] <TB0>     INFO: Expecting 41600 events.
[17:51:46.666] <TB0>     INFO: 41600 events read in total (3529ms).
[17:51:46.667] <TB0>     INFO: Test took 4663ms.
[17:51:47.253] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:51:47.258] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:51:47.259] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:51:47.259] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:51:47.260] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:51:47.260] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:51:47.261] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:51:47.262] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:51:47.262] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:51:47.263] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:51:47.263] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:51:47.264] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:51:47.264] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:51:47.265] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:51:47.265] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:51:47.266] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:51:47.267] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:52:27.306] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:52:27.306] <TB0>     INFO: non-linearity mean:  0.961 0.962 0.957 0.960 0.960 0.955 0.962 0.957 0.963 0.946 0.958 0.952 0.956 0.955 0.953 0.956
[17:52:27.306] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.006 0.004 0.006 0.006 0.008 0.006 0.007 0.006 0.006 0.006 0.005
[17:52:27.306] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:52:27.330] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:52:27.353] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:52:27.376] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:52:27.399] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:52:27.423] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:52:27.446] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:52:27.470] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:52:27.493] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:52:27.517] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:52:27.540] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:52:27.563] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:52:27.586] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:52:27.610] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:52:27.633] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:52:27.656] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-29_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:52:27.679] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[17:52:27.679] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:52:27.687] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:52:27.687] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:52:27.690] <TB0>     INFO: ######################################################################
[17:52:27.690] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:52:27.690] <TB0>     INFO: ######################################################################
[17:52:27.692] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:52:27.703] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:52:27.703] <TB0>     INFO:     run 1 of 1
[17:52:27.703] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:52:28.053] <TB0>     INFO: Expecting 3120000 events.
[17:53:19.140] <TB0>     INFO: 1307385 events read in total (50372ms).
[17:54:13.162] <TB0>     INFO: 2616435 events read in total (104394ms).
[17:54:32.737] <TB0>     INFO: 3120000 events read in total (123969ms).
[17:54:32.782] <TB0>     INFO: Test took 125080ms.
[17:54:32.856] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:54:32.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:54:34.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:54:35.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:54:37.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:54:38.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:54:40.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:54:41.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:54:42.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:54:44.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:54:45.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:54:47.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:54:48.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:54:49.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:54:51.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:54:52.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:54:54.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:54:55.615] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 442302464
[17:54:55.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:54:55.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3089, RMS = 1.11823
[17:54:55.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:54:55.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:54:55.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.337, RMS = 1.35647
[17:54:55.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:55.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:54:55.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2049, RMS = 1.37049
[17:54:55.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:54:55.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:54:55.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9058, RMS = 1.77597
[17:54:55.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:55.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:54:55.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0276, RMS = 1.48154
[17:54:55.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:54:55.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:54:55.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.8249, RMS = 1.72601
[17:54:55.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:54:55.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:54:55.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8312, RMS = 1.48165
[17:54:55.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:54:55.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:54:55.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.366, RMS = 1.78897
[17:54:55.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:54:55.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:54:55.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9703, RMS = 1.4199
[17:54:55.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:54:55.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:54:55.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4952, RMS = 1.50024
[17:54:55.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:54:55.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:54:55.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.2317, RMS = 1.48857
[17:54:55.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[17:54:55.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:54:55.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.2694, RMS = 1.50778
[17:54:55.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[17:54:55.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:54:55.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.968, RMS = 1.74363
[17:54:55.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[17:54:55.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:54:55.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.849, RMS = 1.79488
[17:54:55.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[17:54:55.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:54:55.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6433, RMS = 1.99273
[17:54:55.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:54:55.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:54:55.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9141, RMS = 2.37903
[17:54:55.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:54:55.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:54:55.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3787, RMS = 1.14348
[17:54:55.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:54:55.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:54:55.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3879, RMS = 1.18059
[17:54:55.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:55.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:54:55.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6513, RMS = 1.65958
[17:54:55.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:54:55.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:54:55.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7223, RMS = 1.69276
[17:54:55.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:54:55.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:54:55.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3098, RMS = 1.6638
[17:54:55.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:54:55.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:54:55.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8016, RMS = 1.74339
[17:54:55.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:54:55.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:54:55.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5959, RMS = 1.11256
[17:54:55.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:54:55.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:54:55.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.335, RMS = 1.37418
[17:54:55.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:54:55.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:54:55.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8753, RMS = 1.51812
[17:54:55.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:54:55.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:54:55.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4106, RMS = 1.4923
[17:54:55.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:54:55.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:54:55.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5064, RMS = 0.988333
[17:54:55.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:54:55.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:54:55.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.07, RMS = 0.904177
[17:54:55.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:55.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:54:55.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6197, RMS = 1.35523
[17:54:55.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:54:55.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:54:55.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1397, RMS = 1.16474
[17:54:55.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:54:55.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:54:55.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0436, RMS = 0.984948
[17:54:55.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:54:55.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:54:55.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8867, RMS = 1.05236
[17:54:55.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:55.665] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[17:54:55.665] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    3    0    0    0    0    0    0    0    0    0    0    0    1
[17:54:55.665] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:54:55.765] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:54:55.765] <TB0>     INFO: enter test to run
[17:54:55.765] <TB0>     INFO:   test:  no parameter change
[17:54:55.766] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[17:54:55.766] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[17:54:55.766] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[17:54:55.766] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:54:56.217] <TB0>    QUIET: Connection to board 133 closed.
[17:54:56.218] <TB0>     INFO: pXar: this is the end, my friend
[17:54:56.218] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
