---
type: "manual"
title: "Zilog Z80F92"
linkTitle: "Z80F92"
weight: 100
description: "The Z80F92"
chip:
  - name: "z80f92"
    category: "zilog"
    title: "Zilog Z80F92"
    type: "lqfp"
    label: "Zilog"
    subLabel: "Z80F92"
    source: "http://www.zilog.com/docs/z80/um0080.pdf"
    pinCount: 100
    pins:
      "1": "A(0)"
      "2": "A(1)"
      "3": "A(2)"
      "4": "A(3)"
      "5": "A(4)"
      "6": "A(5)"
      "7": "V(DD)"
      "8": "V(SS)"
      "9": "A(6)"
      "10": "A(7)"
      "11": "A(8)"
      "12": "A(9)"
      "13": "A(10)"
      "14": "A(11)"
      "15": "A(12)"
      "16": "A(13)"
      "17": "A(14)"
      "18": "V(DD)"
      "19": "V(SS)"
      "20": "A(15)"
      "21": "A(16)"
      "22": "A(17)"
      "23": "A(18)"
      "24": "A(19)"
      "25": "A(20)"
      "26": "A(21)"
      "27": "A(22)"
      "28": "A(23)"
      "29": "NOT(CS(0))"
      "30": "NOT(CS(1))"
      "31": "NOT(CS(2))"
      "32": "NOT(CS(3))"
      "33": "V(DD)"
      "34": "V(SS)"
      "35": "D(0)"
      "36": "D(1)"
      "37": "D(2)"
      "38": "D(3)"
      "39": "D(4)"
      "40": "D(5)"
      "41": "D(6)"
      "42": "D(7)"
      "43": "V(DD)"
      "44": "V(SS)"
      "45": "NOT(IORQ)"
      "46": "NOT(MREQ)"
      "47": "NOT(RD)"
      "48": "NOT(WR)"
      "49": "NOT(INSTRD)"
      "50": "NOT(WAIT)"
      "51": "NOT(RESET)"
      "52": "NOT(NMI)"
      "53": "NOT(BUSREQ)"
      "54": "NOT(BUSACK)"
      "55": "NOT(HALT_SLP)"
      "56": "V(DD)"
      "57": "V(SS)"
      "58": "RTC_XIN"
      "59": "RTC_XOUT"
      "60": "RTC_V(DD)"
      "61": "V(SS)"
      "62": "TMS"
      "63": "TCK"
      "64": "TRIGOUT"
      "65": "TDI"
      "66": "TDO"
      "67": "V(DD)"
      "68": "PD(0)/TxD(0)/IR_TxD"
      "69": "PD(1)/RxD(0)/IR_RxD"
      "70": "PD(2)/NOT(RTS(0))"
      "71": "PD(3)/NOT(CTS(0))"
      "72": "PD(4)/NOT(DTR(0))"
      "73": "PD(5)/NOT(DSR(0))"
      "74": "PD(6)/NOT(DCD(0))"
      "75": "PD(7)/NOT(RI(0))"
      "76": "PC(0)/TxD(1)"
      "77": "PC(1)/RxD(1)"
      "78": "PC(2)/NOT(RTS(1))"
      "79": "PC(3)/NOT(CTS(1))"
      "80": "PC(4)/NOT(DTR(1))"
      "81": "PC(5)/NOT(DSR(1))"
      "82": "PC(6)/NOT(DCD(1))"
      "83": "PC(7)/NOT(RI(1))"
      "84": "V(SS)"
      "85": "X(IN)"
      "86": "X(OUT)"
      "87": "V(DD)"
      "88": "PB(0)/T(0) (IN)"
      "89": "PB(1)/T(1) (IN)"
      "90": "PB(2)/NOT(SS)"
      "91": "PB(3)/SCK"
      "92": "PB(4)/T(4) (OUT)"
      "93": "PB(5)/T(5) (OUT)"
      "94": "PB(6)/MISO"
      "95": "PB(7)/MOSI"
      "96": "V(DD)"
      "97": "V(SS)"
      "98": "SDA"
      "99": "SCL"
      "100": "PHI"

---

<div class="container">
    <div class="row">
        <div class="col-12">
            <img src="/static/chipref/zilog/z80f92.svg"/>
        </div>
    </div>
</div>