--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.877 ns
From           : RST
To             : newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]
From Clock     : --
To Clock       : CLK_50MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.143 ns
From           : newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]
To             : DBUS[4]
From Clock     : CLK_50MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.497 ns
From           : RST
To             : newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]
From Clock     : --
To Clock       : CLK_50MHz
Failed Paths   : 0

Type           : Clock Setup: 'CLK_50MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 155.62 MHz ( period = 6.426 ns )
From           : newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4
To             : newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]
From Clock     : CLK_50MHz
To Clock       : CLK_50MHz
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 391.08 MHz ( period = 2.557 ns )
From           : MULT:inst|CtrlLogic:inst6|count[2]
To             : MULT:inst|CtrlLogic:inst6|count[3]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

