
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: B[1] (input port clocked by clk)
Endpoint: Y[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.10    0.07    2.07 ^ B[1] (in)
     4    0.02                           B[1] (net)
                  0.10    0.00    2.07 ^ _51_/A (sky130_fd_sc_hd__xor2_2)
                  0.32    0.31    2.39 ^ _51_/X (sky130_fd_sc_hd__xor2_2)
     5    0.02                           _08_ (net)
                  0.32    0.00    2.39 ^ _53_/A3 (sky130_fd_sc_hd__a31o_2)
                  0.09    0.26    2.65 ^ _53_/X (sky130_fd_sc_hd__a31o_2)
     3    0.01                           _10_ (net)
                  0.09    0.00    2.65 ^ _55_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.06    0.09    2.73 v _55_/Y (sky130_fd_sc_hd__a21oi_2)
     3    0.01                           _12_ (net)
                  0.06    0.00    2.73 v _87_/B (sky130_fd_sc_hd__or2_2)
                  0.05    0.28    3.01 v _87_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _40_ (net)
                  0.05    0.00    3.01 v _90_/A2 (sky130_fd_sc_hd__a32o_2)
                  0.04    0.27    3.28 v _90_/X (sky130_fd_sc_hd__a32o_2)
     1    0.00                           _43_ (net)
                  0.04    0.00    3.28 v _91_/B1 (sky130_fd_sc_hd__a31o_2)
                  0.11    0.31    3.59 v _91_/X (sky130_fd_sc_hd__a31o_2)
     1    0.03                           Y[3] (net)
                  0.11    0.00    3.59 v Y[3] (out)
                                  3.59   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 60 unannotated drivers.
 A[0]
 A[1]
 A[2]
 A[3]
 B[0]
 B[1]
 B[2]
 B[3]
 clk
 sel[0]
 sel[1]
 _44_/X
 _45_/X
 _46_/X
 _47_/Y
 _48_/Y
 _49_/Y
 _50_/X
 _51_/X
 _52_/X
 _53_/X
 _54_/X
 _55_/Y
 _56_/Y
 _57_/Y
 _58_/Y
 _59_/Y
 _60_/X
 _61_/X
 _62_/Y
 _63_/X
 _64_/X
 _65_/Y
 _66_/X
 _67_/X
 _68_/Y
 _69_/X
 _70_/X
 _71_/X
 _72_/Y
 _73_/Y
 _74_/X
 _75_/Y
 _76_/Y
 _77_/Y
 _78_/X
 _79_/Y
 _80_/Y
 _81_/Y
 _82_/X
 _83_/X
 _84_/X
 _85_/Y
 _86_/X
 _87_/X
 _88_/Y
 _89_/X
 _90_/X
 _91_/X
 _92_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unclocked register/latch pin.
  _92_/GATE_N
Warning: There are 2 unconstrained endpoints.
  Cout
  _92_/D
