$date
	Fri Jun 17 15:11:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module sim_tb $end
$var wire 1 ! dut_master_en $end
$var wire 1 " dut_slave_en $end
$var wire 1 # slave_ready $end
$var wire 1 $ master_valid $end
$var wire 24 % master_data [23:0] $end
$var wire 1 & bus_valid $end
$var wire 1 ' bus_ready $end
$var wire 24 ( bus_data [23:0] $end
$var reg 1 ) RSTn $end
$var reg 1 * clk_50 $end
$var reg 1 + master_en $end
$var reg 1 , slave_en $end
$scope module u_bus $end
$var wire 1 ) RSTn $end
$var wire 1 ' bus_ready $end
$var wire 1 & bus_valid $end
$var wire 1 * clk $end
$var wire 1 # slave_ready $end
$var wire 1 $ master_valid $end
$var wire 24 - master_data [23:0] $end
$var wire 24 . bus_data [23:0] $end
$var reg 24 / DATA_BUFFER [23:0] $end
$var reg 1 0 buffer_full $end
$var reg 1 1 slave_ready_d1 $end
$upscope $end
$scope module u_master $end
$var wire 1 ) RSTn $end
$var wire 1 ' bus_ready $end
$var wire 1 * clk $end
$var wire 1 ! master_en $end
$var wire 1 $ master_valid $end
$var reg 3 2 cnt [2:0] $end
$var reg 24 3 master_data [23:0] $end
$upscope $end
$scope module u_slave $end
$var wire 1 ) RSTn $end
$var wire 24 4 bus_data [23:0] $end
$var wire 1 & bus_valid $end
$var wire 1 * clk $end
$var wire 1 " receive_en $end
$var wire 1 # slave_ready $end
$var reg 24 5 slave_buffer [23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
b1000100100010 4
b1000100100010 3
b0 2
01
00
b0 /
b1000100100010 .
b1000100100010 -
0,
0+
1*
0)
b1000100100010 (
1'
x&
b1000100100010 %
x$
x#
x"
x!
$end
#1
0&
0$
0!
0#
0"
#100
0*
#200
1*
1)
#300
0*
#400
1*
1+
1,
#401
b1000100100010 5
1&
1$
1!
1#
1"
#500
0*
#600
b100010010001000110011 5
b100010010001000110011 (
b100010010001000110011 .
b100010010001000110011 4
b100010010001000110011 %
b100010010001000110011 -
b100010010001000110011 3
11
b1 2
1*
#700
0*
#800
b1000100011001101000100 5
b1000100011001101000100 (
b1000100011001101000100 .
b1000100011001101000100 4
b1000100011001101000100 %
b1000100011001101000100 -
b1000100011001101000100 3
b10 2
1*
0+
0,
#801
0&
0$
0!
0#
0"
#900
0*
#1000
01
1*
#1100
0*
#1200
1*
1,
#1201
1#
1"
#1300
0*
#1400
11
1*
1+
0,
#1401
1&
1$
1!
0#
0"
#1500
0*
#1600
b1100110100010001010101 %
b1100110100010001010101 -
b1100110100010001010101 3
0'
b11 2
01
b1000100011001101000100 /
10
1*
1,
#1601
1#
1"
#1700
0*
#1800
b1100110100010001010101 5
b1100110100010001010101 (
b1100110100010001010101 .
b1100110100010001010101 4
1'
00
11
1*
0,
#1801
0#
0"
#1900
0*
#2000
b10001000101010101100110 %
b10001000101010101100110 -
b10001000101010101100110 3
0'
b100 2
01
b1100110100010001010101 /
10
1*
1,
#2001
1#
1"
#2100
0*
#2200
b10001000101010101100110 5
b10001000101010101100110 (
b10001000101010101100110 .
b10001000101010101100110 4
1'
00
11
1*
#2300
0*
#2400
b10101010110011001110111 5
b10101010110011001110111 (
b10101010110011001110111 .
b10101010110011001110111 4
b10101010110011001110111 %
b10101010110011001110111 -
b10101010110011001110111 3
b101 2
1*
0,
#2401
0#
0"
#2500
0*
#2600
b1000100100010 %
b1000100100010 -
b1000100100010 3
0'
10
b10101010110011001110111 /
01
b0 2
1*
#2700
0*
#2800
1*
#2900
0*
#3000
1*
#3100
0*
#3200
1*
