<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-i</Part>
        <TopModelName>krnl_mmult</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <outer_i>
                <TripCount>1024</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <outer_j>
                    <TripCount>1024</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                </outer_j>
            </outer_i>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>122</BRAM_18K>
            <DSP>207</DSP>
            <FF>13910</FF>
            <LUT>22464</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>krnl_mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>krnl_mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>krnl_mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>krnl_mmult</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_readA_readA_i_readA_k_fu_804</InstName>
                    <ModuleName>krnl_mmult_Pipeline_readA_readA_i_readA_k</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>804</ID>
                    <BindInstances>add_ln214_fu_432_p2 add_ln214_1_fu_464_p2 add_ln216_fu_512_p2 add_ln218_fu_565_p2 add_ln216_1_fu_571_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_fill_localC_fill_localC_inner_fu_829</InstName>
                    <ModuleName>krnl_mmult_Pipeline_fill_localC_fill_localC_inner</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>829</ID>
                    <BindInstances>add_ln246_fu_494_p2 add_ln246_1_fu_520_p2 add_ln248_fu_622_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_readB_readB_j_readB_k_fu_865</InstName>
                    <ModuleName>krnl_mmult_Pipeline_readB_readB_j_readB_k</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>865</ID>
                    <BindInstances>add_ln265_fu_432_p2 add_ln265_1_fu_464_p2 add_ln267_fu_512_p2 add_ln269_fu_565_p2 add_ln267_1_fu_571_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_systolick_fu_890</InstName>
                    <ModuleName>krnl_mmult_Pipeline_systolick</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>890</ID>
                    <BindInstances>add_ln290_fu_2580_p2 empty_38_fu_2602_p2 mul_32s_32s_32_1_1_U73 bufC_0_3_3_fu_3199_p2 mul_32s_32s_32_1_1_U74 bufC_0_3_2_fu_3218_p2 mul_32s_32s_32_1_1_U75 bufC_0_3_1_fu_3244_p2 mul_32s_32s_32_1_1_U76 bufC_0_3_0_fu_5461_p2 empty_39_fu_2702_p2 mul_32s_32s_32_1_1_U77 bufC_0_2_3_fu_3283_p2 mul_32s_32s_32_1_1_U78 bufC_0_2_2_fu_3309_p2 mul_32s_32s_32_1_1_U79 bufC_0_2_1_fu_3342_p2 mul_32s_32s_32_1_1_U80 bufC_0_2_0_fu_5473_p2 empty_40_fu_2748_p2 mul_32s_32s_32_1_1_U81 bufC_0_1_3_fu_3395_p2 mul_32s_32s_32_1_1_U82 bufC_0_1_2_fu_3421_p2 mul_32s_32s_32_1_1_U83 bufC_0_1_1_fu_3454_p2 mul_32s_32s_32_1_1_U84 bufC_0_1_0_fu_5485_p2 mul_32s_32s_32_1_1_U85 bufC_0_0_3_fu_5497_p2 mul_32s_32s_32_1_1_U86 bufC_0_0_2_fu_5509_p2 mul_32s_32s_32_1_1_U87 bufC_0_0_1_fu_5521_p2 mul_32s_32s_32_1_1_U88 bufC_0_0_0_fu_5533_p2 mul_32s_32s_32_1_1_U89 bufC_1_3_3_fu_3580_p2 mul_32s_32s_32_1_1_U90 bufC_1_3_2_fu_3599_p2 mul_32s_32s_32_1_1_U91 bufC_1_3_1_fu_3625_p2 mul_32s_32s_32_1_1_U92 bufC_1_3_0_fu_5545_p2 mul_32s_32s_32_1_1_U93 bufC_1_2_3_fu_3664_p2 mul_32s_32s_32_1_1_U94 bufC_1_2_2_fu_3690_p2 mul_32s_32s_32_1_1_U95 bufC_1_2_1_fu_3723_p2 mul_32s_32s_32_1_1_U96 bufC_1_2_0_fu_5557_p2 mul_32s_32s_32_1_1_U97 bufC_1_1_3_fu_3776_p2 mul_32s_32s_32_1_1_U98 bufC_1_1_2_fu_3802_p2 mul_32s_32s_32_1_1_U99 bufC_1_1_1_fu_3835_p2 mul_32s_32s_32_1_1_U100 bufC_1_1_0_fu_5569_p2 mul_32s_32s_32_1_1_U101 bufC_1_0_3_fu_5581_p2 mul_32s_32s_32_1_1_U102 bufC_1_0_2_fu_5593_p2 mul_32s_32s_32_1_1_U103 bufC_1_0_1_fu_5605_p2 mul_32s_32s_32_1_1_U104 bufC_1_0_0_fu_5617_p2 mul_32s_32s_32_1_1_U105 bufC_2_3_3_fu_3961_p2 mul_32s_32s_32_1_1_U106 bufC_2_3_2_fu_3980_p2 mul_32s_32s_32_1_1_U107 bufC_2_3_1_fu_4006_p2 mul_32s_32s_32_1_1_U108 bufC_2_3_0_fu_5629_p2 mul_32s_32s_32_1_1_U109 bufC_2_2_3_fu_4045_p2 mul_32s_32s_32_1_1_U110 bufC_2_2_2_fu_4071_p2 mul_32s_32s_32_1_1_U111 bufC_2_2_1_fu_4104_p2 mul_32s_32s_32_1_1_U112 bufC_2_2_0_fu_5641_p2 mul_32s_32s_32_1_1_U113 bufC_2_1_3_fu_4157_p2 mul_32s_32s_32_1_1_U114 bufC_2_1_2_fu_4183_p2 mul_32s_32s_32_1_1_U115 bufC_2_1_1_fu_4216_p2 mul_32s_32s_32_1_1_U116 bufC_2_1_0_fu_5653_p2 mul_32s_32s_32_1_1_U117 bufC_2_0_3_fu_5665_p2 mul_32s_32s_32_1_1_U118 bufC_2_0_2_fu_5677_p2 mul_32s_32s_32_1_1_U119 bufC_2_0_1_fu_5689_p2 mul_32s_32s_32_1_1_U120 bufC_2_0_0_fu_5701_p2 mul_32s_32s_32_1_1_U121 bufC_3_3_3_fu_4342_p2 mul_32s_32s_32_1_1_U122 bufC_3_3_2_fu_4361_p2 mul_32s_32s_32_1_1_U123 bufC_3_3_1_fu_4387_p2 mul_32s_32s_32_1_1_U124 bufC_3_3_0_fu_5713_p2 mul_32s_32s_32_1_1_U125 bufC_3_2_3_fu_4426_p2 mul_32s_32s_32_1_1_U126 bufC_3_2_2_fu_4452_p2 mul_32s_32s_32_1_1_U127 bufC_3_2_1_fu_4485_p2 mul_32s_32s_32_1_1_U128 bufC_3_2_0_fu_5725_p2 mul_32s_32s_32_1_1_U129 bufC_3_1_3_fu_4538_p2 mul_32s_32s_32_1_1_U130 bufC_3_1_2_fu_4564_p2 mul_32s_32s_32_1_1_U131 bufC_3_1_1_fu_4597_p2 mul_32s_32s_32_1_1_U132 bufC_3_1_0_fu_5737_p2 mul_32s_32s_32_1_1_U133 bufC_3_0_3_fu_5749_p2 mul_32s_32s_32_1_1_U134 bufC_3_0_2_fu_5761_p2 mul_32s_32s_32_1_1_U135 bufC_3_0_1_fu_5773_p2 mul_32s_32s_32_1_1_U136 bufC_3_0_0_fu_5785_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_Accum_C_fu_990</InstName>
                    <ModuleName>krnl_mmult_Pipeline_Accum_C</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>990</ID>
                    <BindInstances>add_ln311_fu_976_p2 localC_0_0_fu_1044_p2 localC_0_1_fu_1060_p2 localC_0_2_fu_1076_p2 localC_0_3_fu_1092_p2 localC_1_0_fu_1108_p2 localC_1_1_fu_1124_p2 localC_1_2_fu_1140_p2 localC_1_3_fu_1156_p2 localC_2_0_fu_1172_p2 localC_2_1_fu_1188_p2 localC_2_2_fu_1204_p2 localC_2_3_fu_1220_p2 localC_3_0_fu_1236_p2 localC_3_1_fu_1252_p2 localC_3_2_fu_1268_p2 localC_3_3_fu_1284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_writeC_writeC_inner_fu_1090</InstName>
                    <ModuleName>krnl_mmult_Pipeline_writeC_writeC_inner</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1090</ID>
                    <BindInstances>tmp_fu_384_p2 add_ln328_fu_413_p2 add_ln328_1_fu_612_p2 add_ln328_2_fu_445_p2 tmp_mid1_fu_463_p2 add_ln331_1_fu_545_p2 add_ln331_fu_550_p2 add_ln331_3_fu_556_p2 add_ln331_2_fu_561_p2 add_ln330_fu_577_p2 add_ln330_1_fu_583_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>localA_0_0_U localA_0_1_U localA_0_2_U localA_0_3_U localA_1_0_U localA_1_1_U localA_1_2_U localA_1_3_U localA_2_0_U localA_2_1_U localA_2_2_U localA_2_3_U localA_3_0_U localA_3_1_U localA_3_2_U localA_3_3_U localB_0_0_U localB_0_1_U localB_0_2_U localB_0_3_U localB_1_0_U localB_1_1_U localB_1_2_U localB_1_3_U localB_2_0_U localB_2_1_U localB_2_2_U localB_2_3_U localB_3_0_U localB_3_1_U localB_3_2_U localB_3_3_U add_ln202_fu_1171_p2 empty_45_fu_1239_p2 empty_47_fu_1193_p2 indvars_iv_next109_fu_1262_p2 add_ln226_fu_1291_p2 empty_51_fu_1315_p2 add_ln238_fu_1337_p2 indvars_iv_next131_fu_1833_p2 mul_64ns_64ns_128_1_1_U374 indvars_iv_next95_fu_1352_p2 indvars_iv_next97_fu_1358_p2 indvars_iv_next100_fu_1364_p2 indvars_iv_next88_fu_1370_p2 indvars_iv_next90_fu_1376_p2 indvars_iv_next93_fu_1382_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>krnl_mmult_Pipeline_readA_readA_i_readA_k</Name>
            <Loops>
                <readA_readA_i_readA_k/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readA_readA_i_readA_k>
                        <Name>readA_readA_i_readA_k</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </readA_readA_i_readA_k>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1202</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>953</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_i_readA_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_432_p2" SOURCE="krnl_mmult.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_i_readA_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_1_fu_464_p2" SOURCE="krnl_mmult.cpp:214" URAM="0" VARIABLE="add_ln214_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_i_readA_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_512_p2" SOURCE="krnl_mmult.cpp:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_i_readA_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_565_p2" SOURCE="krnl_mmult.cpp:218" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_i_readA_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_1_fu_571_p2" SOURCE="krnl_mmult.cpp:216" URAM="0" VARIABLE="add_ln216_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_fill_localC_fill_localC_inner</Name>
            <Loops>
                <fill_localC_fill_localC_inner/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.208</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <fill_localC_fill_localC_inner>
                        <Name>fill_localC_fill_localC_inner</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </fill_localC_fill_localC_inner>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_localC_fill_localC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_fu_494_p2" SOURCE="krnl_mmult.cpp:246" URAM="0" VARIABLE="add_ln246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_localC_fill_localC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_1_fu_520_p2" SOURCE="krnl_mmult.cpp:246" URAM="0" VARIABLE="add_ln246_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="fill_localC_fill_localC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_622_p2" SOURCE="krnl_mmult.cpp:248" URAM="0" VARIABLE="add_ln248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_readB_readB_j_readB_k</Name>
            <Loops>
                <readB_readB_j_readB_k/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readB_readB_j_readB_k>
                        <Name>readB_readB_j_readB_k</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </readB_readB_j_readB_k>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1202</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>953</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_j_readB_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_432_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_j_readB_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_1_fu_464_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="add_ln265_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_j_readB_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_512_p2" SOURCE="krnl_mmult.cpp:267" URAM="0" VARIABLE="add_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_j_readB_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_565_p2" SOURCE="krnl_mmult.cpp:269" URAM="0" VARIABLE="add_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_j_readB_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_1_fu_571_p2" SOURCE="krnl_mmult.cpp:267" URAM="0" VARIABLE="add_ln267_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_systolick</Name>
            <Loops>
                <systolick/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.097</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1034</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <systolick>
                        <Name>systolick</Name>
                        <TripCount>1031</TripCount>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>10.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </systolick>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>53</UTIL_DSP>
                    <FF>6044</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>10598</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_2580_p2" SOURCE="krnl_mmult.cpp:290" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_2602_p2" SOURCE="krnl_mmult.cpp:290" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U73" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_3_3_fu_3199_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U74" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_3_2_fu_3218_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U75" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_3_1_fu_3244_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U76" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_3_0_fu_5461_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_2702_p2" SOURCE="krnl_mmult.cpp:290" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U77" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_2_3_fu_3283_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U78" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_2_2_fu_3309_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U79" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_2_1_fu_3342_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U80" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_2_0_fu_5473_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_2748_p2" SOURCE="krnl_mmult.cpp:290" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U81" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_1_3_fu_3395_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U82" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_1_2_fu_3421_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U83" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_1_1_fu_3454_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U84" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_1_0_fu_5485_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U85" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_0_3_fu_5497_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U86" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_0_2_fu_5509_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U87" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_0_1_fu_5521_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U88" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_0_0_0_fu_5533_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_0_0_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U89" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_3_3_fu_3580_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U90" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_3_2_fu_3599_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U91" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_3_1_fu_3625_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U92" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_3_0_fu_5545_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U93" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_2_3_fu_3664_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U94" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_2_2_fu_3690_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U95" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_2_1_fu_3723_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U96" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_2_0_fu_5557_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U97" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_1_3_fu_3776_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U98" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_1_2_fu_3802_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U99" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_1_1_fu_3835_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U100" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_1_0_fu_5569_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U101" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_0_3_fu_5581_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U102" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_0_2_fu_5593_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U103" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_0_1_fu_5605_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U104" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_1_0_0_fu_5617_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_1_0_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U105" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_3_3_fu_3961_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U106" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_3_2_fu_3980_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U107" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_3_1_fu_4006_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U108" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_3_0_fu_5629_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U109" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_2_3_fu_4045_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U110" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_2_2_fu_4071_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U111" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_2_1_fu_4104_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U112" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_2_0_fu_5641_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U113" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_1_3_fu_4157_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U114" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_1_2_fu_4183_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U115" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_1_1_fu_4216_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U116" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_1_0_fu_5653_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U117" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_0_3_fu_5665_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U118" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_0_2_fu_5677_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U119" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_0_1_fu_5689_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U120" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_2_0_0_fu_5701_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_2_0_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U121" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_3_3_fu_4342_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U122" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_3_2_fu_4361_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U123" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_3_1_fu_4387_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U124" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_3_0_fu_5713_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U125" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_2_3_fu_4426_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U126" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_2_2_fu_4452_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U127" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_2_1_fu_4485_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U128" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_2_0_fu_5725_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_1_3_fu_4538_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U130" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_1_2_fu_4564_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U131" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_1_1_fu_4597_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U132" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_1_0_fu_5737_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U133" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_0_3_fu_5749_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U134" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_0_2_fu_5761_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U135" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_0_1_fu_5773_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolick" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U136" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="mul_ln301_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolick" OPTYPE="add" PRAGMA="" RTLNAME="bufC_3_0_0_fu_5785_p2" SOURCE="krnl_mmult.cpp:301" URAM="0" VARIABLE="bufC_3_0_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_Accum_C</Name>
            <Loops>
                <Accum_C/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Accum_C>
                        <Name>Accum_C</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Accum_C>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>518</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1136</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_976_p2" SOURCE="krnl_mmult.cpp:311" URAM="0" VARIABLE="add_ln311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_0_fu_1044_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_0_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_1_fu_1060_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_2_fu_1076_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_3_fu_1092_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_0_fu_1108_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_1_fu_1124_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_2_fu_1140_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_3_fu_1156_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_0_fu_1172_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_1_fu_1188_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_2_fu_1204_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_3_fu_1220_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_0_fu_1236_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_1_fu_1252_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_2_fu_1268_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Accum_C" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_3_fu_1284_p2" SOURCE="krnl_mmult.cpp:317" URAM="0" VARIABLE="localC_3_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_writeC_writeC_inner</Name>
            <Loops>
                <writeC_writeC_inner/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeC_writeC_inner>
                        <Name>writeC_writeC_inner</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </writeC_writeC_inner>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1218</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3487</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_384_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_413_p2" SOURCE="krnl_mmult.cpp:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_612_p2" SOURCE="krnl_mmult.cpp:328" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_2_fu_445_p2" SOURCE="krnl_mmult.cpp:328" URAM="0" VARIABLE="add_ln328_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_463_p2" SOURCE="krnl_mmult.cpp:328" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_1_fu_545_p2" SOURCE="krnl_mmult.cpp:331" URAM="0" VARIABLE="add_ln331_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_fu_550_p2" SOURCE="krnl_mmult.cpp:331" URAM="0" VARIABLE="add_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_3_fu_556_p2" SOURCE="krnl_mmult.cpp:331" URAM="0" VARIABLE="add_ln331_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_2_fu_561_p2" SOURCE="krnl_mmult.cpp:331" URAM="0" VARIABLE="add_ln331_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_577_p2" SOURCE="krnl_mmult.cpp:330" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_1_fu_583_p2" SOURCE="krnl_mmult.cpp:330" URAM="0" VARIABLE="add_ln330_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult</Name>
            <Loops>
                <outer_i>
                    <outer_j/>
                </outer_i>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outer_i>
                        <Name>outer_i</Name>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <outer_j>
                            <Name>outer_j</Name>
                            <TripCount>1024</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </outer_j>
                    </outer_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>122</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>28</UTIL_BRAM>
                    <DSP>207</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>57</UTIL_DSP>
                    <FF>13910</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>22464</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_0_0_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_0_1_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_0_2_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_0_3_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_1_0_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_1_1_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_1_2_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_1_3_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_2_0_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_2_1_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_2_2_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_2_3_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_3_0_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_3_1_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_3_2_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_3_3_U" SOURCE="krnl_mmult.cpp:180" URAM="0" VARIABLE="localA_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_0_0_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_0_1_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_0_2_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_0_3_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_1_0_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_1_1_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_1_2_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_1_3_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_2_0_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_2_1_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_2_2_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_2_3_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_3_0_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_3_1_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_3_2_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_3_3_U" SOURCE="krnl_mmult.cpp:185" URAM="0" VARIABLE="localB_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_1171_p2" SOURCE="krnl_mmult.cpp:202" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1239_p2" SOURCE="krnl_mmult.cpp:202" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1193_p2" SOURCE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next109_fu_1262_p2" SOURCE="krnl_mmult.cpp:202" URAM="0" VARIABLE="indvars_iv_next109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_1291_p2" SOURCE="krnl_mmult.cpp:226" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_1315_p2" SOURCE="krnl_mmult.cpp:226" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_1337_p2" SOURCE="krnl_mmult.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next131_fu_1833_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="outer_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U374" SOURCE="krnl_mmult.cpp:238" URAM="0" VARIABLE="mul_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next95_fu_1352_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next97_fu_1358_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next100_fu_1364_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next88_fu_1370_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next90_fu_1376_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next93_fu_1382_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next93"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="inout" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="b_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="b_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="c_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="c_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a_row" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="a_row" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a_col" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="a_col" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b_col" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="b_col" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="a_1" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 31 to 0 of a"/>
                    </fields>
                </register>
                <register offset="0x14" name="a_2" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 63 to 32 of a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="b_1" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 31 to 0 of b"/>
                    </fields>
                </register>
                <register offset="0x20" name="b_2" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 63 to 32 of b"/>
                    </fields>
                </register>
                <register offset="0x28" name="c_1" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 31 to 0 of c"/>
                    </fields>
                </register>
                <register offset="0x2c" name="c_2" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 63 to 32 of c"/>
                    </fields>
                </register>
                <register offset="0x34" name="a_row" access="W" description="Data signal of a_row" range="32">
                    <fields>
                        <field offset="0" width="32" name="a_row" access="W" description="Bit 31 to 0 of a_row"/>
                    </fields>
                </register>
                <register offset="0x3c" name="a_col" access="W" description="Data signal of a_col" range="32">
                    <fields>
                        <field offset="0" width="32" name="a_col" access="W" description="Bit 31 to 0 of a_col"/>
                    </fields>
                </register>
                <register offset="0x44" name="b_col" access="W" description="Data signal of b_col" range="32">
                    <fields>
                        <field offset="0" width="32" name="b_col" access="W" description="Bit 31 to 0 of b_col"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="c"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="a_row"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="a_col"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="b_col"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="a"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="b"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="b"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="c"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="c"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, int const *</column>
                    <column name="b">inout, int const *</column>
                    <column name="c">inout, int*</column>
                    <column name="a_row">in, int</column>
                    <column name="a_col">in, int</column>
                    <column name="b_col">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="a">m_axi_gmem, interface, , </column>
                    <column name="a">s_axi_control a_1, register, offset, offset=0x10 range=32</column>
                    <column name="a">s_axi_control a_2, register, offset, offset=0x14 range=32</column>
                    <column name="b">m_axi_gmem, interface, , </column>
                    <column name="b">s_axi_control b_1, register, offset, offset=0x1c range=32</column>
                    <column name="b">s_axi_control b_2, register, offset, offset=0x20 range=32</column>
                    <column name="c">m_axi_gmem, interface, , </column>
                    <column name="c">s_axi_control c_1, register, offset, offset=0x28 range=32</column>
                    <column name="c">s_axi_control c_2, register, offset, offset=0x2c range=32</column>
                    <column name="a_row">s_axi_control a_row, register, , offset=0x34 range=32</column>
                    <column name="a_col">s_axi_control a_col, register, , offset=0x3c range=32</column>
                    <column name="b_col">s_axi_control b_col, register, , offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem">Multiple burst reads of length 1024 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., krnl_mmult.cpp:214:9</column>
                    <column name="m_axi_gmem">Multiple burst reads of length 1024 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., krnl_mmult.cpp:265:13</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">c, writeC, Stride is incompatible, 214-230, krnl_mmult.cpp:328:13</column>
                    <column name="m_axi_gmem">c, writeC_inner, Sequential access length is not divisible by 2, 214-234, krnl_mmult.cpp:330:17</column>
                    <column name="m_axi_gmem">c, writeC_inner, Sequential access length is not divisible by 2, 214-234, krnl_mmult.cpp:330:17</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

