\hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def}{}\doxysection{RCC\+\_\+\+PLLSAIInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_s_a_i_init_type_def}\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}


PLLSAI Clock structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PLLSAI Clock structure definition. 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00099}{99}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}\label{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}} 
\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}!PLLSAIN@{PLLSAIN}}
\index{PLLSAIN@{PLLSAIN}!RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAIN}{PLLSAIN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSAIN}

Specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00101}{101}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}\label{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}} 
\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}!PLLSAIP@{PLLSAIP}}
\index{PLLSAIP@{PLLSAIP}!RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAIP}{PLLSAIP}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSAIP}

Specifies the division factor for 48MHz clock. This parameter must be a value of \mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}{RCCEx PLLSAIP Clock Divider}} This parameter will be used only when PLLSAI is disabled 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}\label{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}} 
\index{RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}!PLLSAIQ@{PLLSAIQ}}
\index{PLLSAIQ@{PLLSAIQ}!RCC\_PLLSAIInitTypeDef@{RCC\_PLLSAIInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAIQ}{PLLSAIQ}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSAIQ}

Specifies the division factor for SAI1 clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
