
PI3 carro ucontrolador.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018fc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08001a08  08001a08  00011a08  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001a58  08001a58  00011a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a5c  08001a5c  00011a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001a60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f8  20000010  08001a70  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000108  08001a70  00020108  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00013d93  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002474  00000000  00000000  00033dcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000087a2  00000000  00000000  00036240  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009a0  00000000  00000000  0003e9e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f40  00000000  00000000  0003f388  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006153  00000000  00000000  000402c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003cb1  00000000  00000000  0004641b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004a0cc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001ec0  00000000  00000000  0004a148  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	080019f0 	.word	0x080019f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	080019f0 	.word	0x080019f0

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f892 	bl	800028c <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f854 	bl	8000224 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	2000000c 	.word	0x2000000c
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 fa3a 	bl	8001624 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000030 	.word	0x20000030
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000030 	.word	0x20000030

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	4a07      	ldr	r2, [pc, #28]	; (8000220 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000202:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000204:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000206:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800020a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020e:	041b      	lsls	r3, r3, #16
 8000210:	0c1b      	lsrs	r3, r3, #16
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800021a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800021c:	60d3      	str	r3, [r2, #12]
 800021e:	4770      	bx	lr
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000226:	b530      	push	{r4, r5, lr}
 8000228:	68dc      	ldr	r4, [r3, #12]
 800022a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000232:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000234:	2b04      	cmp	r3, #4
 8000236:	bf28      	it	cs
 8000238:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000240:	bf98      	it	ls
 8000242:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000244:	fa05 f303 	lsl.w	r3, r5, r3
 8000248:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	bf88      	it	hi
 800024e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	4019      	ands	r1, r3
 8000252:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000254:	fa05 f404 	lsl.w	r4, r5, r4
 8000258:	3c01      	subs	r4, #1
 800025a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea42 0201 	orr.w	r2, r2, r1
 8000262:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	bfaf      	iteee	ge
 8000268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	4b06      	ldrlt	r3, [pc, #24]	; (8000288 <HAL_NVIC_SetPriority+0x64>)
 800026e:	f000 000f 	andlt.w	r0, r0, #15
 8000272:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	bfa5      	ittet	ge
 8000276:	b2d2      	uxtbge	r2, r2
 8000278:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000282:	bd30      	pop	{r4, r5, pc}
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000ed14 	.word	0xe000ed14

0800028c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800028c:	3801      	subs	r0, #1
 800028e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000292:	d20a      	bcs.n	80002aa <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000296:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000298:	4a06      	ldr	r2, [pc, #24]	; (80002b4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800029a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002aa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	e000e010 	.word	0xe000e010
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80002bc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80002be:	4616      	mov	r6, r2
 80002c0:	4b65      	ldr	r3, [pc, #404]	; (8000458 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002c2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000468 <HAL_GPIO_Init+0x1b0>
 80002c6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 800046c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80002ca:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002ce:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80002d0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002d4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80002d8:	45a0      	cmp	r8, r4
 80002da:	d17f      	bne.n	80003dc <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80002dc:	684d      	ldr	r5, [r1, #4]
 80002de:	2d12      	cmp	r5, #18
 80002e0:	f000 80af 	beq.w	8000442 <HAL_GPIO_Init+0x18a>
 80002e4:	f200 8088 	bhi.w	80003f8 <HAL_GPIO_Init+0x140>
 80002e8:	2d02      	cmp	r5, #2
 80002ea:	f000 80a7 	beq.w	800043c <HAL_GPIO_Init+0x184>
 80002ee:	d87c      	bhi.n	80003ea <HAL_GPIO_Init+0x132>
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	f000 808e 	beq.w	8000412 <HAL_GPIO_Init+0x15a>
 80002f6:	2d01      	cmp	r5, #1
 80002f8:	f000 809e 	beq.w	8000438 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80002fc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000300:	2cff      	cmp	r4, #255	; 0xff
 8000302:	bf93      	iteet	ls
 8000304:	4682      	movls	sl, r0
 8000306:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800030a:	3d08      	subhi	r5, #8
 800030c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000310:	bf92      	itee	ls
 8000312:	00b5      	lslls	r5, r6, #2
 8000314:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000318:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800031a:	fa09 f805 	lsl.w	r8, r9, r5
 800031e:	ea2b 0808 	bic.w	r8, fp, r8
 8000322:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000326:	bf88      	it	hi
 8000328:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800032c:	ea48 0505 	orr.w	r5, r8, r5
 8000330:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000334:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000338:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800033c:	d04e      	beq.n	80003dc <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800033e:	4d47      	ldr	r5, [pc, #284]	; (800045c <HAL_GPIO_Init+0x1a4>)
 8000340:	4f46      	ldr	r7, [pc, #280]	; (800045c <HAL_GPIO_Init+0x1a4>)
 8000342:	69ad      	ldr	r5, [r5, #24]
 8000344:	f026 0803 	bic.w	r8, r6, #3
 8000348:	f045 0501 	orr.w	r5, r5, #1
 800034c:	61bd      	str	r5, [r7, #24]
 800034e:	69bd      	ldr	r5, [r7, #24]
 8000350:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000354:	f005 0501 	and.w	r5, r5, #1
 8000358:	9501      	str	r5, [sp, #4]
 800035a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800035e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000362:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000364:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000368:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800036c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000370:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000374:	4d3a      	ldr	r5, [pc, #232]	; (8000460 <HAL_GPIO_Init+0x1a8>)
 8000376:	42a8      	cmp	r0, r5
 8000378:	d068      	beq.n	800044c <HAL_GPIO_Init+0x194>
 800037a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800037e:	42a8      	cmp	r0, r5
 8000380:	d066      	beq.n	8000450 <HAL_GPIO_Init+0x198>
 8000382:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000386:	42a8      	cmp	r0, r5
 8000388:	d064      	beq.n	8000454 <HAL_GPIO_Init+0x19c>
 800038a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800038e:	42a8      	cmp	r0, r5
 8000390:	bf0c      	ite	eq
 8000392:	2503      	moveq	r5, #3
 8000394:	2504      	movne	r5, #4
 8000396:	fa05 f50b 	lsl.w	r5, r5, fp
 800039a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800039e:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80003a2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003a4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003a8:	bf14      	ite	ne
 80003aa:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003ac:	43a5      	biceq	r5, r4
 80003ae:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80003b0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003b2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003b6:	bf14      	ite	ne
 80003b8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003ba:	43a5      	biceq	r5, r4
 80003bc:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80003be:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003c0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003c4:	bf14      	ite	ne
 80003c6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003c8:	43a5      	biceq	r5, r4
 80003ca:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80003cc:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003ce:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003d2:	bf14      	ite	ne
 80003d4:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003d6:	ea25 0404 	biceq.w	r4, r5, r4
 80003da:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003dc:	3601      	adds	r6, #1
 80003de:	2e10      	cmp	r6, #16
 80003e0:	f47f af73 	bne.w	80002ca <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80003e4:	b003      	add	sp, #12
 80003e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80003ea:	2d03      	cmp	r5, #3
 80003ec:	d022      	beq.n	8000434 <HAL_GPIO_Init+0x17c>
 80003ee:	2d11      	cmp	r5, #17
 80003f0:	d184      	bne.n	80002fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80003f2:	68ca      	ldr	r2, [r1, #12]
 80003f4:	3204      	adds	r2, #4
          break;
 80003f6:	e781      	b.n	80002fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80003f8:	4f1a      	ldr	r7, [pc, #104]	; (8000464 <HAL_GPIO_Init+0x1ac>)
 80003fa:	42bd      	cmp	r5, r7
 80003fc:	d009      	beq.n	8000412 <HAL_GPIO_Init+0x15a>
 80003fe:	d812      	bhi.n	8000426 <HAL_GPIO_Init+0x16e>
 8000400:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000470 <HAL_GPIO_Init+0x1b8>
 8000404:	454d      	cmp	r5, r9
 8000406:	d004      	beq.n	8000412 <HAL_GPIO_Init+0x15a>
 8000408:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800040c:	454d      	cmp	r5, r9
 800040e:	f47f af75 	bne.w	80002fc <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000412:	688a      	ldr	r2, [r1, #8]
 8000414:	b1c2      	cbz	r2, 8000448 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000416:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000418:	bf0c      	ite	eq
 800041a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800041e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000422:	2208      	movs	r2, #8
 8000424:	e76a      	b.n	80002fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000426:	4575      	cmp	r5, lr
 8000428:	d0f3      	beq.n	8000412 <HAL_GPIO_Init+0x15a>
 800042a:	4565      	cmp	r5, ip
 800042c:	d0f1      	beq.n	8000412 <HAL_GPIO_Init+0x15a>
 800042e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000474 <HAL_GPIO_Init+0x1bc>
 8000432:	e7eb      	b.n	800040c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000434:	2200      	movs	r2, #0
 8000436:	e761      	b.n	80002fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000438:	68ca      	ldr	r2, [r1, #12]
          break;
 800043a:	e75f      	b.n	80002fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800043c:	68ca      	ldr	r2, [r1, #12]
 800043e:	3208      	adds	r2, #8
          break;
 8000440:	e75c      	b.n	80002fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000442:	68ca      	ldr	r2, [r1, #12]
 8000444:	320c      	adds	r2, #12
          break;
 8000446:	e759      	b.n	80002fc <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000448:	2204      	movs	r2, #4
 800044a:	e757      	b.n	80002fc <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800044c:	2500      	movs	r5, #0
 800044e:	e7a2      	b.n	8000396 <HAL_GPIO_Init+0xde>
 8000450:	2501      	movs	r5, #1
 8000452:	e7a0      	b.n	8000396 <HAL_GPIO_Init+0xde>
 8000454:	2502      	movs	r5, #2
 8000456:	e79e      	b.n	8000396 <HAL_GPIO_Init+0xde>
 8000458:	40010400 	.word	0x40010400
 800045c:	40021000 	.word	0x40021000
 8000460:	40010800 	.word	0x40010800
 8000464:	10210000 	.word	0x10210000
 8000468:	10310000 	.word	0x10310000
 800046c:	10320000 	.word	0x10320000
 8000470:	10110000 	.word	0x10110000
 8000474:	10220000 	.word	0x10220000

08000478 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000478:	b538      	push	{r3, r4, r5, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800047a:	4604      	mov	r4, r0
 800047c:	b908      	cbnz	r0, 8000482 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 800047e:	2001      	movs	r0, #1
 8000480:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000482:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000486:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800048a:	b91b      	cbnz	r3, 8000494 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800048c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000490:	f001 f8ea 	bl	8001668 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000494:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000496:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000498:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800049c:	6813      	ldr	r3, [r2, #0]
 800049e:	f023 0301 	bic.w	r3, r3, #1
 80004a2:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80004a4:	f000 fae2 	bl	8000a6c <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80004a8:	6863      	ldr	r3, [r4, #4]
 80004aa:	4a2f      	ldr	r2, [pc, #188]	; (8000568 <HAL_I2C_Init+0xf0>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d830      	bhi.n	8000512 <HAL_I2C_Init+0x9a>
 80004b0:	4a2e      	ldr	r2, [pc, #184]	; (800056c <HAL_I2C_Init+0xf4>)
 80004b2:	4290      	cmp	r0, r2
 80004b4:	d9e3      	bls.n	800047e <HAL_I2C_Init+0x6>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80004b6:	4a2e      	ldr	r2, [pc, #184]	; (8000570 <HAL_I2C_Init+0xf8>)

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80004b8:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80004ba:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 80004be:	604a      	str	r2, [r1, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80004c0:	3201      	adds	r2, #1
 80004c2:	620a      	str	r2, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80004c4:	4a28      	ldr	r2, [pc, #160]	; (8000568 <HAL_I2C_Init+0xf0>)
 80004c6:	3801      	subs	r0, #1
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d832      	bhi.n	8000532 <HAL_I2C_Init+0xba>
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	fbb0 f0f3 	udiv	r0, r0, r3
 80004d2:	1c43      	adds	r3, r0, #1
 80004d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80004d8:	2b04      	cmp	r3, #4
 80004da:	bf38      	it	cc
 80004dc:	2304      	movcc	r3, #4
 80004de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80004e0:	6a22      	ldr	r2, [r4, #32]
 80004e2:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80004e4:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80004e6:	4313      	orrs	r3, r2
 80004e8:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80004ea:	68e2      	ldr	r2, [r4, #12]
 80004ec:	6923      	ldr	r3, [r4, #16]
 80004ee:	4313      	orrs	r3, r2
 80004f0:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80004f2:	69a2      	ldr	r2, [r4, #24]
 80004f4:	6963      	ldr	r3, [r4, #20]
 80004f6:	4313      	orrs	r3, r2
 80004f8:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 80004fa:	680b      	ldr	r3, [r1, #0]
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000502:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000504:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000506:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800050a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800050c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000510:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000512:	4a18      	ldr	r2, [pc, #96]	; (8000574 <HAL_I2C_Init+0xfc>)
 8000514:	4290      	cmp	r0, r2
 8000516:	d9b2      	bls.n	800047e <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8000518:	4d15      	ldr	r5, [pc, #84]	; (8000570 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800051a:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 800051e:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8000522:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000524:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8000526:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000528:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800052c:	fbb2 f2f5 	udiv	r2, r2, r5
 8000530:	e7c6      	b.n	80004c0 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000532:	68a2      	ldr	r2, [r4, #8]
 8000534:	b952      	cbnz	r2, 800054c <HAL_I2C_Init+0xd4>
 8000536:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800053a:	fbb0 f0f3 	udiv	r0, r0, r3
 800053e:	1c43      	adds	r3, r0, #1
 8000540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000544:	b16b      	cbz	r3, 8000562 <HAL_I2C_Init+0xea>
 8000546:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800054a:	e7c8      	b.n	80004de <HAL_I2C_Init+0x66>
 800054c:	2219      	movs	r2, #25
 800054e:	4353      	muls	r3, r2
 8000550:	fbb0 f0f3 	udiv	r0, r0, r3
 8000554:	1c43      	adds	r3, r0, #1
 8000556:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800055a:	b113      	cbz	r3, 8000562 <HAL_I2C_Init+0xea>
 800055c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000560:	e7bd      	b.n	80004de <HAL_I2C_Init+0x66>
 8000562:	2301      	movs	r3, #1
 8000564:	e7bb      	b.n	80004de <HAL_I2C_Init+0x66>
 8000566:	bf00      	nop
 8000568:	000186a0 	.word	0x000186a0
 800056c:	001e847f 	.word	0x001e847f
 8000570:	000f4240 	.word	0x000f4240
 8000574:	003d08ff 	.word	0x003d08ff

08000578 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000578:	6803      	ldr	r3, [r0, #0]
{
 800057a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800057e:	07db      	lsls	r3, r3, #31
{
 8000580:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000582:	d410      	bmi.n	80005a6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000584:	682b      	ldr	r3, [r5, #0]
 8000586:	079f      	lsls	r7, r3, #30
 8000588:	d45e      	bmi.n	8000648 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800058a:	682b      	ldr	r3, [r5, #0]
 800058c:	0719      	lsls	r1, r3, #28
 800058e:	f100 8095 	bmi.w	80006bc <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000592:	682b      	ldr	r3, [r5, #0]
 8000594:	075a      	lsls	r2, r3, #29
 8000596:	f100 80bf 	bmi.w	8000718 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800059a:	69ea      	ldr	r2, [r5, #28]
 800059c:	2a00      	cmp	r2, #0
 800059e:	f040 812d 	bne.w	80007fc <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80005a2:	2000      	movs	r0, #0
 80005a4:	e014      	b.n	80005d0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005a6:	4c90      	ldr	r4, [pc, #576]	; (80007e8 <HAL_RCC_OscConfig+0x270>)
 80005a8:	6863      	ldr	r3, [r4, #4]
 80005aa:	f003 030c 	and.w	r3, r3, #12
 80005ae:	2b04      	cmp	r3, #4
 80005b0:	d007      	beq.n	80005c2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005b2:	6863      	ldr	r3, [r4, #4]
 80005b4:	f003 030c 	and.w	r3, r3, #12
 80005b8:	2b08      	cmp	r3, #8
 80005ba:	d10c      	bne.n	80005d6 <HAL_RCC_OscConfig+0x5e>
 80005bc:	6863      	ldr	r3, [r4, #4]
 80005be:	03de      	lsls	r6, r3, #15
 80005c0:	d509      	bpl.n	80005d6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005c2:	6823      	ldr	r3, [r4, #0]
 80005c4:	039c      	lsls	r4, r3, #14
 80005c6:	d5dd      	bpl.n	8000584 <HAL_RCC_OscConfig+0xc>
 80005c8:	686b      	ldr	r3, [r5, #4]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d1da      	bne.n	8000584 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80005ce:	2001      	movs	r0, #1
}
 80005d0:	b002      	add	sp, #8
 80005d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005d6:	686b      	ldr	r3, [r5, #4]
 80005d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80005dc:	d110      	bne.n	8000600 <HAL_RCC_OscConfig+0x88>
 80005de:	6823      	ldr	r3, [r4, #0]
 80005e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005e4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005e6:	f7ff fdf3 	bl	80001d0 <HAL_GetTick>
 80005ea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005ec:	6823      	ldr	r3, [r4, #0]
 80005ee:	0398      	lsls	r0, r3, #14
 80005f0:	d4c8      	bmi.n	8000584 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005f2:	f7ff fded 	bl	80001d0 <HAL_GetTick>
 80005f6:	1b80      	subs	r0, r0, r6
 80005f8:	2864      	cmp	r0, #100	; 0x64
 80005fa:	d9f7      	bls.n	80005ec <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80005fc:	2003      	movs	r0, #3
 80005fe:	e7e7      	b.n	80005d0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000600:	b99b      	cbnz	r3, 800062a <HAL_RCC_OscConfig+0xb2>
 8000602:	6823      	ldr	r3, [r4, #0]
 8000604:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000608:	6023      	str	r3, [r4, #0]
 800060a:	6823      	ldr	r3, [r4, #0]
 800060c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000610:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000612:	f7ff fddd 	bl	80001d0 <HAL_GetTick>
 8000616:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000618:	6823      	ldr	r3, [r4, #0]
 800061a:	0399      	lsls	r1, r3, #14
 800061c:	d5b2      	bpl.n	8000584 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800061e:	f7ff fdd7 	bl	80001d0 <HAL_GetTick>
 8000622:	1b80      	subs	r0, r0, r6
 8000624:	2864      	cmp	r0, #100	; 0x64
 8000626:	d9f7      	bls.n	8000618 <HAL_RCC_OscConfig+0xa0>
 8000628:	e7e8      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800062a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800062e:	6823      	ldr	r3, [r4, #0]
 8000630:	d103      	bne.n	800063a <HAL_RCC_OscConfig+0xc2>
 8000632:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000636:	6023      	str	r3, [r4, #0]
 8000638:	e7d1      	b.n	80005de <HAL_RCC_OscConfig+0x66>
 800063a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800063e:	6023      	str	r3, [r4, #0]
 8000640:	6823      	ldr	r3, [r4, #0]
 8000642:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000646:	e7cd      	b.n	80005e4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000648:	4c67      	ldr	r4, [pc, #412]	; (80007e8 <HAL_RCC_OscConfig+0x270>)
 800064a:	6863      	ldr	r3, [r4, #4]
 800064c:	f013 0f0c 	tst.w	r3, #12
 8000650:	d007      	beq.n	8000662 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000652:	6863      	ldr	r3, [r4, #4]
 8000654:	f003 030c 	and.w	r3, r3, #12
 8000658:	2b08      	cmp	r3, #8
 800065a:	d110      	bne.n	800067e <HAL_RCC_OscConfig+0x106>
 800065c:	6863      	ldr	r3, [r4, #4]
 800065e:	03da      	lsls	r2, r3, #15
 8000660:	d40d      	bmi.n	800067e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000662:	6823      	ldr	r3, [r4, #0]
 8000664:	079b      	lsls	r3, r3, #30
 8000666:	d502      	bpl.n	800066e <HAL_RCC_OscConfig+0xf6>
 8000668:	692b      	ldr	r3, [r5, #16]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d1af      	bne.n	80005ce <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800066e:	6823      	ldr	r3, [r4, #0]
 8000670:	696a      	ldr	r2, [r5, #20]
 8000672:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000676:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800067a:	6023      	str	r3, [r4, #0]
 800067c:	e785      	b.n	800058a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800067e:	692a      	ldr	r2, [r5, #16]
 8000680:	4b5a      	ldr	r3, [pc, #360]	; (80007ec <HAL_RCC_OscConfig+0x274>)
 8000682:	b16a      	cbz	r2, 80006a0 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000684:	2201      	movs	r2, #1
 8000686:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000688:	f7ff fda2 	bl	80001d0 <HAL_GetTick>
 800068c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800068e:	6823      	ldr	r3, [r4, #0]
 8000690:	079f      	lsls	r7, r3, #30
 8000692:	d4ec      	bmi.n	800066e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000694:	f7ff fd9c 	bl	80001d0 <HAL_GetTick>
 8000698:	1b80      	subs	r0, r0, r6
 800069a:	2802      	cmp	r0, #2
 800069c:	d9f7      	bls.n	800068e <HAL_RCC_OscConfig+0x116>
 800069e:	e7ad      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80006a0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80006a2:	f7ff fd95 	bl	80001d0 <HAL_GetTick>
 80006a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006a8:	6823      	ldr	r3, [r4, #0]
 80006aa:	0798      	lsls	r0, r3, #30
 80006ac:	f57f af6d 	bpl.w	800058a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006b0:	f7ff fd8e 	bl	80001d0 <HAL_GetTick>
 80006b4:	1b80      	subs	r0, r0, r6
 80006b6:	2802      	cmp	r0, #2
 80006b8:	d9f6      	bls.n	80006a8 <HAL_RCC_OscConfig+0x130>
 80006ba:	e79f      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006bc:	69aa      	ldr	r2, [r5, #24]
 80006be:	4c4a      	ldr	r4, [pc, #296]	; (80007e8 <HAL_RCC_OscConfig+0x270>)
 80006c0:	4b4b      	ldr	r3, [pc, #300]	; (80007f0 <HAL_RCC_OscConfig+0x278>)
 80006c2:	b1da      	cbz	r2, 80006fc <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80006c4:	2201      	movs	r2, #1
 80006c6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80006c8:	f7ff fd82 	bl	80001d0 <HAL_GetTick>
 80006cc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006d0:	079b      	lsls	r3, r3, #30
 80006d2:	d50d      	bpl.n	80006f0 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80006d4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80006d8:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <HAL_RCC_OscConfig+0x27c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80006e0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80006e2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	1e5a      	subs	r2, r3, #1
 80006e8:	9201      	str	r2, [sp, #4]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d1f9      	bne.n	80006e2 <HAL_RCC_OscConfig+0x16a>
 80006ee:	e750      	b.n	8000592 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006f0:	f7ff fd6e 	bl	80001d0 <HAL_GetTick>
 80006f4:	1b80      	subs	r0, r0, r6
 80006f6:	2802      	cmp	r0, #2
 80006f8:	d9e9      	bls.n	80006ce <HAL_RCC_OscConfig+0x156>
 80006fa:	e77f      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80006fc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80006fe:	f7ff fd67 	bl	80001d0 <HAL_GetTick>
 8000702:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000704:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000706:	079f      	lsls	r7, r3, #30
 8000708:	f57f af43 	bpl.w	8000592 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800070c:	f7ff fd60 	bl	80001d0 <HAL_GetTick>
 8000710:	1b80      	subs	r0, r0, r6
 8000712:	2802      	cmp	r0, #2
 8000714:	d9f6      	bls.n	8000704 <HAL_RCC_OscConfig+0x18c>
 8000716:	e771      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000718:	4c33      	ldr	r4, [pc, #204]	; (80007e8 <HAL_RCC_OscConfig+0x270>)
 800071a:	69e3      	ldr	r3, [r4, #28]
 800071c:	00d8      	lsls	r0, r3, #3
 800071e:	d424      	bmi.n	800076a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000720:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000722:	69e3      	ldr	r3, [r4, #28]
 8000724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000728:	61e3      	str	r3, [r4, #28]
 800072a:	69e3      	ldr	r3, [r4, #28]
 800072c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000730:	9300      	str	r3, [sp, #0]
 8000732:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000734:	4e30      	ldr	r6, [pc, #192]	; (80007f8 <HAL_RCC_OscConfig+0x280>)
 8000736:	6833      	ldr	r3, [r6, #0]
 8000738:	05d9      	lsls	r1, r3, #23
 800073a:	d518      	bpl.n	800076e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800073c:	68eb      	ldr	r3, [r5, #12]
 800073e:	2b01      	cmp	r3, #1
 8000740:	d126      	bne.n	8000790 <HAL_RCC_OscConfig+0x218>
 8000742:	6a23      	ldr	r3, [r4, #32]
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800074a:	f7ff fd41 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800074e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000752:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000754:	6a23      	ldr	r3, [r4, #32]
 8000756:	079b      	lsls	r3, r3, #30
 8000758:	d53f      	bpl.n	80007da <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800075a:	2f00      	cmp	r7, #0
 800075c:	f43f af1d 	beq.w	800059a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000760:	69e3      	ldr	r3, [r4, #28]
 8000762:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000766:	61e3      	str	r3, [r4, #28]
 8000768:	e717      	b.n	800059a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800076a:	2700      	movs	r7, #0
 800076c:	e7e2      	b.n	8000734 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800076e:	6833      	ldr	r3, [r6, #0]
 8000770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000774:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000776:	f7ff fd2b 	bl	80001d0 <HAL_GetTick>
 800077a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800077c:	6833      	ldr	r3, [r6, #0]
 800077e:	05da      	lsls	r2, r3, #23
 8000780:	d4dc      	bmi.n	800073c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000782:	f7ff fd25 	bl	80001d0 <HAL_GetTick>
 8000786:	eba0 0008 	sub.w	r0, r0, r8
 800078a:	2864      	cmp	r0, #100	; 0x64
 800078c:	d9f6      	bls.n	800077c <HAL_RCC_OscConfig+0x204>
 800078e:	e735      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000790:	b9ab      	cbnz	r3, 80007be <HAL_RCC_OscConfig+0x246>
 8000792:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000794:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000798:	f023 0301 	bic.w	r3, r3, #1
 800079c:	6223      	str	r3, [r4, #32]
 800079e:	6a23      	ldr	r3, [r4, #32]
 80007a0:	f023 0304 	bic.w	r3, r3, #4
 80007a4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80007a6:	f7ff fd13 	bl	80001d0 <HAL_GetTick>
 80007aa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007ac:	6a23      	ldr	r3, [r4, #32]
 80007ae:	0798      	lsls	r0, r3, #30
 80007b0:	d5d3      	bpl.n	800075a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007b2:	f7ff fd0d 	bl	80001d0 <HAL_GetTick>
 80007b6:	1b80      	subs	r0, r0, r6
 80007b8:	4540      	cmp	r0, r8
 80007ba:	d9f7      	bls.n	80007ac <HAL_RCC_OscConfig+0x234>
 80007bc:	e71e      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007be:	2b05      	cmp	r3, #5
 80007c0:	6a23      	ldr	r3, [r4, #32]
 80007c2:	d103      	bne.n	80007cc <HAL_RCC_OscConfig+0x254>
 80007c4:	f043 0304 	orr.w	r3, r3, #4
 80007c8:	6223      	str	r3, [r4, #32]
 80007ca:	e7ba      	b.n	8000742 <HAL_RCC_OscConfig+0x1ca>
 80007cc:	f023 0301 	bic.w	r3, r3, #1
 80007d0:	6223      	str	r3, [r4, #32]
 80007d2:	6a23      	ldr	r3, [r4, #32]
 80007d4:	f023 0304 	bic.w	r3, r3, #4
 80007d8:	e7b6      	b.n	8000748 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007da:	f7ff fcf9 	bl	80001d0 <HAL_GetTick>
 80007de:	eba0 0008 	sub.w	r0, r0, r8
 80007e2:	42b0      	cmp	r0, r6
 80007e4:	d9b6      	bls.n	8000754 <HAL_RCC_OscConfig+0x1dc>
 80007e6:	e709      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
 80007e8:	40021000 	.word	0x40021000
 80007ec:	42420000 	.word	0x42420000
 80007f0:	42420480 	.word	0x42420480
 80007f4:	2000000c 	.word	0x2000000c
 80007f8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007fc:	4c22      	ldr	r4, [pc, #136]	; (8000888 <HAL_RCC_OscConfig+0x310>)
 80007fe:	6863      	ldr	r3, [r4, #4]
 8000800:	f003 030c 	and.w	r3, r3, #12
 8000804:	2b08      	cmp	r3, #8
 8000806:	f43f aee2 	beq.w	80005ce <HAL_RCC_OscConfig+0x56>
 800080a:	2300      	movs	r3, #0
 800080c:	4e1f      	ldr	r6, [pc, #124]	; (800088c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800080e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000810:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000812:	d12b      	bne.n	800086c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000814:	f7ff fcdc 	bl	80001d0 <HAL_GetTick>
 8000818:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800081a:	6823      	ldr	r3, [r4, #0]
 800081c:	0199      	lsls	r1, r3, #6
 800081e:	d41f      	bmi.n	8000860 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000820:	6a2b      	ldr	r3, [r5, #32]
 8000822:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000826:	d105      	bne.n	8000834 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000828:	6862      	ldr	r2, [r4, #4]
 800082a:	68a9      	ldr	r1, [r5, #8]
 800082c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000830:	430a      	orrs	r2, r1
 8000832:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000834:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000836:	6862      	ldr	r2, [r4, #4]
 8000838:	430b      	orrs	r3, r1
 800083a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800083e:	4313      	orrs	r3, r2
 8000840:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000842:	2301      	movs	r3, #1
 8000844:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000846:	f7ff fcc3 	bl	80001d0 <HAL_GetTick>
 800084a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800084c:	6823      	ldr	r3, [r4, #0]
 800084e:	019a      	lsls	r2, r3, #6
 8000850:	f53f aea7 	bmi.w	80005a2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000854:	f7ff fcbc 	bl	80001d0 <HAL_GetTick>
 8000858:	1b40      	subs	r0, r0, r5
 800085a:	2802      	cmp	r0, #2
 800085c:	d9f6      	bls.n	800084c <HAL_RCC_OscConfig+0x2d4>
 800085e:	e6cd      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000860:	f7ff fcb6 	bl	80001d0 <HAL_GetTick>
 8000864:	1bc0      	subs	r0, r0, r7
 8000866:	2802      	cmp	r0, #2
 8000868:	d9d7      	bls.n	800081a <HAL_RCC_OscConfig+0x2a2>
 800086a:	e6c7      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800086c:	f7ff fcb0 	bl	80001d0 <HAL_GetTick>
 8000870:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000872:	6823      	ldr	r3, [r4, #0]
 8000874:	019b      	lsls	r3, r3, #6
 8000876:	f57f ae94 	bpl.w	80005a2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800087a:	f7ff fca9 	bl	80001d0 <HAL_GetTick>
 800087e:	1b40      	subs	r0, r0, r5
 8000880:	2802      	cmp	r0, #2
 8000882:	d9f6      	bls.n	8000872 <HAL_RCC_OscConfig+0x2fa>
 8000884:	e6ba      	b.n	80005fc <HAL_RCC_OscConfig+0x84>
 8000886:	bf00      	nop
 8000888:	40021000 	.word	0x40021000
 800088c:	42420060 	.word	0x42420060

08000890 <HAL_RCC_GetSysClockFreq>:
{
 8000890:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000892:	4b19      	ldr	r3, [pc, #100]	; (80008f8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000894:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000896:	ac02      	add	r4, sp, #8
 8000898:	f103 0510 	add.w	r5, r3, #16
 800089c:	4622      	mov	r2, r4
 800089e:	6818      	ldr	r0, [r3, #0]
 80008a0:	6859      	ldr	r1, [r3, #4]
 80008a2:	3308      	adds	r3, #8
 80008a4:	c203      	stmia	r2!, {r0, r1}
 80008a6:	42ab      	cmp	r3, r5
 80008a8:	4614      	mov	r4, r2
 80008aa:	d1f7      	bne.n	800089c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80008ac:	2301      	movs	r3, #1
 80008ae:	f88d 3004 	strb.w	r3, [sp, #4]
 80008b2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80008b4:	4911      	ldr	r1, [pc, #68]	; (80008fc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80008b6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80008ba:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008bc:	f003 020c 	and.w	r2, r3, #12
 80008c0:	2a08      	cmp	r2, #8
 80008c2:	d117      	bne.n	80008f4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008c4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80008c8:	a806      	add	r0, sp, #24
 80008ca:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008cc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008ce:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008d2:	d50c      	bpl.n	80008ee <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008d4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008d6:	480a      	ldr	r0, [pc, #40]	; (8000900 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008d8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008dc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008de:	aa06      	add	r2, sp, #24
 80008e0:	4413      	add	r3, r2
 80008e2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008e6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80008ea:	b007      	add	sp, #28
 80008ec:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80008ee:	4805      	ldr	r0, [pc, #20]	; (8000904 <HAL_RCC_GetSysClockFreq+0x74>)
 80008f0:	4350      	muls	r0, r2
 80008f2:	e7fa      	b.n	80008ea <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80008f4:	4802      	ldr	r0, [pc, #8]	; (8000900 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80008f6:	e7f8      	b.n	80008ea <HAL_RCC_GetSysClockFreq+0x5a>
 80008f8:	08001a08 	.word	0x08001a08
 80008fc:	40021000 	.word	0x40021000
 8000900:	007a1200 	.word	0x007a1200
 8000904:	003d0900 	.word	0x003d0900

08000908 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000908:	4a54      	ldr	r2, [pc, #336]	; (8000a5c <HAL_RCC_ClockConfig+0x154>)
{
 800090a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800090e:	6813      	ldr	r3, [r2, #0]
{
 8000910:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	428b      	cmp	r3, r1
{
 8000918:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800091a:	d32a      	bcc.n	8000972 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800091c:	6829      	ldr	r1, [r5, #0]
 800091e:	078c      	lsls	r4, r1, #30
 8000920:	d434      	bmi.n	800098c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000922:	07ca      	lsls	r2, r1, #31
 8000924:	d447      	bmi.n	80009b6 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000926:	4a4d      	ldr	r2, [pc, #308]	; (8000a5c <HAL_RCC_ClockConfig+0x154>)
 8000928:	6813      	ldr	r3, [r2, #0]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	429e      	cmp	r6, r3
 8000930:	f0c0 8082 	bcc.w	8000a38 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000934:	682a      	ldr	r2, [r5, #0]
 8000936:	4c4a      	ldr	r4, [pc, #296]	; (8000a60 <HAL_RCC_ClockConfig+0x158>)
 8000938:	f012 0f04 	tst.w	r2, #4
 800093c:	f040 8087 	bne.w	8000a4e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000940:	0713      	lsls	r3, r2, #28
 8000942:	d506      	bpl.n	8000952 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000944:	6863      	ldr	r3, [r4, #4]
 8000946:	692a      	ldr	r2, [r5, #16]
 8000948:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800094c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000950:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000952:	f7ff ff9d 	bl	8000890 <HAL_RCC_GetSysClockFreq>
 8000956:	6863      	ldr	r3, [r4, #4]
 8000958:	4a42      	ldr	r2, [pc, #264]	; (8000a64 <HAL_RCC_ClockConfig+0x15c>)
 800095a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800095e:	5cd3      	ldrb	r3, [r2, r3]
 8000960:	40d8      	lsrs	r0, r3
 8000962:	4b41      	ldr	r3, [pc, #260]	; (8000a68 <HAL_RCC_ClockConfig+0x160>)
 8000964:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff fbf0 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 800096c:	2000      	movs	r0, #0
}
 800096e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000972:	6813      	ldr	r3, [r2, #0]
 8000974:	f023 0307 	bic.w	r3, r3, #7
 8000978:	430b      	orrs	r3, r1
 800097a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800097c:	6813      	ldr	r3, [r2, #0]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	4299      	cmp	r1, r3
 8000984:	d0ca      	beq.n	800091c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000986:	2001      	movs	r0, #1
 8000988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800098c:	4b34      	ldr	r3, [pc, #208]	; (8000a60 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800098e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000992:	bf1e      	ittt	ne
 8000994:	685a      	ldrne	r2, [r3, #4]
 8000996:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800099a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800099c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800099e:	bf42      	ittt	mi
 80009a0:	685a      	ldrmi	r2, [r3, #4]
 80009a2:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80009a6:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009a8:	685a      	ldr	r2, [r3, #4]
 80009aa:	68a8      	ldr	r0, [r5, #8]
 80009ac:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80009b0:	4302      	orrs	r2, r0
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	e7b5      	b.n	8000922 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009b6:	686a      	ldr	r2, [r5, #4]
 80009b8:	4c29      	ldr	r4, [pc, #164]	; (8000a60 <HAL_RCC_ClockConfig+0x158>)
 80009ba:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009bc:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009be:	d11c      	bne.n	80009fa <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009c0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009c4:	d0df      	beq.n	8000986 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009c6:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009c8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009cc:	f023 0303 	bic.w	r3, r3, #3
 80009d0:	4313      	orrs	r3, r2
 80009d2:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80009d4:	f7ff fbfc 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009d8:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80009da:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d114      	bne.n	8000a0a <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009e0:	6863      	ldr	r3, [r4, #4]
 80009e2:	f003 030c 	and.w	r3, r3, #12
 80009e6:	2b04      	cmp	r3, #4
 80009e8:	d09d      	beq.n	8000926 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009ea:	f7ff fbf1 	bl	80001d0 <HAL_GetTick>
 80009ee:	1bc0      	subs	r0, r0, r7
 80009f0:	4540      	cmp	r0, r8
 80009f2:	d9f5      	bls.n	80009e0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80009f4:	2003      	movs	r0, #3
 80009f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009fa:	2a02      	cmp	r2, #2
 80009fc:	d102      	bne.n	8000a04 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009fe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000a02:	e7df      	b.n	80009c4 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a04:	f013 0f02 	tst.w	r3, #2
 8000a08:	e7dc      	b.n	80009c4 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d10f      	bne.n	8000a2e <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a0e:	6863      	ldr	r3, [r4, #4]
 8000a10:	f003 030c 	and.w	r3, r3, #12
 8000a14:	2b08      	cmp	r3, #8
 8000a16:	d086      	beq.n	8000926 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a18:	f7ff fbda 	bl	80001d0 <HAL_GetTick>
 8000a1c:	1bc0      	subs	r0, r0, r7
 8000a1e:	4540      	cmp	r0, r8
 8000a20:	d9f5      	bls.n	8000a0e <HAL_RCC_ClockConfig+0x106>
 8000a22:	e7e7      	b.n	80009f4 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a24:	f7ff fbd4 	bl	80001d0 <HAL_GetTick>
 8000a28:	1bc0      	subs	r0, r0, r7
 8000a2a:	4540      	cmp	r0, r8
 8000a2c:	d8e2      	bhi.n	80009f4 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a2e:	6863      	ldr	r3, [r4, #4]
 8000a30:	f013 0f0c 	tst.w	r3, #12
 8000a34:	d1f6      	bne.n	8000a24 <HAL_RCC_ClockConfig+0x11c>
 8000a36:	e776      	b.n	8000926 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a38:	6813      	ldr	r3, [r2, #0]
 8000a3a:	f023 0307 	bic.w	r3, r3, #7
 8000a3e:	4333      	orrs	r3, r6
 8000a40:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a42:	6813      	ldr	r3, [r2, #0]
 8000a44:	f003 0307 	and.w	r3, r3, #7
 8000a48:	429e      	cmp	r6, r3
 8000a4a:	d19c      	bne.n	8000986 <HAL_RCC_ClockConfig+0x7e>
 8000a4c:	e772      	b.n	8000934 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a4e:	6863      	ldr	r3, [r4, #4]
 8000a50:	68e9      	ldr	r1, [r5, #12]
 8000a52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a56:	430b      	orrs	r3, r1
 8000a58:	6063      	str	r3, [r4, #4]
 8000a5a:	e771      	b.n	8000940 <HAL_RCC_ClockConfig+0x38>
 8000a5c:	40022000 	.word	0x40022000
 8000a60:	40021000 	.word	0x40021000
 8000a64:	08001a1b 	.word	0x08001a1b
 8000a68:	2000000c 	.word	0x2000000c

08000a6c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000a6c:	4b04      	ldr	r3, [pc, #16]	; (8000a80 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a6e:	4a05      	ldr	r2, [pc, #20]	; (8000a84 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000a76:	5cd3      	ldrb	r3, [r2, r3]
 8000a78:	4a03      	ldr	r2, [pc, #12]	; (8000a88 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a7a:	6810      	ldr	r0, [r2, #0]
}    
 8000a7c:	40d8      	lsrs	r0, r3
 8000a7e:	4770      	bx	lr
 8000a80:	40021000 	.word	0x40021000
 8000a84:	08001a2b 	.word	0x08001a2b
 8000a88:	2000000c 	.word	0x2000000c

08000a8c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000a8c:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000a8e:	4a05      	ldr	r2, [pc, #20]	; (8000aa4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000a96:	5cd3      	ldrb	r3, [r2, r3]
 8000a98:	4a03      	ldr	r2, [pc, #12]	; (8000aa8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000a9a:	6810      	ldr	r0, [r2, #0]
} 
 8000a9c:	40d8      	lsrs	r0, r3
 8000a9e:	4770      	bx	lr
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	08001a2b 	.word	0x08001a2b
 8000aa8:	2000000c 	.word	0x2000000c

08000aac <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000aac:	6a03      	ldr	r3, [r0, #32]
{
 8000aae:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ab0:	f023 0301 	bic.w	r3, r3, #1
 8000ab4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000ab6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000ab8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000aba:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000abc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000abe:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000ac2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000ac4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000ac6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000aca:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000acc:	4d0a      	ldr	r5, [pc, #40]	; (8000af8 <TIM_OC1_SetConfig+0x4c>)
 8000ace:	42a8      	cmp	r0, r5
 8000ad0:	d10b      	bne.n	8000aea <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000ad2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000ad4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000ad8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ada:	698e      	ldr	r6, [r1, #24]
 8000adc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000ade:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ae2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8000ae4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ae8:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000aea:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000aec:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000aee:	684a      	ldr	r2, [r1, #4]
 8000af0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000af2:	6203      	str	r3, [r0, #32]
 8000af4:	bd70      	pop	{r4, r5, r6, pc}
 8000af6:	bf00      	nop
 8000af8:	40012c00 	.word	0x40012c00

08000afc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000afc:	6a03      	ldr	r3, [r0, #32]
{
 8000afe:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b04:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b06:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b08:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000b0a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000b0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000b0e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000b12:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000b14:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000b16:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000b1a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000b1e:	4d0b      	ldr	r5, [pc, #44]	; (8000b4c <TIM_OC3_SetConfig+0x50>)
 8000b20:	42a8      	cmp	r0, r5
 8000b22:	d10d      	bne.n	8000b40 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000b24:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000b26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000b2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000b2e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000b30:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000b32:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000b36:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8000b38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000b3c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b40:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000b42:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000b44:	684a      	ldr	r2, [r1, #4]
 8000b46:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b48:	6203      	str	r3, [r0, #32]
 8000b4a:	bd70      	pop	{r4, r5, r6, pc}
 8000b4c:	40012c00 	.word	0x40012c00

08000b50 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000b50:	6a03      	ldr	r3, [r0, #32]
{
 8000b52:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000b54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b58:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b5a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b5c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000b5e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000b60:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000b62:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000b66:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000b6a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000b6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000b70:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000b74:	4d06      	ldr	r5, [pc, #24]	; (8000b90 <TIM_OC4_SetConfig+0x40>)
 8000b76:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000b78:	bf02      	ittt	eq
 8000b7a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000b7c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000b80:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b84:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000b86:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000b88:	684a      	ldr	r2, [r1, #4]
 8000b8a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b8c:	6203      	str	r3, [r0, #32]
 8000b8e:	bd30      	pop	{r4, r5, pc}
 8000b90:	40012c00 	.word	0x40012c00

08000b94 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000b94:	6803      	ldr	r3, [r0, #0]
}
 8000b96:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000b98:	68da      	ldr	r2, [r3, #12]
 8000b9a:	f042 0201 	orr.w	r2, r2, #1
 8000b9e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	f042 0201 	orr.w	r2, r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]
}
 8000ba8:	4770      	bx	lr

08000baa <HAL_TIM_PWM_MspInit>:
 8000baa:	4770      	bx	lr

08000bac <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8000bac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000bb0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	f04f 0302 	mov.w	r3, #2
 8000bb8:	d01c      	beq.n	8000bf4 <HAL_TIM_ConfigClockSource+0x48>
 8000bba:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000bbc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8000bc0:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8000bc2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8000bc6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000bc8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000bcc:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000bd0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8000bd2:	680a      	ldr	r2, [r1, #0]
 8000bd4:	2a40      	cmp	r2, #64	; 0x40
 8000bd6:	d079      	beq.n	8000ccc <HAL_TIM_ConfigClockSource+0x120>
 8000bd8:	d819      	bhi.n	8000c0e <HAL_TIM_ConfigClockSource+0x62>
 8000bda:	2a10      	cmp	r2, #16
 8000bdc:	f000 8093 	beq.w	8000d06 <HAL_TIM_ConfigClockSource+0x15a>
 8000be0:	d80a      	bhi.n	8000bf8 <HAL_TIM_ConfigClockSource+0x4c>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	f000 8089 	beq.w	8000cfa <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8000be8:	2301      	movs	r3, #1
 8000bea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000bee:	2300      	movs	r3, #0
 8000bf0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000bf4:	4618      	mov	r0, r3
}
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000bf8:	2a20      	cmp	r2, #32
 8000bfa:	f000 808a 	beq.w	8000d12 <HAL_TIM_ConfigClockSource+0x166>
 8000bfe:	2a30      	cmp	r2, #48	; 0x30
 8000c00:	d1f2      	bne.n	8000be8 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000c02:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000c04:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000c08:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000c0c:	e036      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000c0e:	2a70      	cmp	r2, #112	; 0x70
 8000c10:	d036      	beq.n	8000c80 <HAL_TIM_ConfigClockSource+0xd4>
 8000c12:	d81b      	bhi.n	8000c4c <HAL_TIM_ConfigClockSource+0xa0>
 8000c14:	2a50      	cmp	r2, #80	; 0x50
 8000c16:	d042      	beq.n	8000c9e <HAL_TIM_ConfigClockSource+0xf2>
 8000c18:	2a60      	cmp	r2, #96	; 0x60
 8000c1a:	d1e5      	bne.n	8000be8 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000c1c:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000c1e:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000c20:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000c24:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000c26:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000c28:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000c2a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000c2c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000c30:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000c34:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000c38:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000c3c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000c3e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000c40:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000c42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000c46:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000c4a:	e017      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000c4c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000c50:	d011      	beq.n	8000c76 <HAL_TIM_ConfigClockSource+0xca>
 8000c52:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000c56:	d1c7      	bne.n	8000be8 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c58:	688a      	ldr	r2, [r1, #8]
 8000c5a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000c5c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c5e:	68c9      	ldr	r1, [r1, #12]
 8000c60:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c62:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c66:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000c6a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000c6c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000c6e:	689a      	ldr	r2, [r3, #8]
 8000c70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c74:	e002      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000c76:	689a      	ldr	r2, [r3, #8]
 8000c78:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	e7b3      	b.n	8000be8 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c80:	688a      	ldr	r2, [r1, #8]
 8000c82:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000c84:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c86:	68c9      	ldr	r1, [r1, #12]
 8000c88:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c8a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c8e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000c92:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8000c94:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8000c96:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000c98:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000c9c:	e7ee      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000c9e:	684c      	ldr	r4, [r1, #4]
 8000ca0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ca2:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ca4:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000ca6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000caa:	f025 0501 	bic.w	r5, r5, #1
 8000cae:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000cb0:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000cb2:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000cb4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000cb8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000cbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000cbe:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000cc0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cc2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000cc6:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000cca:	e7d7      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000ccc:	684c      	ldr	r4, [r1, #4]
 8000cce:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000cd0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000cd2:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000cd4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000cd8:	f025 0501 	bic.w	r5, r5, #1
 8000cdc:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000cde:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000ce0:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ce2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ce6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000cec:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000cee:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cf0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000cf4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000cf8:	e7c0      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000cfa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cfc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000d00:	f042 0207 	orr.w	r2, r2, #7
 8000d04:	e7ba      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000d06:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000d0c:	f042 0217 	orr.w	r2, r2, #23
 8000d10:	e7b4      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000d12:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000d18:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8000d1c:	e7ae      	b.n	8000c7c <HAL_TIM_ConfigClockSource+0xd0>
	...

08000d20 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d20:	4a1a      	ldr	r2, [pc, #104]	; (8000d8c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000d22:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d00a      	beq.n	8000d3e <TIM_Base_SetConfig+0x1e>
 8000d28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d2c:	d007      	beq.n	8000d3e <TIM_Base_SetConfig+0x1e>
 8000d2e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000d32:	4290      	cmp	r0, r2
 8000d34:	d003      	beq.n	8000d3e <TIM_Base_SetConfig+0x1e>
 8000d36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d115      	bne.n	8000d6a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000d3e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000d44:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000d46:	4a11      	ldr	r2, [pc, #68]	; (8000d8c <TIM_Base_SetConfig+0x6c>)
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	d00a      	beq.n	8000d62 <TIM_Base_SetConfig+0x42>
 8000d4c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d50:	d007      	beq.n	8000d62 <TIM_Base_SetConfig+0x42>
 8000d52:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000d56:	4290      	cmp	r0, r2
 8000d58:	d003      	beq.n	8000d62 <TIM_Base_SetConfig+0x42>
 8000d5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	d103      	bne.n	8000d6a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d62:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d68:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000d6a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000d6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000d70:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000d72:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d74:	688b      	ldr	r3, [r1, #8]
 8000d76:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d78:	680b      	ldr	r3, [r1, #0]
 8000d7a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d7c:	4b03      	ldr	r3, [pc, #12]	; (8000d8c <TIM_Base_SetConfig+0x6c>)
 8000d7e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000d80:	bf04      	itt	eq
 8000d82:	690b      	ldreq	r3, [r1, #16]
 8000d84:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000d86:	2301      	movs	r3, #1
 8000d88:	6143      	str	r3, [r0, #20]
 8000d8a:	4770      	bx	lr
 8000d8c:	40012c00 	.word	0x40012c00

08000d90 <HAL_TIM_Base_Init>:
{
 8000d90:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d92:	4604      	mov	r4, r0
 8000d94:	b1a0      	cbz	r0, 8000dc0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d96:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000d9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d9e:	b91b      	cbnz	r3, 8000da8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000da0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000da4:	f000 fc9c 	bl	80016e0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000da8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000daa:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000dac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000db0:	1d21      	adds	r1, r4, #4
 8000db2:	f7ff ffb5 	bl	8000d20 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000db6:	2301      	movs	r3, #1
  return HAL_OK;
 8000db8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000dba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000dbe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000dc0:	2001      	movs	r0, #1
}
 8000dc2:	bd10      	pop	{r4, pc}

08000dc4 <HAL_TIM_PWM_Init>:
{
 8000dc4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	b1a0      	cbz	r0, 8000df4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000dca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000dce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000dd2:	b91b      	cbnz	r3, 8000ddc <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000dd4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8000dd8:	f7ff fee7 	bl	8000baa <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000ddc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000dde:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000de0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000de4:	1d21      	adds	r1, r4, #4
 8000de6:	f7ff ff9b 	bl	8000d20 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000dea:	2301      	movs	r3, #1
  return HAL_OK;
 8000dec:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000dee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000df2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000df4:	2001      	movs	r0, #1
}
 8000df6:	bd10      	pop	{r4, pc}

08000df8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000df8:	6a03      	ldr	r3, [r0, #32]
{
 8000dfa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000dfc:	f023 0310 	bic.w	r3, r3, #16
 8000e00:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000e02:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000e04:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000e06:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e08:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000e0a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e0e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000e12:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000e14:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000e18:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000e1c:	4d0b      	ldr	r5, [pc, #44]	; (8000e4c <TIM_OC2_SetConfig+0x54>)
 8000e1e:	42a8      	cmp	r0, r5
 8000e20:	d10d      	bne.n	8000e3e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000e22:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000e24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000e28:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000e2c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8000e2e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000e30:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000e34:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8000e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000e3a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000e3e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000e40:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000e42:	684a      	ldr	r2, [r1, #4]
 8000e44:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000e46:	6203      	str	r3, [r0, #32]
 8000e48:	bd70      	pop	{r4, r5, r6, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40012c00 	.word	0x40012c00

08000e50 <HAL_TIM_PWM_ConfigChannel>:
{
 8000e50:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000e52:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000e56:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	f04f 0002 	mov.w	r0, #2
 8000e5e:	d025      	beq.n	8000eac <HAL_TIM_PWM_ConfigChannel+0x5c>
 8000e60:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000e62:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8000e66:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8000e6a:	2a0c      	cmp	r2, #12
 8000e6c:	d818      	bhi.n	8000ea0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8000e6e:	e8df f002 	tbb	[pc, r2]
 8000e72:	1707      	.short	0x1707
 8000e74:	171e1717 	.word	0x171e1717
 8000e78:	172f1717 	.word	0x172f1717
 8000e7c:	1717      	.short	0x1717
 8000e7e:	40          	.byte	0x40
 8000e7f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000e80:	6820      	ldr	r0, [r4, #0]
 8000e82:	f7ff fe13 	bl	8000aac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000e86:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000e88:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000e8a:	699a      	ldr	r2, [r3, #24]
 8000e8c:	f042 0208 	orr.w	r2, r2, #8
 8000e90:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000e92:	699a      	ldr	r2, [r3, #24]
 8000e94:	f022 0204 	bic.w	r2, r2, #4
 8000e98:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000e9a:	699a      	ldr	r2, [r3, #24]
 8000e9c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000e9e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000ea0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000ea2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000ea4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000ea8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000eac:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000eae:	6820      	ldr	r0, [r4, #0]
 8000eb0:	f7ff ffa2 	bl	8000df8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000eb4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000eb6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000eb8:	699a      	ldr	r2, [r3, #24]
 8000eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000ebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000ec0:	699a      	ldr	r2, [r3, #24]
 8000ec2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000ec8:	699a      	ldr	r2, [r3, #24]
 8000eca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ece:	e7e6      	b.n	8000e9e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000ed0:	6820      	ldr	r0, [r4, #0]
 8000ed2:	f7ff fe13 	bl	8000afc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000ed6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000ed8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000eda:	69da      	ldr	r2, [r3, #28]
 8000edc:	f042 0208 	orr.w	r2, r2, #8
 8000ee0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000ee2:	69da      	ldr	r2, [r3, #28]
 8000ee4:	f022 0204 	bic.w	r2, r2, #4
 8000ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000eea:	69da      	ldr	r2, [r3, #28]
 8000eec:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000eee:	61da      	str	r2, [r3, #28]
    break;
 8000ef0:	e7d6      	b.n	8000ea0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000ef2:	6820      	ldr	r0, [r4, #0]
 8000ef4:	f7ff fe2c 	bl	8000b50 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000ef8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000efa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000efc:	69da      	ldr	r2, [r3, #28]
 8000efe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000f02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8000f04:	69da      	ldr	r2, [r3, #28]
 8000f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000f0c:	69da      	ldr	r2, [r3, #28]
 8000f0e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f12:	e7ec      	b.n	8000eee <HAL_TIM_PWM_ConfigChannel+0x9e>

08000f14 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8000f14:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8000f16:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8000f18:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8000f1a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8000f1c:	ea23 0304 	bic.w	r3, r3, r4
 8000f20:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8000f22:	6a03      	ldr	r3, [r0, #32]
 8000f24:	408a      	lsls	r2, r1
 8000f26:	431a      	orrs	r2, r3
 8000f28:	6202      	str	r2, [r0, #32]
 8000f2a:	bd10      	pop	{r4, pc}

08000f2c <HAL_TIM_PWM_Start>:
{
 8000f2c:	b510      	push	{r4, lr}
 8000f2e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000f30:	2201      	movs	r2, #1
 8000f32:	6800      	ldr	r0, [r0, #0]
 8000f34:	f7ff ffee 	bl	8000f14 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000f38:	6823      	ldr	r3, [r4, #0]
 8000f3a:	4a06      	ldr	r2, [pc, #24]	; (8000f54 <HAL_TIM_PWM_Start+0x28>)
}
 8000f3c:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000f3e:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8000f40:	bf02      	ittt	eq
 8000f42:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8000f44:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8000f48:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	f042 0201 	orr.w	r2, r2, #1
 8000f50:	601a      	str	r2, [r3, #0]
}
 8000f52:	bd10      	pop	{r4, pc}
 8000f54:	40012c00 	.word	0x40012c00

08000f58 <HAL_TIM_PWM_Stop>:
{
 8000f58:	b510      	push	{r4, lr}
 8000f5a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	6800      	ldr	r0, [r0, #0]
 8000f60:	f7ff ffd8 	bl	8000f14 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000f64:	6823      	ldr	r3, [r4, #0]
 8000f66:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <HAL_TIM_PWM_Stop+0x58>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d10d      	bne.n	8000f88 <HAL_TIM_PWM_Stop+0x30>
    __HAL_TIM_MOE_DISABLE(htim);
 8000f6c:	f241 1211 	movw	r2, #4369	; 0x1111
 8000f70:	6a19      	ldr	r1, [r3, #32]
 8000f72:	4211      	tst	r1, r2
 8000f74:	d108      	bne.n	8000f88 <HAL_TIM_PWM_Stop+0x30>
 8000f76:	f240 4244 	movw	r2, #1092	; 0x444
 8000f7a:	6a19      	ldr	r1, [r3, #32]
 8000f7c:	4211      	tst	r1, r2
 8000f7e:	bf02      	ittt	eq
 8000f80:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8000f82:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8000f86:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8000f88:	f241 1211 	movw	r2, #4369	; 0x1111
 8000f8c:	6a19      	ldr	r1, [r3, #32]
 8000f8e:	4211      	tst	r1, r2
 8000f90:	d108      	bne.n	8000fa4 <HAL_TIM_PWM_Stop+0x4c>
 8000f92:	f240 4244 	movw	r2, #1092	; 0x444
 8000f96:	6a19      	ldr	r1, [r3, #32]
 8000f98:	4211      	tst	r1, r2
 8000f9a:	bf02      	ittt	eq
 8000f9c:	681a      	ldreq	r2, [r3, #0]
 8000f9e:	f022 0201 	biceq.w	r2, r2, #1
 8000fa2:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8000fa4:	2301      	movs	r3, #1
}
 8000fa6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000fa8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8000fac:	bd10      	pop	{r4, pc}
 8000fae:	bf00      	nop
 8000fb0:	40012c00 	.word	0x40012c00

08000fb4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8000fb4:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 8000fb6:	2404      	movs	r4, #4

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8000fb8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1NE << Channel;
 8000fba:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 8000fbc:	ea23 0304 	bic.w	r3, r3, r4
 8000fc0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 8000fc2:	6a03      	ldr	r3, [r0, #32]
 8000fc4:	408a      	lsls	r2, r1
 8000fc6:	431a      	orrs	r2, r3
 8000fc8:	6202      	str	r2, [r0, #32]
 8000fca:	bd10      	pop	{r4, pc}

08000fcc <HAL_TIMEx_PWMN_Start>:
{
 8000fcc:	b510      	push	{r4, lr}
 8000fce:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	6800      	ldr	r0, [r0, #0]
 8000fd4:	f7ff ffee 	bl	8000fb4 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8000fd8:	6823      	ldr	r3, [r4, #0]
}
 8000fda:	2000      	movs	r0, #0
  __HAL_TIM_MOE_ENABLE(htim);
 8000fdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fe2:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	f042 0201 	orr.w	r2, r2, #1
 8000fea:	601a      	str	r2, [r3, #0]
}
 8000fec:	bd10      	pop	{r4, pc}

08000fee <HAL_TIMEx_OnePulseN_Stop>:
{
 8000fee:	b510      	push	{r4, lr}
 8000ff0:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	6800      	ldr	r0, [r0, #0]
 8000ff6:	f7ff ffdd 	bl	8000fb4 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8000ffa:	f241 1211 	movw	r2, #4369	; 0x1111
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	6a19      	ldr	r1, [r3, #32]
 8001002:	4211      	tst	r1, r2
 8001004:	d108      	bne.n	8001018 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 8001006:	f240 4244 	movw	r2, #1092	; 0x444
 800100a:	6a19      	ldr	r1, [r3, #32]
 800100c:	4211      	tst	r1, r2
 800100e:	bf02      	ittt	eq
 8001010:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001012:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8001016:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8001018:	f241 1211 	movw	r2, #4369	; 0x1111
 800101c:	6a19      	ldr	r1, [r3, #32]
 800101e:	4211      	tst	r1, r2
 8001020:	d108      	bne.n	8001034 <HAL_TIMEx_OnePulseN_Stop+0x46>
 8001022:	f240 4244 	movw	r2, #1092	; 0x444
 8001026:	6a19      	ldr	r1, [r3, #32]
 8001028:	4211      	tst	r1, r2
 800102a:	bf02      	ittt	eq
 800102c:	681a      	ldreq	r2, [r3, #0]
 800102e:	f022 0201 	biceq.w	r2, r2, #1
 8001032:	601a      	streq	r2, [r3, #0]
}
 8001034:	2000      	movs	r0, #0
 8001036:	bd10      	pop	{r4, pc}

08001038 <HAL_TIMEx_PWMN_Stop>:
 8001038:	f7ff bfd9 	b.w	8000fee <HAL_TIMEx_OnePulseN_Stop>

0800103c <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 800103c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001040:	2b01      	cmp	r3, #1
 8001042:	d01f      	beq.n	8001084 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001044:	68cb      	ldr	r3, [r1, #12]
 8001046:	688a      	ldr	r2, [r1, #8]
 8001048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800104c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800104e:	684a      	ldr	r2, [r1, #4]
 8001050:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001054:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001056:	680a      	ldr	r2, [r1, #0]
 8001058:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800105c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800105e:	690a      	ldr	r2, [r1, #16]
 8001060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001064:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001066:	694a      	ldr	r2, [r1, #20]
 8001068:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800106c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800106e:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001070:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001074:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 8001076:	6802      	ldr	r2, [r0, #0]
 8001078:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800107a:	2300      	movs	r3, #0
 800107c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001080:	4618      	mov	r0, r3
 8001082:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001084:	2002      	movs	r0, #2
}
 8001086:	4770      	bx	lr

08001088 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8001088:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800108c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800108e:	2b01      	cmp	r3, #1
 8001090:	f04f 0302 	mov.w	r3, #2
 8001094:	d018      	beq.n	80010c8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8001096:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800109a:	6803      	ldr	r3, [r0, #0]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800109c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800109e:	685a      	ldr	r2, [r3, #4]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80010a0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80010a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80010a6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	4322      	orrs	r2, r4
 80010ac:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010b4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	430a      	orrs	r2, r1
 80010ba:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80010bc:	2301      	movs	r3, #1
 80010be:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80010c2:	2300      	movs	r3, #0
 80010c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80010c8:	4618      	mov	r0, r3
}
 80010ca:	bd10      	pop	{r4, pc}

080010cc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80010cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010d0:	6805      	ldr	r5, [r0, #0]
 80010d2:	68c2      	ldr	r2, [r0, #12]
 80010d4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80010d6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010dc:	4313      	orrs	r3, r2
 80010de:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80010e0:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80010e2:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80010e4:	430b      	orrs	r3, r1
 80010e6:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80010e8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80010ec:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80010f0:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80010f2:	4313      	orrs	r3, r2
 80010f4:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80010f6:	696b      	ldr	r3, [r5, #20]
 80010f8:	6982      	ldr	r2, [r0, #24]
 80010fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80010fe:	4313      	orrs	r3, r2
 8001100:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001102:	4b40      	ldr	r3, [pc, #256]	; (8001204 <UART_SetConfig+0x138>)
{
 8001104:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001106:	429d      	cmp	r5, r3
 8001108:	f04f 0419 	mov.w	r4, #25
 800110c:	d146      	bne.n	800119c <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800110e:	f7ff fcbd 	bl	8000a8c <HAL_RCC_GetPCLK2Freq>
 8001112:	fb04 f300 	mul.w	r3, r4, r0
 8001116:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800111a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800111e:	00b6      	lsls	r6, r6, #2
 8001120:	fbb3 f3f6 	udiv	r3, r3, r6
 8001124:	fbb3 f3f8 	udiv	r3, r3, r8
 8001128:	011e      	lsls	r6, r3, #4
 800112a:	f7ff fcaf 	bl	8000a8c <HAL_RCC_GetPCLK2Freq>
 800112e:	4360      	muls	r0, r4
 8001130:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	fbb0 f7f3 	udiv	r7, r0, r3
 800113a:	f7ff fca7 	bl	8000a8c <HAL_RCC_GetPCLK2Freq>
 800113e:	4360      	muls	r0, r4
 8001140:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	fbb0 f3f3 	udiv	r3, r0, r3
 800114a:	fbb3 f3f8 	udiv	r3, r3, r8
 800114e:	fb08 7313 	mls	r3, r8, r3, r7
 8001152:	011b      	lsls	r3, r3, #4
 8001154:	3332      	adds	r3, #50	; 0x32
 8001156:	fbb3 f3f8 	udiv	r3, r3, r8
 800115a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800115e:	f7ff fc95 	bl	8000a8c <HAL_RCC_GetPCLK2Freq>
 8001162:	4360      	muls	r0, r4
 8001164:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001168:	0092      	lsls	r2, r2, #2
 800116a:	fbb0 faf2 	udiv	sl, r0, r2
 800116e:	f7ff fc8d 	bl	8000a8c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001172:	4360      	muls	r0, r4
 8001174:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	fbb0 f3f3 	udiv	r3, r0, r3
 800117e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001182:	fb08 a313 	mls	r3, r8, r3, sl
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	3332      	adds	r3, #50	; 0x32
 800118a:	fbb3 f3f8 	udiv	r3, r3, r8
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	433b      	orrs	r3, r7
 8001194:	4433      	add	r3, r6
 8001196:	60ab      	str	r3, [r5, #8]
 8001198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800119c:	f7ff fc66 	bl	8000a6c <HAL_RCC_GetPCLK1Freq>
 80011a0:	fb04 f300 	mul.w	r3, r4, r0
 80011a4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80011a8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80011ac:	00b6      	lsls	r6, r6, #2
 80011ae:	fbb3 f3f6 	udiv	r3, r3, r6
 80011b2:	fbb3 f3f8 	udiv	r3, r3, r8
 80011b6:	011e      	lsls	r6, r3, #4
 80011b8:	f7ff fc58 	bl	8000a6c <HAL_RCC_GetPCLK1Freq>
 80011bc:	4360      	muls	r0, r4
 80011be:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	fbb0 f7f3 	udiv	r7, r0, r3
 80011c8:	f7ff fc50 	bl	8000a6c <HAL_RCC_GetPCLK1Freq>
 80011cc:	4360      	muls	r0, r4
 80011ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80011d8:	fbb3 f3f8 	udiv	r3, r3, r8
 80011dc:	fb08 7313 	mls	r3, r8, r3, r7
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	3332      	adds	r3, #50	; 0x32
 80011e4:	fbb3 f3f8 	udiv	r3, r3, r8
 80011e8:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80011ec:	f7ff fc3e 	bl	8000a6c <HAL_RCC_GetPCLK1Freq>
 80011f0:	4360      	muls	r0, r4
 80011f2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80011f6:	0092      	lsls	r2, r2, #2
 80011f8:	fbb0 faf2 	udiv	sl, r0, r2
 80011fc:	f7ff fc36 	bl	8000a6c <HAL_RCC_GetPCLK1Freq>
 8001200:	e7b7      	b.n	8001172 <UART_SetConfig+0xa6>
 8001202:	bf00      	nop
 8001204:	40013800 	.word	0x40013800

08001208 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800120a:	4604      	mov	r4, r0
 800120c:	460e      	mov	r6, r1
 800120e:	4617      	mov	r7, r2
 8001210:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001212:	6821      	ldr	r1, [r4, #0]
 8001214:	680b      	ldr	r3, [r1, #0]
 8001216:	ea36 0303 	bics.w	r3, r6, r3
 800121a:	d101      	bne.n	8001220 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800121c:	2000      	movs	r0, #0
}
 800121e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001220:	1c6b      	adds	r3, r5, #1
 8001222:	d0f7      	beq.n	8001214 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001224:	b995      	cbnz	r5, 800124c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001226:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001228:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800122a:	68da      	ldr	r2, [r3, #12]
 800122c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001230:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001232:	695a      	ldr	r2, [r3, #20]
 8001234:	f022 0201 	bic.w	r2, r2, #1
 8001238:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800123a:	2320      	movs	r3, #32
 800123c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001240:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001244:	2300      	movs	r3, #0
 8001246:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800124a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800124c:	f7fe ffc0 	bl	80001d0 <HAL_GetTick>
 8001250:	1bc0      	subs	r0, r0, r7
 8001252:	4285      	cmp	r5, r0
 8001254:	d2dd      	bcs.n	8001212 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001256:	e7e6      	b.n	8001226 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001258 <HAL_UART_Init>:
{
 8001258:	b510      	push	{r4, lr}
  if(huart == NULL)
 800125a:	4604      	mov	r4, r0
 800125c:	b340      	cbz	r0, 80012b0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800125e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001262:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001266:	b91b      	cbnz	r3, 8001270 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001268:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800126c:	f000 fa92 	bl	8001794 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001270:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001272:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001274:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001278:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800127a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800127c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001280:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001282:	f7ff ff23 	bl	80010cc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001286:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001288:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800128a:	691a      	ldr	r2, [r3, #16]
 800128c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001290:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001292:	695a      	ldr	r2, [r3, #20]
 8001294:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001298:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800129a:	68da      	ldr	r2, [r3, #12]
 800129c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012a0:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80012a2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012a4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80012a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80012aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80012ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80012b0:	2001      	movs	r0, #1
}
 80012b2:	bd10      	pop	{r4, pc}

080012b4 <HAL_UART_Receive>:
{
 80012b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012b8:	461f      	mov	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 80012ba:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80012be:	4604      	mov	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 80012c0:	2b20      	cmp	r3, #32
{
 80012c2:	460d      	mov	r5, r1
 80012c4:	4690      	mov	r8, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 80012c6:	d151      	bne.n	800136c <HAL_UART_Receive+0xb8>
    if((pData == NULL) || (Size == 0U))
 80012c8:	2900      	cmp	r1, #0
 80012ca:	d04c      	beq.n	8001366 <HAL_UART_Receive+0xb2>
 80012cc:	2a00      	cmp	r2, #0
 80012ce:	d04a      	beq.n	8001366 <HAL_UART_Receive+0xb2>
    __HAL_LOCK(huart);
 80012d0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d049      	beq.n	800136c <HAL_UART_Receive+0xb8>
 80012d8:	2301      	movs	r3, #1
 80012da:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012de:	2300      	movs	r3, #0
 80012e0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80012e2:	2322      	movs	r3, #34	; 0x22
 80012e4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 80012e8:	f7fe ff72 	bl	80001d0 <HAL_GetTick>
 80012ec:	4606      	mov	r6, r0
    huart->RxXferSize = Size;
 80012ee:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 80012f2:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while(huart->RxXferCount > 0U)
 80012f6:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80012f8:	b280      	uxth	r0, r0
 80012fa:	b930      	cbnz	r0, 800130a <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 80012fc:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80012fe:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_READY;
 8001302:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8001306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 800130a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800130c:	4632      	mov	r2, r6
      huart->RxXferCount--;
 800130e:	3b01      	subs	r3, #1
 8001310:	b29b      	uxth	r3, r3
 8001312:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001314:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001316:	2120      	movs	r1, #32
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800131c:	4620      	mov	r0, r4
 800131e:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001320:	d112      	bne.n	8001348 <HAL_UART_Receive+0x94>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001322:	f7ff ff71 	bl	8001208 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001326:	b110      	cbz	r0, 800132e <HAL_UART_Receive+0x7a>
          return HAL_TIMEOUT;
 8001328:	2003      	movs	r0, #3
 800132a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800132e:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001330:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001332:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001334:	b922      	cbnz	r2, 8001340 <HAL_UART_Receive+0x8c>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800133a:	f825 3b02 	strh.w	r3, [r5], #2
 800133e:	e7da      	b.n	80012f6 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001340:	b2db      	uxtb	r3, r3
 8001342:	f825 3b01 	strh.w	r3, [r5], #1
 8001346:	e7d6      	b.n	80012f6 <HAL_UART_Receive+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001348:	f7ff ff5e 	bl	8001208 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800134c:	2800      	cmp	r0, #0
 800134e:	d1eb      	bne.n	8001328 <HAL_UART_Receive+0x74>
 8001350:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001352:	6921      	ldr	r1, [r4, #16]
 8001354:	1c6a      	adds	r2, r5, #1
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001356:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001358:	b911      	cbnz	r1, 8001360 <HAL_UART_Receive+0xac>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800135a:	702b      	strb	r3, [r5, #0]
 800135c:	4615      	mov	r5, r2
 800135e:	e7ca      	b.n	80012f6 <HAL_UART_Receive+0x42>
 8001360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001364:	e7f9      	b.n	800135a <HAL_UART_Receive+0xa6>
      return  HAL_ERROR;
 8001366:	2001      	movs	r0, #1
 8001368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800136c:	2002      	movs	r0, #2
}
 800136e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001372 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001372:	b500      	push	{lr}
 8001374:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	2228      	movs	r2, #40	; 0x28
 8001378:	2100      	movs	r1, #0
 800137a:	a806      	add	r0, sp, #24
 800137c:	f000 fae0 	bl	8001940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001380:	2214      	movs	r2, #20
 8001382:	2100      	movs	r1, #0
 8001384:	a801      	add	r0, sp, #4
 8001386:	f000 fadb 	bl	8001940 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138a:	2302      	movs	r3, #2
 800138c:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800138e:	2301      	movs	r3, #1
 8001390:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001392:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001394:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001396:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001398:	f7ff f8ee 	bl	8000578 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800139c:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139e:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013a0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013a4:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a6:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013a8:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013aa:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ac:	f7ff faac 	bl	8000908 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80013b0:	b011      	add	sp, #68	; 0x44
 80013b2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080013b8 <ReadAcelerometro>:
	uint8_t buffer[4];
	HAL_StatusTypeDef recive;
	char buf[10];
	char buf2[10];

	recive = HAL_UART_Receive(&huart1,buffer,4,10);
 80013b8:	2204      	movs	r2, #4
void ReadAcelerometro(){
 80013ba:	b510      	push	{r4, lr}
 80013bc:	b088      	sub	sp, #32
	recive = HAL_UART_Receive(&huart1,buffer,4,10);
 80013be:	230a      	movs	r3, #10
 80013c0:	eb0d 0102 	add.w	r1, sp, r2
 80013c4:	4812      	ldr	r0, [pc, #72]	; (8001410 <ReadAcelerometro+0x58>)
 80013c6:	f7ff ff75 	bl	80012b4 <HAL_UART_Receive>
	//HAL_UART_Transmit(&huart1,buffer,4,10);

	if(recive==HAL_OK){
 80013ca:	b9f8      	cbnz	r0, 800140c <ReadAcelerometro+0x54>

		//HAL_UART_Transmit(&huart1,buffer,4,5);

		if(buffer[2]=='\r' && buffer[3]=='\n'){
 80013cc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80013d0:	2b0d      	cmp	r3, #13
 80013d2:	d11b      	bne.n	800140c <ReadAcelerometro+0x54>
 80013d4:	f89d 4007 	ldrb.w	r4, [sp, #7]
 80013d8:	2c0a      	cmp	r4, #10
 80013da:	d117      	bne.n	800140c <ReadAcelerometro+0x54>
			y=buffer[0];
 80013dc:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <ReadAcelerometro+0x5c>)
 80013de:	f99d 0004 	ldrsb.w	r0, [sp, #4]
			itoa(y,buf,10);
 80013e2:	4622      	mov	r2, r4
 80013e4:	a902      	add	r1, sp, #8
			y=buffer[0];
 80013e6:	7018      	strb	r0, [r3, #0]
			itoa(y,buf,10);
 80013e8:	f000 faa8 	bl	800193c <itoa>
			z=buffer[1];
 80013ec:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <ReadAcelerometro+0x60>)
 80013ee:	f89d 0005 	ldrb.w	r0, [sp, #5]
			itoa(z,buf2,10);
 80013f2:	4622      	mov	r2, r4
 80013f4:	a905      	add	r1, sp, #20
			z=buffer[1];
 80013f6:	7018      	strb	r0, [r3, #0]
			itoa(z,buf2,10);
 80013f8:	f000 faa0 	bl	800193c <itoa>
			strcat(buf,buf2);
 80013fc:	a905      	add	r1, sp, #20
 80013fe:	a802      	add	r0, sp, #8
 8001400:	f000 faa6 	bl	8001950 <strcat>
			strcat(buf,"\r\n");
 8001404:	4905      	ldr	r1, [pc, #20]	; (800141c <ReadAcelerometro+0x64>)
 8001406:	a802      	add	r0, sp, #8
 8001408:	f000 faa2 	bl	8001950 <strcat>
			//HAL_UART_Transmit(&huart1,buf,10,10);

		}
	}
}
 800140c:	b008      	add	sp, #32
 800140e:	bd10      	pop	{r4, pc}
 8001410:	20000088 	.word	0x20000088
 8001414:	2000002c 	.word	0x2000002c
 8001418:	20000008 	.word	0x20000008
 800141c:	08001a18 	.word	0x08001a18

08001420 <SetDirecao>:

void SetDirecao(){
 8001420:	b510      	push	{r4, lr}
		int pwm1=0;
		int pwm2=0;
		if(z>140){	// frente
 8001422:	4b28      	ldr	r3, [pc, #160]	; (80014c4 <SetDirecao+0xa4>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b8c      	cmp	r3, #140	; 0x8c
 8001428:	d91b      	bls.n	8001462 <SetDirecao+0x42>
			pwm1=(z-127)*24+4100;
 800142a:	f241 0104 	movw	r1, #4100	; 0x1004
 800142e:	2018      	movs	r0, #24
 8001430:	3b7f      	subs	r3, #127	; 0x7f
 8001432:	fb00 1303 	mla	r3, r0, r3, r1
				pwm1=8000;
			pwm2=(z-127)*24+4100;
			if(pwm2>8000)
				pwm2=8000;

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8001436:	4c24      	ldr	r4, [pc, #144]	; (80014c8 <SetDirecao+0xa8>)
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 8001438:	2100      	movs	r1, #0
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 800143a:	6822      	ldr	r2, [r4, #0]
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 800143c:	4620      	mov	r0, r4
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 800143e:	6353      	str	r3, [r2, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 8001440:	6393      	str	r3, [r2, #56]	; 0x38
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 8001442:	f7ff fdf9 	bl	8001038 <HAL_TIMEx_PWMN_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 8001446:	2104      	movs	r1, #4
 8001448:	4620      	mov	r0, r4
 800144a:	f7ff fdf5 	bl	8001038 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800144e:	2100      	movs	r1, #0
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff fd6b 	bl	8000f2c <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8001456:	4620      	mov	r0, r4
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
		}

	}
 8001458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800145c:	2104      	movs	r1, #4
 800145e:	f7ff bd65 	b.w	8000f2c <HAL_TIM_PWM_Start>
		else if(z<114){	// r
 8001462:	2b71      	cmp	r3, #113	; 0x71
 8001464:	d81c      	bhi.n	80014a0 <SetDirecao+0x80>
			pwm1=(-z+127)*24+4100;
 8001466:	f241 0104 	movw	r1, #4100	; 0x1004
 800146a:	2018      	movs	r0, #24
 800146c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8001470:	fb00 1303 	mla	r3, r0, r3, r1
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8001474:	4c14      	ldr	r4, [pc, #80]	; (80014c8 <SetDirecao+0xa8>)
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8001476:	2100      	movs	r1, #0
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8001478:	6822      	ldr	r2, [r4, #0]
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 800147a:	4620      	mov	r0, r4
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 800147c:	6353      	str	r3, [r2, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 800147e:	6393      	str	r3, [r2, #56]	; 0x38
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8001480:	f7ff fd6a 	bl	8000f58 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 8001484:	2104      	movs	r1, #4
 8001486:	4620      	mov	r0, r4
 8001488:	f7ff fd66 	bl	8000f58 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800148c:	2100      	movs	r1, #0
 800148e:	4620      	mov	r0, r4
 8001490:	f7ff fd9c 	bl	8000fcc <HAL_TIMEx_PWMN_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001494:	4620      	mov	r0, r4
	}
 8001496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800149a:	2104      	movs	r1, #4
 800149c:	f7ff bd96 	b.w	8000fcc <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 80014a0:	2100      	movs	r1, #0
 80014a2:	4809      	ldr	r0, [pc, #36]	; (80014c8 <SetDirecao+0xa8>)
 80014a4:	f7ff fd58 	bl	8000f58 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 80014a8:	2104      	movs	r1, #4
 80014aa:	4807      	ldr	r0, [pc, #28]	; (80014c8 <SetDirecao+0xa8>)
 80014ac:	f7ff fd54 	bl	8000f58 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 80014b0:	2100      	movs	r1, #0
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <SetDirecao+0xa8>)
 80014b4:	f7ff fdc0 	bl	8001038 <HAL_TIMEx_PWMN_Stop>
	}
 80014b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 80014bc:	2104      	movs	r1, #4
 80014be:	4802      	ldr	r0, [pc, #8]	; (80014c8 <SetDirecao+0xa8>)
 80014c0:	f7ff bdba 	b.w	8001038 <HAL_TIMEx_PWMN_Stop>
 80014c4:	20000008 	.word	0x20000008
 80014c8:	200000c8 	.word	0x200000c8

080014cc <main>:
{
 80014cc:	b500      	push	{lr}
 80014ce:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 80014d0:	f7fe fe60 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 80014d4:	f7ff ff4d 	bl	8001372 <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d8:	4b4a      	ldr	r3, [pc, #296]	; (8001604 <main+0x138>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014da:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014dc:	699a      	ldr	r2, [r3, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014de:	2100      	movs	r1, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	f042 0204 	orr.w	r2, r2, #4
 80014e4:	619a      	str	r2, [r3, #24]
 80014e6:	699a      	ldr	r2, [r3, #24]
  htim1.Instance = TIM1;
 80014e8:	4d47      	ldr	r5, [pc, #284]	; (8001608 <main+0x13c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	f002 0204 	and.w	r2, r2, #4
 80014ee:	9200      	str	r2, [sp, #0]
 80014f0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	699a      	ldr	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80014f4:	f44f 4680 	mov.w	r6, #16384	; 0x4000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f8:	f042 0208 	orr.w	r2, r2, #8
 80014fc:	619a      	str	r2, [r3, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014fe:	2210      	movs	r2, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001500:	699b      	ldr	r3, [r3, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001502:	eb0d 0002 	add.w	r0, sp, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	9b01      	ldr	r3, [sp, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800150e:	f000 fa17 	bl	8001940 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001512:	221c      	movs	r2, #28
 8001514:	4621      	mov	r1, r4
 8001516:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001518:	9402      	str	r4, [sp, #8]
 800151a:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800151c:	f000 fa10 	bl	8001940 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001520:	221c      	movs	r2, #28
 8001522:	4621      	mov	r1, r4
 8001524:	a80f      	add	r0, sp, #60	; 0x3c
 8001526:	f000 fa0b 	bl	8001940 <memset>
  htim1.Instance = TIM1;
 800152a:	4b38      	ldr	r3, [pc, #224]	; (800160c <main+0x140>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800152c:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 0;
 800152e:	e885 0018 	stmia.w	r5, {r3, r4}
  htim1.Init.Period = 8000;
 8001532:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001536:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 8000;
 8001538:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153a:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800153c:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001540:	f7ff fc26 	bl	8000d90 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001544:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001548:	a904      	add	r1, sp, #16
 800154a:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800154c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800154e:	f7ff fb2d 	bl	8000bac <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001552:	4628      	mov	r0, r5
 8001554:	f7ff fc36 	bl	8000dc4 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001558:	a902      	add	r1, sp, #8
 800155a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155c:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155e:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001560:	f7ff fd92 	bl	8001088 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001564:	2360      	movs	r3, #96	; 0x60
 8001566:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = 5000;
 8001568:	f241 3388 	movw	r3, #5000	; 0x1388
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800156c:	4622      	mov	r2, r4
 800156e:	a908      	add	r1, sp, #32
 8001570:	4628      	mov	r0, r5
  sConfigOC.Pulse = 5000;
 8001572:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001574:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001576:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001578:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800157a:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800157c:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800157e:	f7ff fc67 	bl	8000e50 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 1000;
 8001582:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001586:	2204      	movs	r2, #4
 8001588:	a908      	add	r1, sp, #32
 800158a:	4628      	mov	r0, r5
  sConfigOC.Pulse = 1000;
 800158c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800158e:	f7ff fc5f 	bl	8000e50 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001592:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001596:	a90f      	add	r1, sp, #60	; 0x3c
 8001598:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800159a:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800159c:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800159e:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015a0:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 80015a2:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015a4:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80015a6:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015a8:	f7ff fd48 	bl	800103c <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 80015ac:	4628      	mov	r0, r5
 80015ae:	f000 f8ab 	bl	8001708 <HAL_TIM_MspPostInit>
  huart1.Init.BaudRate = 9600;
 80015b2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart1.Instance = USART1;
 80015b6:	4816      	ldr	r0, [pc, #88]	; (8001610 <main+0x144>)
  huart1.Init.BaudRate = 9600;
 80015b8:	4a16      	ldr	r2, [pc, #88]	; (8001614 <main+0x148>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ba:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = 9600;
 80015bc:	e880 000c 	stmia.w	r0, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c0:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015c2:	60c4      	str	r4, [r0, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c4:	6143      	str	r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015c6:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c8:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ca:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015cc:	f7ff fe44 	bl	8001258 <HAL_UART_Init>
  hi2c1.Instance = I2C1;
 80015d0:	4811      	ldr	r0, [pc, #68]	; (8001618 <main+0x14c>)
  hi2c1.Init.ClockSpeed = 400000;
 80015d2:	4912      	ldr	r1, [pc, #72]	; (800161c <main+0x150>)
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <main+0x154>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015d6:	6084      	str	r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 400000;
 80015d8:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 80015dc:	60c4      	str	r4, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015de:	6106      	str	r6, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015e0:	6144      	str	r4, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015e2:	6184      	str	r4, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e4:	61c4      	str	r4, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e6:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e8:	f7fe ff46 	bl	8000478 <HAL_I2C_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 80015ec:	4628      	mov	r0, r5
 80015ee:	f7ff fad1 	bl	8000b94 <HAL_TIM_Base_Start_IT>
	  ReadAcelerometro();
 80015f2:	f7ff fee1 	bl	80013b8 <ReadAcelerometro>
	  SetDirecao();
 80015f6:	f7ff ff13 	bl	8001420 <SetDirecao>
	  HAL_Delay(1);
 80015fa:	2001      	movs	r0, #1
 80015fc:	f7fe fdee 	bl	80001dc <HAL_Delay>
 8001600:	e7f7      	b.n	80015f2 <main+0x126>
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000
 8001608:	200000c8 	.word	0x200000c8
 800160c:	40012c00 	.word	0x40012c00
 8001610:	20000088 	.word	0x20000088
 8001614:	40013800 	.word	0x40013800
 8001618:	20000034 	.word	0x20000034
 800161c:	40005400 	.word	0x40005400
 8001620:	00061a80 	.word	0x00061a80

08001624 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <HAL_MspInit+0x3c>)
{
 8001626:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001628:	699a      	ldr	r2, [r3, #24]
 800162a:	f042 0201 	orr.w	r2, r2, #1
 800162e:	619a      	str	r2, [r3, #24]
 8001630:	699a      	ldr	r2, [r3, #24]
 8001632:	f002 0201 	and.w	r2, r2, #1
 8001636:	9200      	str	r2, [sp, #0]
 8001638:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	69da      	ldr	r2, [r3, #28]
 800163c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001640:	61da      	str	r2, [r3, #28]
 8001642:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001644:	4a07      	ldr	r2, [pc, #28]	; (8001664 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800164e:	6853      	ldr	r3, [r2, #4]
 8001650:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001654:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001658:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165a:	b002      	add	sp, #8
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40021000 	.word	0x40021000
 8001664:	40010000 	.word	0x40010000

08001668 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001668:	b510      	push	{r4, lr}
 800166a:	4604      	mov	r4, r0
 800166c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166e:	2210      	movs	r2, #16
 8001670:	2100      	movs	r1, #0
 8001672:	a802      	add	r0, sp, #8
 8001674:	f000 f964 	bl	8001940 <memset>
  if(hi2c->Instance==I2C1)
 8001678:	6822      	ldr	r2, [r4, #0]
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_I2C_MspInit+0x68>)
 800167c:	429a      	cmp	r2, r3
 800167e:	d124      	bne.n	80016ca <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001680:	4c14      	ldr	r4, [pc, #80]	; (80016d4 <HAL_I2C_MspInit+0x6c>)
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001682:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001684:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001686:	4814      	ldr	r0, [pc, #80]	; (80016d8 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001688:	f043 0308 	orr.w	r3, r3, #8
 800168c:	61a3      	str	r3, [r4, #24]
 800168e:	69a3      	ldr	r3, [r4, #24]
 8001690:	f003 0308 	and.w	r3, r3, #8
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001698:	f44f 7340 	mov.w	r3, #768	; 0x300
 800169c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800169e:	2312      	movs	r3, #18
 80016a0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016a2:	2303      	movs	r3, #3
 80016a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a6:	f7fe fe07 	bl	80002b8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80016aa:	4a0c      	ldr	r2, [pc, #48]	; (80016dc <HAL_I2C_MspInit+0x74>)
 80016ac:	6853      	ldr	r3, [r2, #4]
 80016ae:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016b8:	69e3      	ldr	r3, [r4, #28]
 80016ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016be:	61e3      	str	r3, [r4, #28]
 80016c0:	69e3      	ldr	r3, [r4, #28]
 80016c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016ca:	b006      	add	sp, #24
 80016cc:	bd10      	pop	{r4, pc}
 80016ce:	bf00      	nop
 80016d0:	40005400 	.word	0x40005400
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40010c00 	.word	0x40010c00
 80016dc:	40010000 	.word	0x40010000

080016e0 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 80016e0:	6802      	ldr	r2, [r0, #0]
 80016e2:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_TIM_Base_MspInit+0x24>)
{
 80016e4:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d10a      	bne.n	8001700 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ea:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80016ee:	699a      	ldr	r2, [r3, #24]
 80016f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016f4:	619a      	str	r2, [r3, #24]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016fc:	9301      	str	r3, [sp, #4]
 80016fe:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001700:	b002      	add	sp, #8
 8001702:	4770      	bx	lr
 8001704:	40012c00 	.word	0x40012c00

08001708 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001708:	b510      	push	{r4, lr}
 800170a:	4604      	mov	r4, r0
 800170c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170e:	2210      	movs	r2, #16
 8001710:	2100      	movs	r1, #0
 8001712:	a802      	add	r0, sp, #8
 8001714:	f000 f914 	bl	8001940 <memset>
  if(htim->Instance==TIM1)
 8001718:	6822      	ldr	r2, [r4, #0]
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <HAL_TIM_MspPostInit+0x7c>)
 800171c:	429a      	cmp	r2, r3
 800171e:	d12e      	bne.n	800177e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001720:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001724:	699a      	ldr	r2, [r3, #24]
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001726:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	f042 0204 	orr.w	r2, r2, #4
 800172c:	619a      	str	r2, [r3, #24]
 800172e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001730:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	f002 0204 	and.w	r2, r2, #4
 8001736:	9200      	str	r2, [sp, #0]
 8001738:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173c:	4812      	ldr	r0, [pc, #72]	; (8001788 <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	f042 0208 	orr.w	r2, r2, #8
 8001742:	619a      	str	r2, [r3, #24]
 8001744:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	9403      	str	r4, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001748:	f003 0308 	and.w	r3, r3, #8
 800174c:	9301      	str	r3, [sp, #4]
 800174e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001750:	f44f 7360 	mov.w	r3, #896	; 0x380
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001756:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f7fe fdae 	bl	80002b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800175c:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	a902      	add	r1, sp, #8
 8001760:	480a      	ldr	r0, [pc, #40]	; (800178c <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001762:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001764:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f7fe fda6 	bl	80002b8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 800176c:	4a08      	ldr	r2, [pc, #32]	; (8001790 <HAL_TIM_MspPostInit+0x88>)
 800176e:	6853      	ldr	r3, [r2, #4]
 8001770:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001774:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800177c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800177e:	b006      	add	sp, #24
 8001780:	bd10      	pop	{r4, pc}
 8001782:	bf00      	nop
 8001784:	40012c00 	.word	0x40012c00
 8001788:	40010800 	.word	0x40010800
 800178c:	40010c00 	.word	0x40010c00
 8001790:	40010000 	.word	0x40010000

08001794 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001794:	b510      	push	{r4, lr}
 8001796:	4604      	mov	r4, r0
 8001798:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	2210      	movs	r2, #16
 800179c:	2100      	movs	r1, #0
 800179e:	a802      	add	r0, sp, #8
 80017a0:	f000 f8ce 	bl	8001940 <memset>
  if(huart->Instance==USART1)
 80017a4:	6822      	ldr	r2, [r4, #0]
 80017a6:	4b19      	ldr	r3, [pc, #100]	; (800180c <HAL_UART_MspInit+0x78>)
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d12d      	bne.n	8001808 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017ac:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80017b0:	699a      	ldr	r2, [r3, #24]
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b2:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80017b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017b8:	619a      	str	r2, [r3, #24]
 80017ba:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	4814      	ldr	r0, [pc, #80]	; (8001810 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80017be:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80017c2:	9200      	str	r2, [sp, #0]
 80017c4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	699a      	ldr	r2, [r3, #24]
 80017c8:	f042 0208 	orr.w	r2, r2, #8
 80017cc:	619a      	str	r2, [r3, #24]
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	9301      	str	r3, [sp, #4]
 80017d6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017d8:	2340      	movs	r3, #64	; 0x40
 80017da:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017dc:	2302      	movs	r3, #2
 80017de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e0:	2303      	movs	r3, #3
 80017e2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e4:	f7fe fd68 	bl	80002b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ec:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ee:	a902      	add	r1, sp, #8
 80017f0:	4807      	ldr	r0, [pc, #28]	; (8001810 <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f7fe fd5f 	bl	80002b8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80017fa:	4a06      	ldr	r2, [pc, #24]	; (8001814 <HAL_UART_MspInit+0x80>)
 80017fc:	6853      	ldr	r3, [r2, #4]
 80017fe:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001802:	f043 0304 	orr.w	r3, r3, #4
 8001806:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001808:	b006      	add	sp, #24
 800180a:	bd10      	pop	{r4, pc}
 800180c:	40013800 	.word	0x40013800
 8001810:	40010c00 	.word	0x40010c00
 8001814:	40010000 	.word	0x40010000

08001818 <NMI_Handler>:
 8001818:	4770      	bx	lr

0800181a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181a:	e7fe      	b.n	800181a <HardFault_Handler>

0800181c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800181c:	e7fe      	b.n	800181c <MemManage_Handler>

0800181e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800181e:	e7fe      	b.n	800181e <BusFault_Handler>

08001820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001820:	e7fe      	b.n	8001820 <UsageFault_Handler>

08001822 <SVC_Handler>:
 8001822:	4770      	bx	lr

08001824 <DebugMon_Handler>:
 8001824:	4770      	bx	lr

08001826 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001826:	4770      	bx	lr

08001828 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001828:	f7fe bcc6 	b.w	80001b8 <HAL_IncTick>

0800182c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <SystemInit+0x40>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	f042 0201 	orr.w	r2, r2, #1
 8001834:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001836:	6859      	ldr	r1, [r3, #4]
 8001838:	4a0d      	ldr	r2, [pc, #52]	; (8001870 <SystemInit+0x44>)
 800183a:	400a      	ands	r2, r1
 800183c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001844:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001848:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001850:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001858:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800185a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800185e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001860:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <SystemInit+0x48>)
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000
 8001870:	f8ff0000 	.word	0xf8ff0000
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001878:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800187a:	e003      	b.n	8001884 <LoopCopyDataInit>

0800187c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800187c:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800187e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001880:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001882:	3104      	adds	r1, #4

08001884 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001884:	480a      	ldr	r0, [pc, #40]	; (80018b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001886:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001888:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800188a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800188c:	d3f6      	bcc.n	800187c <CopyDataInit>
  ldr r2, =_sbss
 800188e:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001890:	e002      	b.n	8001898 <LoopFillZerobss>

08001892 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001894:	f842 3b04 	str.w	r3, [r2], #4

08001898 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001898:	4b08      	ldr	r3, [pc, #32]	; (80018bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800189a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800189c:	d3f9      	bcc.n	8001892 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800189e:	f7ff ffc5 	bl	800182c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018a2:	f000 f80f 	bl	80018c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018a6:	f7ff fe11 	bl	80014cc <main>
  bx lr
 80018aa:	4770      	bx	lr
  ldr r3, =_sidata
 80018ac:	08001a60 	.word	0x08001a60
  ldr r0, =_sdata
 80018b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80018b4:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80018b8:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80018bc:	20000108 	.word	0x20000108

080018c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018c0:	e7fe      	b.n	80018c0 <ADC1_2_IRQHandler>
	...

080018c4 <__libc_init_array>:
 80018c4:	b570      	push	{r4, r5, r6, lr}
 80018c6:	2500      	movs	r5, #0
 80018c8:	4e0c      	ldr	r6, [pc, #48]	; (80018fc <__libc_init_array+0x38>)
 80018ca:	4c0d      	ldr	r4, [pc, #52]	; (8001900 <__libc_init_array+0x3c>)
 80018cc:	1ba4      	subs	r4, r4, r6
 80018ce:	10a4      	asrs	r4, r4, #2
 80018d0:	42a5      	cmp	r5, r4
 80018d2:	d109      	bne.n	80018e8 <__libc_init_array+0x24>
 80018d4:	f000 f88c 	bl	80019f0 <_init>
 80018d8:	2500      	movs	r5, #0
 80018da:	4e0a      	ldr	r6, [pc, #40]	; (8001904 <__libc_init_array+0x40>)
 80018dc:	4c0a      	ldr	r4, [pc, #40]	; (8001908 <__libc_init_array+0x44>)
 80018de:	1ba4      	subs	r4, r4, r6
 80018e0:	10a4      	asrs	r4, r4, #2
 80018e2:	42a5      	cmp	r5, r4
 80018e4:	d105      	bne.n	80018f2 <__libc_init_array+0x2e>
 80018e6:	bd70      	pop	{r4, r5, r6, pc}
 80018e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018ec:	4798      	blx	r3
 80018ee:	3501      	adds	r5, #1
 80018f0:	e7ee      	b.n	80018d0 <__libc_init_array+0xc>
 80018f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018f6:	4798      	blx	r3
 80018f8:	3501      	adds	r5, #1
 80018fa:	e7f2      	b.n	80018e2 <__libc_init_array+0x1e>
 80018fc:	08001a58 	.word	0x08001a58
 8001900:	08001a58 	.word	0x08001a58
 8001904:	08001a58 	.word	0x08001a58
 8001908:	08001a5c 	.word	0x08001a5c

0800190c <__itoa>:
 800190c:	1e93      	subs	r3, r2, #2
 800190e:	2b22      	cmp	r3, #34	; 0x22
 8001910:	b510      	push	{r4, lr}
 8001912:	460c      	mov	r4, r1
 8001914:	d904      	bls.n	8001920 <__itoa+0x14>
 8001916:	2300      	movs	r3, #0
 8001918:	461c      	mov	r4, r3
 800191a:	700b      	strb	r3, [r1, #0]
 800191c:	4620      	mov	r0, r4
 800191e:	bd10      	pop	{r4, pc}
 8001920:	2a0a      	cmp	r2, #10
 8001922:	d109      	bne.n	8001938 <__itoa+0x2c>
 8001924:	2800      	cmp	r0, #0
 8001926:	da07      	bge.n	8001938 <__itoa+0x2c>
 8001928:	232d      	movs	r3, #45	; 0x2d
 800192a:	700b      	strb	r3, [r1, #0]
 800192c:	2101      	movs	r1, #1
 800192e:	4240      	negs	r0, r0
 8001930:	4421      	add	r1, r4
 8001932:	f000 f81d 	bl	8001970 <__utoa>
 8001936:	e7f1      	b.n	800191c <__itoa+0x10>
 8001938:	2100      	movs	r1, #0
 800193a:	e7f9      	b.n	8001930 <__itoa+0x24>

0800193c <itoa>:
 800193c:	f7ff bfe6 	b.w	800190c <__itoa>

08001940 <memset>:
 8001940:	4603      	mov	r3, r0
 8001942:	4402      	add	r2, r0
 8001944:	4293      	cmp	r3, r2
 8001946:	d100      	bne.n	800194a <memset+0xa>
 8001948:	4770      	bx	lr
 800194a:	f803 1b01 	strb.w	r1, [r3], #1
 800194e:	e7f9      	b.n	8001944 <memset+0x4>

08001950 <strcat>:
 8001950:	4602      	mov	r2, r0
 8001952:	b510      	push	{r4, lr}
 8001954:	4613      	mov	r3, r2
 8001956:	781c      	ldrb	r4, [r3, #0]
 8001958:	3201      	adds	r2, #1
 800195a:	2c00      	cmp	r4, #0
 800195c:	d1fa      	bne.n	8001954 <strcat+0x4>
 800195e:	3b01      	subs	r3, #1
 8001960:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001964:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001968:	2a00      	cmp	r2, #0
 800196a:	d1f9      	bne.n	8001960 <strcat+0x10>
 800196c:	bd10      	pop	{r4, pc}
	...

08001970 <__utoa>:
 8001970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001972:	b08b      	sub	sp, #44	; 0x2c
 8001974:	4603      	mov	r3, r0
 8001976:	460f      	mov	r7, r1
 8001978:	466d      	mov	r5, sp
 800197a:	4c1c      	ldr	r4, [pc, #112]	; (80019ec <__utoa+0x7c>)
 800197c:	f104 0e20 	add.w	lr, r4, #32
 8001980:	462e      	mov	r6, r5
 8001982:	6820      	ldr	r0, [r4, #0]
 8001984:	6861      	ldr	r1, [r4, #4]
 8001986:	3408      	adds	r4, #8
 8001988:	c603      	stmia	r6!, {r0, r1}
 800198a:	4574      	cmp	r4, lr
 800198c:	4635      	mov	r5, r6
 800198e:	d1f7      	bne.n	8001980 <__utoa+0x10>
 8001990:	7921      	ldrb	r1, [r4, #4]
 8001992:	6820      	ldr	r0, [r4, #0]
 8001994:	7131      	strb	r1, [r6, #4]
 8001996:	1e91      	subs	r1, r2, #2
 8001998:	2922      	cmp	r1, #34	; 0x22
 800199a:	6030      	str	r0, [r6, #0]
 800199c:	f04f 0100 	mov.w	r1, #0
 80019a0:	d904      	bls.n	80019ac <__utoa+0x3c>
 80019a2:	7039      	strb	r1, [r7, #0]
 80019a4:	460f      	mov	r7, r1
 80019a6:	4638      	mov	r0, r7
 80019a8:	b00b      	add	sp, #44	; 0x2c
 80019aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ac:	1e78      	subs	r0, r7, #1
 80019ae:	4606      	mov	r6, r0
 80019b0:	fbb3 f5f2 	udiv	r5, r3, r2
 80019b4:	fb02 3315 	mls	r3, r2, r5, r3
 80019b8:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80019bc:	4473      	add	r3, lr
 80019be:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80019c2:	1c4c      	adds	r4, r1, #1
 80019c4:	f806 3f01 	strb.w	r3, [r6, #1]!
 80019c8:	462b      	mov	r3, r5
 80019ca:	b965      	cbnz	r5, 80019e6 <__utoa+0x76>
 80019cc:	553d      	strb	r5, [r7, r4]
 80019ce:	187a      	adds	r2, r7, r1
 80019d0:	1acc      	subs	r4, r1, r3
 80019d2:	42a3      	cmp	r3, r4
 80019d4:	dae7      	bge.n	80019a6 <__utoa+0x36>
 80019d6:	7844      	ldrb	r4, [r0, #1]
 80019d8:	7815      	ldrb	r5, [r2, #0]
 80019da:	3301      	adds	r3, #1
 80019dc:	f800 5f01 	strb.w	r5, [r0, #1]!
 80019e0:	f802 4901 	strb.w	r4, [r2], #-1
 80019e4:	e7f4      	b.n	80019d0 <__utoa+0x60>
 80019e6:	4621      	mov	r1, r4
 80019e8:	e7e2      	b.n	80019b0 <__utoa+0x40>
 80019ea:	bf00      	nop
 80019ec:	08001a33 	.word	0x08001a33

080019f0 <_init>:
 80019f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019f2:	bf00      	nop
 80019f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019f6:	bc08      	pop	{r3}
 80019f8:	469e      	mov	lr, r3
 80019fa:	4770      	bx	lr

080019fc <_fini>:
 80019fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019fe:	bf00      	nop
 8001a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a02:	bc08      	pop	{r3}
 8001a04:	469e      	mov	lr, r3
 8001a06:	4770      	bx	lr
