Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/school/lpnu/tadohast/labs/lab2/project/Porubaimikh_Lab2/TEST_BENCH_isim_beh.exe -prj Z:/school/lpnu/tadohast/labs/lab2/project/Porubaimikh_Lab2/TEST_BENCH_beh.prj work.TEST_BENCH 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "Z:/school/lpnu/tadohast/labs/lab2/project/Porubaimikh_Lab2/TEST_BENCH.vhd" into library work
Parsing VHDL file "Z:/school/lpnu/tadohast/labs/lab2/project/Porubaimikh_Lab2/TEST_BENCH_ARCH_SIM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture sim of entity test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Built simulation executable Z:/school/lpnu/tadohast/labs/lab2/project/Porubaimikh_Lab2/TEST_BENCH_isim_beh.exe
Fuse Memory Usage: 35348 KB
Fuse CPU Usage: 312 ms
