

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 17:45:09 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  895|  895|  896|  896|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_200  |dct_2d  |  760|  760|  760|  760|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten2)
	8  / (!exitcond_flatten2)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_11 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_12 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_13 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (14)  [1/1] 3.25ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (15)  [1/1] 3.25ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_16 (16)  [1/1] 1.77ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 5.17ns
ST_2: indvar_flatten (18)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i (19)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:1  %r_i = phi i4 [ 0, %0 ], [ %tmp_i_mid2_v_v, %.reset ]

ST_2: c_i (20)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten (21)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (22)  [1/1] 2.75ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_22 (23)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: r (25)  [1/1] 2.62ns  loc: dct.c:59->dct.c:85
.reset:0  %r = add i4 1, %r_i

ST_2: exitcond_i (28)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
.reset:3  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 (29)  [1/1] 2.07ns  loc: dct.c:61->dct.c:85
.reset:4  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: tmp_i_mid2_v_v (30)  [1/1] 2.07ns  loc: dct.c:62->dct.c:85
.reset:5  %tmp_i_mid2_v_v = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp (31)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:6  %tmp = trunc i4 %tmp_i_mid2_v_v to i3


 <State 3>: 5.96ns
ST_3: tmp_i_mid2 (32)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:7  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_3: c_i_cast6 (35)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
.reset:10  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_3: tmp_9_i (39)  [1/1] 2.71ns  loc: dct.c:62->dct.c:85
.reset:14  %tmp_9_i = add i6 %c_i_cast6, %tmp_i_mid2

ST_3: tmp_i (40)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:15  %tmp_i = zext i6 %tmp_9_i to i64

ST_3: input_addr (41)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:16  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_i

ST_3: input_load (42)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
.reset:17  %input_load = load i16* %input_addr, align 2

ST_3: c (49)  [1/1] 2.62ns  loc: dct.c:61->dct.c:85
.reset:24  %c = add i4 1, %c_i_mid2


 <State 4>: 6.51ns
ST_4: StgValue_35 (26)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_4: empty (27)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: tmp_s (33)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:8  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_i_mid2_v_v, i3 0)

ST_4: tmp_40_cast (34)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
.reset:9  %tmp_40_cast = zext i7 %tmp_s to i8

ST_4: StgValue_39 (36)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_10_i (37)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:12  %tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_4: StgValue_41 (38)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: input_load (42)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
.reset:17  %input_load = load i16* %input_addr, align 2

ST_4: tmp_1_i_cast (43)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:18  %tmp_1_i_cast = zext i4 %c_i_mid2 to i8

ST_4: tmp_33 (44)  [1/1] 2.75ns  loc: dct.c:62->dct.c:85
.reset:19  %tmp_33 = add i8 %tmp_40_cast, %tmp_1_i_cast

ST_4: tmp_41_cast (45)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:20  %tmp_41_cast = zext i8 %tmp_33 to i64

ST_4: buf_2d_in_addr (46)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_41_cast

ST_4: StgValue_47 (47)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: empty_11 (48)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:23  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_10_i) nounwind

ST_4: StgValue_49 (50)  [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_50 (52)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 6>: 1.77ns
ST_6: StgValue_51 (52)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_6: StgValue_52 (53)  [1/1] 1.77ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %2


 <State 7>: 5.17ns
ST_7: indvar_flatten2 (55)  [1/1] 0.00ns
:0  %indvar_flatten2 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next2, %.reset10 ]

ST_7: r_i2 (56)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %tmp_i4_mid2_v, %.reset10 ]

ST_7: c_i6 (57)  [1/1] 0.00ns
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_7: exitcond_flatten2 (58)  [1/1] 2.91ns
:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_7: indvar_flatten_next2 (59)  [1/1] 2.75ns
:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_7: StgValue_58 (60)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten2, label %write_data.exit, label %.reset10

ST_7: r_1 (62)  [1/1] 2.62ns  loc: dct.c:71->dct.c:90
.reset10:0  %r_1 = add i4 1, %r_i2

ST_7: exitcond_i1 (65)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
.reset10:3  %exitcond_i1 = icmp eq i4 %c_i6, -8

ST_7: c_i6_mid2 (66)  [1/1] 2.07ns  loc: dct.c:73->dct.c:90
.reset10:4  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

ST_7: tmp_i4_mid2_v (67)  [1/1] 2.07ns  loc: dct.c:74->dct.c:90
.reset10:5  %tmp_i4_mid2_v = select i1 %exitcond_i1, i4 %r_1, i4 %r_i2

ST_7: tmp_1 (70)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:8  %tmp_1 = trunc i4 %tmp_i4_mid2_v to i3


 <State 8>: 6.01ns
ST_8: tmp_34 (68)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:6  %tmp_34 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_i4_mid2_v, i3 0)

ST_8: tmp_43_cast (69)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:7  %tmp_43_cast = zext i7 %tmp_34 to i8

ST_8: tmp_1_i5_mid2 (71)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:9  %tmp_1_i5_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_8: c_i6_cast2 (72)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
.reset10:10  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

ST_8: tmp_3_i_cast (76)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:14  %tmp_3_i_cast = zext i4 %c_i6_mid2 to i8

ST_8: tmp_35 (77)  [1/1] 2.75ns  loc: dct.c:74->dct.c:90
.reset10:15  %tmp_35 = add i8 %tmp_43_cast, %tmp_3_i_cast

ST_8: tmp_45_cast (78)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:16  %tmp_45_cast = zext i8 %tmp_35 to i64

ST_8: buf_2d_out_addr (79)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_45_cast

ST_8: buf_2d_out_load (80)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_4_i (81)  [1/1] 2.71ns  loc: dct.c:74->dct.c:90
.reset10:19  %tmp_4_i = add i6 %c_i6_cast2, %tmp_1_i5_mid2

ST_8: c_1 (86)  [1/1] 2.62ns  loc: dct.c:73->dct.c:90
.reset10:24  %c_1 = add i4 1, %c_i6_mid2


 <State 9>: 6.51ns
ST_9: StgValue_75 (63)  [1/1] 0.00ns
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_9: empty_12 (64)  [1/1] 0.00ns
.reset10:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: StgValue_77 (73)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:11  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_9: tmp_6_i (74)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:12  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_9: StgValue_79 (75)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
.reset10:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: buf_2d_out_load (80)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_9: tmp_5_i (82)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:20  %tmp_5_i = zext i6 %tmp_4_i to i64

ST_9: output_addr (83)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_i

ST_9: StgValue_83 (84)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_9: empty_13 (85)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_6_i) nounwind

ST_9: StgValue_85 (87)  [1/1] 0.00ns
.reset10:25  br label %2


 <State 10>: 0.00ns
ST_10: StgValue_86 (89)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11          (specbitsmap      ) [ 00000000000]
StgValue_12          (specbitsmap      ) [ 00000000000]
StgValue_13          (spectopmodule    ) [ 00000000000]
buf_2d_in            (alloca           ) [ 00111110000]
buf_2d_out           (alloca           ) [ 00111111110]
StgValue_16          (br               ) [ 01111000000]
indvar_flatten       (phi              ) [ 00100000000]
r_i                  (phi              ) [ 00100000000]
c_i                  (phi              ) [ 00100000000]
exitcond_flatten     (icmp             ) [ 00111000000]
indvar_flatten_next  (add              ) [ 01111000000]
StgValue_22          (br               ) [ 00000000000]
r                    (add              ) [ 00000000000]
exitcond_i           (icmp             ) [ 00000000000]
c_i_mid2             (select           ) [ 00111000000]
tmp_i_mid2_v_v       (select           ) [ 01111000000]
tmp                  (trunc            ) [ 00110000000]
tmp_i_mid2           (bitconcatenate   ) [ 00000000000]
c_i_cast6            (zext             ) [ 00000000000]
tmp_9_i              (add              ) [ 00000000000]
tmp_i                (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00101000000]
c                    (add              ) [ 01101000000]
StgValue_35          (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
tmp_s                (bitconcatenate   ) [ 00000000000]
tmp_40_cast          (zext             ) [ 00000000000]
StgValue_39          (specloopname     ) [ 00000000000]
tmp_10_i             (specregionbegin  ) [ 00000000000]
StgValue_41          (specpipeline     ) [ 00000000000]
input_load           (load             ) [ 00000000000]
tmp_1_i_cast         (zext             ) [ 00000000000]
tmp_33               (add              ) [ 00000000000]
tmp_41_cast          (zext             ) [ 00000000000]
buf_2d_in_addr       (getelementptr    ) [ 00000000000]
StgValue_47          (store            ) [ 00000000000]
empty_11             (specregionend    ) [ 00000000000]
StgValue_49          (br               ) [ 01111000000]
StgValue_51          (call             ) [ 00000000000]
StgValue_52          (br               ) [ 00000011110]
indvar_flatten2      (phi              ) [ 00000001000]
r_i2                 (phi              ) [ 00000001000]
c_i6                 (phi              ) [ 00000001000]
exitcond_flatten2    (icmp             ) [ 00000001110]
indvar_flatten_next2 (add              ) [ 00000011110]
StgValue_58          (br               ) [ 00000000000]
r_1                  (add              ) [ 00000000000]
exitcond_i1          (icmp             ) [ 00000000000]
c_i6_mid2            (select           ) [ 00000001100]
tmp_i4_mid2_v        (select           ) [ 00000011110]
tmp_1                (trunc            ) [ 00000001100]
tmp_34               (bitconcatenate   ) [ 00000000000]
tmp_43_cast          (zext             ) [ 00000000000]
tmp_1_i5_mid2        (bitconcatenate   ) [ 00000000000]
c_i6_cast2           (zext             ) [ 00000000000]
tmp_3_i_cast         (zext             ) [ 00000000000]
tmp_35               (add              ) [ 00000000000]
tmp_45_cast          (zext             ) [ 00000000000]
buf_2d_out_addr      (getelementptr    ) [ 00000001010]
tmp_4_i              (add              ) [ 00000001010]
c_1                  (add              ) [ 00000011010]
StgValue_75          (specloopname     ) [ 00000000000]
empty_12             (speclooptripcount) [ 00000000000]
StgValue_77          (specloopname     ) [ 00000000000]
tmp_6_i              (specregionbegin  ) [ 00000000000]
StgValue_79          (specpipeline     ) [ 00000000000]
buf_2d_out_load      (load             ) [ 00000000000]
tmp_5_i              (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
StgValue_83          (store            ) [ 00000000000]
empty_13             (specregionend    ) [ 00000000000]
StgValue_85          (br               ) [ 00000011110]
StgValue_86          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_in_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2d_out_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2d_in_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_47_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2d_out_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_83_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/9 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="r_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="c_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="c_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten2_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten2_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/7 "/>
</bind>
</comp>

<comp id="178" class="1005" name="r_i2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_i2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/7 "/>
</bind>
</comp>

<comp id="189" class="1005" name="c_i6_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="c_i6_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="4" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_dct_2d_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="3" bw="14" slack="0"/>
<pin id="205" dir="0" index="4" bw="15" slack="0"/>
<pin id="206" dir="0" index="5" bw="15" slack="0"/>
<pin id="207" dir="0" index="6" bw="15" slack="0"/>
<pin id="208" dir="0" index="7" bw="15" slack="0"/>
<pin id="209" dir="0" index="8" bw="15" slack="0"/>
<pin id="210" dir="0" index="9" bw="15" slack="0"/>
<pin id="211" dir="0" index="10" bw="15" slack="0"/>
<pin id="212" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_flatten_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten_next_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="r_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="exitcond_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="c_i_mid2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_i_mid2_v_v_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_i_mid2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="c_i_cast6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_9_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="c_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="1"/>
<pin id="290" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="2"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_40_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_i_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="2"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_33_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_41_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_flatten2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="indvar_flatten_next2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="r_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="exitcond_i1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="c_i6_mid2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i6_mid2/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_i4_mid2_v_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="4" slack="0"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i4_mid2_v/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_34_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="1"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_43_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_i5_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="1"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i5_mid2/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="c_i6_cast2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_3_i_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_cast/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_35_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_45_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_4_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_i/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="c_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="1"/>
<pin id="405" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_5_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/9 "/>
</bind>
</comp>

<comp id="411" class="1005" name="exitcond_flatten_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="415" class="1005" name="indvar_flatten_next_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="420" class="1005" name="c_i_mid2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_i_mid2_v_v_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_mid2_v_v "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="438" class="1005" name="input_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="c_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="448" class="1005" name="exitcond_flatten2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="indvar_flatten_next2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="c_i6_mid2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6_mid2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_i4_mid2_v_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i4_mid2_v "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="buf_2d_out_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_4_i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="1"/>
<pin id="482" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="485" class="1005" name="c_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="93" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="116" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="200" pin=8"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="200" pin=9"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="200" pin=10"/></net>

<net id="226"><net_src comp="138" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="138" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="149" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="160" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="160" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="240" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="234" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="149" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="266" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="299" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="321"><net_src comp="171" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="171" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="182" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="193" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="193" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="335" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="329" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="182" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="389"><net_src comp="368" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="400"><net_src comp="379" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="372" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="414"><net_src comp="222" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="228" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="423"><net_src comp="246" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="430"><net_src comp="254" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="436"><net_src comp="262" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="441"><net_src comp="86" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="446"><net_src comp="287" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="451"><net_src comp="317" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="323" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="460"><net_src comp="341" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="467"><net_src comp="349" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="473"><net_src comp="357" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="478"><net_src comp="110" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="483"><net_src comp="396" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="488"><net_src comp="402" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table_0 | {5 6 }
	Port: dct : dct_coeff_table_1 | {5 6 }
	Port: dct : dct_coeff_table_2 | {5 6 }
	Port: dct : dct_coeff_table_3 | {5 6 }
	Port: dct : dct_coeff_table_4 | {5 6 }
	Port: dct : dct_coeff_table_5 | {5 6 }
	Port: dct : dct_coeff_table_6 | {5 6 }
	Port: dct : dct_coeff_table_7 | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_22 : 2
		r : 1
		exitcond_i : 1
		c_i_mid2 : 2
		tmp_i_mid2_v_v : 2
		tmp : 3
	State 3
		tmp_9_i : 1
		tmp_i : 2
		input_addr : 3
		input_load : 4
	State 4
		tmp_40_cast : 1
		tmp_33 : 2
		tmp_41_cast : 3
		buf_2d_in_addr : 4
		StgValue_47 : 5
		empty_11 : 1
	State 5
	State 6
	State 7
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_58 : 2
		r_1 : 1
		exitcond_i1 : 1
		c_i6_mid2 : 2
		tmp_i4_mid2_v : 2
		tmp_1 : 3
	State 8
		tmp_43_cast : 1
		tmp_35 : 2
		tmp_45_cast : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		tmp_4_i : 1
	State 9
		output_addr : 1
		StgValue_83 : 2
		empty_13 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_200      |    3    |    8    |  35.563 |   631   |   528   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_228 |    0    |    0    |    0    |    0    |    15   |
|          |           r_fu_234          |    0    |    0    |    0    |    0    |    13   |
|          |        tmp_9_i_fu_276       |    0    |    0    |    0    |    0    |    15   |
|          |           c_fu_287          |    0    |    0    |    0    |    0    |    13   |
|    add   |        tmp_33_fu_306        |    0    |    0    |    0    |    0    |    15   |
|          | indvar_flatten_next2_fu_323 |    0    |    0    |    0    |    0    |    15   |
|          |          r_1_fu_329         |    0    |    0    |    0    |    0    |    13   |
|          |        tmp_35_fu_385        |    0    |    0    |    0    |    0    |    15   |
|          |        tmp_4_i_fu_396       |    0    |    0    |    0    |    0    |    15   |
|          |          c_1_fu_402         |    0    |    0    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_246       |    0    |    0    |    0    |    0    |    4    |
|  select  |    tmp_i_mid2_v_v_fu_254    |    0    |    0    |    0    |    0    |    4    |
|          |       c_i6_mid2_fu_341      |    0    |    0    |    0    |    0    |    4    |
|          |     tmp_i4_mid2_v_fu_349    |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_222   |    0    |    0    |    0    |    0    |    4    |
|   icmp   |      exitcond_i_fu_240      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_317  |    0    |    0    |    0    |    0    |    4    |
|          |      exitcond_i1_fu_335     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_fu_262         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_357        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_mid2_fu_266      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_s_fu_292        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_34_fu_361        |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_1_i5_mid2_fu_372    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_273      |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i_fu_282        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_299     |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_1_i_cast_fu_303     |    0    |    0    |    0    |    0    |    0    |
|   zext   |      tmp_41_cast_fu_312     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_43_cast_fu_368     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i6_cast2_fu_379      |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_3_i_cast_fu_382     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_391     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_5_i_fu_407       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    8    |  35.563 |   631   |   698   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    buf_2d_in    |    1   |    0   |    0   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    2   |   119  |   16   |
+-----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_475  |    6   |
|         c_1_reg_485        |    4   |
|      c_i6_mid2_reg_457     |    4   |
|        c_i6_reg_189        |    4   |
|      c_i_mid2_reg_420      |    4   |
|         c_i_reg_156        |    4   |
|          c_reg_443         |    4   |
|  exitcond_flatten2_reg_448 |    1   |
|  exitcond_flatten_reg_411  |    1   |
|   indvar_flatten2_reg_167  |    7   |
|indvar_flatten_next2_reg_452|    7   |
| indvar_flatten_next_reg_415|    7   |
|   indvar_flatten_reg_134   |    7   |
|     input_addr_reg_438     |    6   |
|        r_i2_reg_178        |    4   |
|         r_i_reg_145        |    4   |
|        tmp_1_reg_470       |    3   |
|       tmp_4_i_reg_480      |    6   |
|    tmp_i4_mid2_v_reg_464   |    4   |
|   tmp_i_mid2_v_v_reg_427   |    4   |
|         tmp_reg_433        |    3   |
+----------------------------+--------+
|            Total           |   94   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    8   |   35   |   631  |   698  |
|   Memory  |    2   |    -   |    -   |   119  |   16   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   39   |   844  |   732  |
+-----------+--------+--------+--------+--------+--------+
