// Seed: 1550646981
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2
);
  assign id_2 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor id_10
);
  wire id_12 = 1;
  supply1 id_13 = id_5, id_14, id_15;
  wire id_16;
  wire id_17;
  wor  id_18;
  wire id_19;
  wire id_20;
  tri1 id_21 = id_15 && {id_18, id_4} && id_1;
  module_0(
      id_2, id_14, id_15
  );
  wire id_22;
endmodule
