\hypertarget{struct_d_b_g_m_c_u___type_def}{}\section{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug M\+CU.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{I\+D\+C\+O\+DE}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{A\+P\+B1\+FZ}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{A\+P\+B2\+FZ}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Debug M\+CU. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}\label{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZ@{APB1FZ}}
\index{APB1FZ@{APB1FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\subsubsection{\texorpdfstring{APB1FZ}{APB1FZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+A\+P\+B1\+FZ}

Debug M\+CU A\+P\+B1 freeze register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}\label{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ@{APB2FZ}}
\index{APB2FZ@{APB2FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\subsubsection{\texorpdfstring{APB2FZ}{APB2FZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+A\+P\+B2\+FZ}

Debug M\+CU A\+P\+B2 freeze register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}\label{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+CR}

Debug M\+CU configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}\label{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\subsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+I\+D\+C\+O\+DE}

M\+CU device ID code, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
