<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NR-9C" package="QFN88P" speed="6" partNumber="GW1NR-LV9QN88PC6/I5"/>
    <FileList>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/ResetGen_Module.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/button.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/clk_divider.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/dds_top.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/interpolator.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/lookup_table.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/oscillator.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/pll_module.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/romcoefv2.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/rotary.v" type="verilog"/>
        <File path="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/sampling_control.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/impl/gwsynthesis/DDS_project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
