// Seed: 3938985932
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = 1'd0;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4
);
  integer id_5;
endmodule
