INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Desktop/exp3b/exp3b.gen/sources_1/ip/distributed_ram/sim/distributed_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributed_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Desktop/dc_env/exp3/distributed_ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Desktop/dc_env/exp3/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Desktop/exp3b/exp3b.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
