
*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 313.137 ; gain = 106.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:84]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:84]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
WARNING: [Synth 8-3848] Net match in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 350.457 ; gain = 143.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
WARNING: [Synth 8-3295] tying undriven pin control:match to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 350.457 ; gain = 143.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.465 ; gain = 446.996

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[15] )
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.465 ; gain = 446.996

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    34|
|4     |LUT2   |     4|
|5     |LUT3   |    24|
|6     |LUT4   |    40|
|7     |LUT5   |    20|
|8     |LUT6   |    21|
|9     |FDCE   |     7|
|10    |FDRE   |    67|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   267|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    90|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     5|
|9     |    store     |DigitStore       |    36|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 653.465 ; gain = 446.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 653.465 ; gain = 113.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.465 ; gain = 446.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 653.465 ; gain = 420.637
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 653.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:11:57 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.656 ; gain = 107.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:84]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:84]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
WARNING: [Synth 8-3848] Net match in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.977 ; gain = 144.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
WARNING: [Synth 8-3295] tying undriven pin control:match to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.977 ; gain = 144.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.883 ; gain = 447.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[15] )
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.883 ; gain = 447.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.883 ; gain = 447.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    34|
|4     |LUT2   |     4|
|5     |LUT3   |    24|
|6     |LUT4   |    40|
|7     |LUT5   |    21|
|8     |LUT6   |    21|
|9     |FDCE   |     7|
|10    |FDRE   |    67|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   268|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    91|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     5|
|9     |    store     |DigitStore       |    37|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 653.883 ; gain = 114.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 653.883 ; gain = 447.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.883 ; gain = 421.258
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 653.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:15:41 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 313.559 ; gain = 106.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-689] width (16) of port connection 'out' does not match port width (20) of module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:48]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
WARNING: [Synth 8-3848] Net match in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.883 ; gain = 143.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
WARNING: [Synth 8-3295] tying undriven pin control:match to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.883 ; gain = 143.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.754 ; gain = 446.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[15] )
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 653.754 ; gain = 446.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.754 ; gain = 446.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    34|
|4     |LUT2   |     4|
|5     |LUT3   |    24|
|6     |LUT4   |    40|
|7     |LUT5   |    21|
|8     |LUT6   |    21|
|9     |FDCE   |     7|
|10    |FDRE   |    67|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   268|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    91|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     5|
|9     |    store     |DigitStore       |    37|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 653.754 ; gain = 114.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 653.754 ; gain = 446.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 653.754 ; gain = 421.281
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 653.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:28:17 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.879 ; gain = 106.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:81]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:81]
WARNING: [Synth 8-3848] Net match in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.203 ; gain = 144.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
WARNING: [Synth 8-3295] tying undriven pin control:match to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.203 ; gain = 144.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.102 ; gain = 446.953

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\password/password_reg[15] )
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (password/password_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.102 ; gain = 446.953

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    34|
|4     |LUT2   |     4|
|5     |LUT3   |    24|
|6     |LUT4   |    40|
|7     |LUT5   |    21|
|8     |LUT6   |    21|
|9     |FDCE   |     7|
|10    |FDRE   |    67|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   268|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    91|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     5|
|9     |    store     |DigitStore       |    37|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 654.102 ; gain = 114.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.102 ; gain = 446.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 654.102 ; gain = 421.637
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 654.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:40:20 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.563 ; gain = 106.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'match' does not match port width (1) of module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:61]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:79]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:79]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.891 ; gain = 143.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.891 ; gain = 143.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.770 ; gain = 446.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.770 ; gain = 446.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    33|
|4     |LUT2   |     3|
|5     |LUT3   |    17|
|6     |LUT4   |    41|
|7     |LUT5   |    21|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    83|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   285|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    85|
|6     |    decoder   |Decoder_         |    50|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    31|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.770 ; gain = 446.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 653.770 ; gain = 114.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 653.770 ; gain = 446.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 653.770 ; gain = 421.313
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 653.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:45:33 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.410 ; gain = 106.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'match' does not match port width (1) of module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:61]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:79]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:79]
WARNING: [Synth 8-3848] Net buzzer in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:8]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port buzzer
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.734 ; gain = 143.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.734 ; gain = 143.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port buzzer
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.672 ; gain = 446.672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.672 ; gain = 446.672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    33|
|4     |LUT2   |     3|
|5     |LUT3   |    17|
|6     |LUT4   |    41|
|7     |LUT5   |    20|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    83|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    19|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   284|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    84|
|6     |    decoder   |Decoder_         |    50|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    30|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 653.672 ; gain = 114.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 653.672 ; gain = 446.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 653.672 ; gain = 420.395
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 653.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:49:34 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.945 ; gain = 106.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:80]
WARNING: [Synth 8-3848] Net buzzer in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:8]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port buzzer
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.266 ; gain = 144.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.266 ; gain = 144.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port buzzer
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.297 ; gain = 447.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.297 ; gain = 447.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    33|
|4     |LUT2   |     2|
|5     |LUT3   |    18|
|6     |LUT4   |    40|
|7     |LUT5   |    23|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    83|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    19|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   286|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    86|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    33|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 654.297 ; gain = 114.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.297 ; gain = 447.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 654.297 ; gain = 421.816
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 654.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 21:53:02 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 313.855 ; gain = 106.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.176 ; gain = 144.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 351.176 ; gain = 144.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.152 ; gain = 447.109

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.152 ; gain = 447.109

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.152 ; gain = 447.109

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    33|
|4     |LUT2   |     2|
|5     |LUT3   |    18|
|6     |LUT4   |    40|
|7     |LUT5   |    23|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    83|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   286|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    86|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    33|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 654.152 ; gain = 114.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.152 ; gain = 447.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 654.152 ; gain = 420.883
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 654.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:01:31 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14532 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module clkdiv [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/clkdiv.sv:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 324.363 ; gain = 117.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/clkdiv.sv:22]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 26 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/clkdiv.sv:22]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.188 ; gain = 137.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.188 ; gain = 137.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 653.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.988 ; gain = 447.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.988 ; gain = 447.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     9|
|3     |LUT1   |    29|
|4     |LUT2   |    28|
|5     |LUT3   |    18|
|6     |LUT4   |    12|
|7     |LUT5   |    21|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    79|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   273|
|2     |  clkdiv      |clkdiv           |    93|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    86|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    33|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 653.988 ; gain = 107.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.988 ; gain = 447.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.988 ; gain = 421.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 653.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:10:58 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12224 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module clkdiv [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/clkdiv.sv:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 324.172 ; gain = 117.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/clkdiv.sv:22]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 26 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/clkdiv.sv:22]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 343.973 ; gain = 137.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 343.973 ; gain = 137.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc:303]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc:303]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc:304]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc:304]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 654.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.188 ; gain = 447.695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.188 ; gain = 447.695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     9|
|3     |LUT1   |    29|
|4     |LUT2   |    28|
|5     |LUT3   |    18|
|6     |LUT4   |    12|
|7     |LUT5   |    21|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    79|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   273|
|2     |  clkdiv      |clkdiv           |    93|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    86|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    33|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.188 ; gain = 447.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 654.188 ; gain = 107.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 654.188 ; gain = 447.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 20 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 654.188 ; gain = 421.324
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 654.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:14:20 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.789 ; gain = 106.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.113 ; gain = 142.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.113 ; gain = 142.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property IOSTANDARD LVCMOS33 [get_ports {buzzer}
##Bank = 35, Pin name = IO_L20N_T3_35,						Sch name = JD4
#set_property PACKAGE_PIN G3 [get_ports {JD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ ... (truncated) ' found in constraint file. [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc:304]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 653.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.918 ; gain = 446.758

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 653.918 ; gain = 446.758

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    33|
|4     |LUT2   |     2|
|5     |LUT3   |    18|
|6     |LUT4   |    40|
|7     |LUT5   |    23|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    83|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   286|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    86|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    33|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 653.918 ; gain = 446.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 653.918 ; gain = 113.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 653.918 ; gain = 446.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 653.918 ; gain = 421.457
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 653.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:15:54 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 314.160 ; gain = 107.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:85]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
WARNING: [Synth 8-3331] design Display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.520 ; gain = 143.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.520 ; gain = 143.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TopLevel has port buzzer driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.289 ; gain = 447.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.289 ; gain = 447.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    33|
|4     |LUT2   |     2|
|5     |LUT3   |    18|
|6     |LUT4   |    40|
|7     |LUT5   |    23|
|8     |LUT6   |    30|
|9     |FDCE   |     7|
|10    |FDRE   |    83|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   286|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    18|
|4     |  display     |Display          |    25|
|5     |  keyPad      |KeyPadController |    86|
|6     |    decoder   |Decoder_         |    49|
|7     |      counter |BinaryCounter    |    20|
|8     |    ltp_valid |LevelToPulse     |     4|
|9     |    store     |DigitStore       |    33|
|10    |  password    |PasswordStore    |    23|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 654.289 ; gain = 113.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.289 ; gain = 447.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 654.289 ; gain = 421.180
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 654.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:17:15 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.332 ; gain = 106.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:83]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:83]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-350] instance 'buzzerController' of module 'Buzzer' requires 4 connections, but only 3 given [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:78]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.668 ; gain = 144.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.668 ; gain = 144.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.492 ; gain = 447.836

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (buzzerController/ltp_done/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (buzzerController/ltp_done/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.492 ; gain = 447.836

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     3|
|5     |LUT3   |    29|
|6     |LUT4   |    64|
|7     |LUT5   |    33|
|8     |LUT6   |    40|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   567|
|2     |  buzzerController |Buzzer                 |   276|
|3     |    bcdCnt         |bcdCounter             |    42|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    10|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    21|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    86|
|15    |    decoder        |Decoder_               |    49|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    33|
|19    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 654.492 ; gain = 113.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.492 ; gain = 447.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.492 ; gain = 421.422
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 654.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:22:19 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 314.680 ; gain = 108.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:72]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
WARNING: [Synth 8-350] instance 'control' of module 'ControlFSM' requires 10 connections, but only 9 given [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:60]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:83]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:83]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-350] instance 'buzzerController' of module 'Buzzer' requires 4 connections, but only 3 given [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:78]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design ControlFSM has unconnected port buzzerDone
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.035 ; gain = 144.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.035 ; gain = 144.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 654.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.906 ; gain = 448.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (buzzerController/ltp_done/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (buzzerController/ltp_done/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.906 ; gain = 448.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     2|
|5     |LUT3   |    29|
|6     |LUT4   |    67|
|7     |LUT5   |    34|
|8     |LUT6   |    37|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   567|
|2     |  buzzerController |Buzzer                 |   276|
|3     |    bcdCnt         |bcdCounter             |    42|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    10|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    21|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    86|
|15    |    decoder        |Decoder_               |    49|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    33|
|19    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 654.906 ; gain = 113.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.906 ; gain = 448.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 654.906 ; gain = 421.879
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 654.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:30:25 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.785 ; gain = 106.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
WARNING: [Synth 8-350] instance 'control' of module 'ControlFSM' requires 10 connections, but only 9 given [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:60]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:83]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:83]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized3' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized3' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-350] instance 'buzzerController' of module 'Buzzer' requires 4 connections, but only 3 given [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:78]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design ControlFSM has unconnected port buzzerDone
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.121 ; gain = 144.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.121 ; gain = 144.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 655.086 ; gain = 448.008

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (buzzerController/ltp_done/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (buzzerController/ltp_done/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.086 ; gain = 448.008

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.086 ; gain = 448.008

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    42|
|3     |LUT1   |   153|
|4     |LUT2   |     2|
|5     |LUT3   |    30|
|6     |LUT4   |    69|
|7     |LUT5   |    34|
|8     |LUT6   |    43|
|9     |FDCE   |     7|
|10    |FDRE   |   223|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   645|
|2     |  buzzerController |Buzzer                 |   353|
|3     |    bcdCnt         |bcdCounter             |    41|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    11|
|7     |      cntr4        |decCntr_2              |    10|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2        |clkdiv__parameterized3 |    78|
|10    |    clkDiv2k       |clkdiv__parameterized2 |    78|
|11    |    clkDiv800      |clkdiv__parameterized1 |    78|
|12    |  clkdiv           |clkdiv                 |   106|
|13    |  control          |ControlFSM             |    22|
|14    |  display          |Display                |    25|
|15    |  keyPad           |KeyPadController       |    86|
|16    |    decoder        |Decoder_               |    49|
|17    |      counter      |BinaryCounter          |    20|
|18    |    ltp_valid      |LevelToPulse           |     4|
|19    |    store          |DigitStore             |    33|
|20    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 655.086 ; gain = 114.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.086 ; gain = 448.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 655.086 ; gain = 421.773
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 655.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:39:13 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.551 ; gain = 106.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized3' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized3' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 349.902 ; gain = 142.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 349.902 ; gain = 142.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.938 ; gain = 447.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.938 ; gain = 447.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.938 ; gain = 447.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    42|
|3     |LUT1   |   154|
|4     |LUT2   |     3|
|5     |LUT3   |    27|
|6     |LUT4   |    78|
|7     |LUT5   |    28|
|8     |LUT6   |    45|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   225|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   655|
|2     |  buzzerController |Buzzer                 |   360|
|3     |    bcdCnt         |bcdCounter             |    45|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_1              |    10|
|6     |      cntr3        |decCntr_2              |    12|
|7     |      cntr4        |decCntr_3              |    13|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2        |clkdiv__parameterized3 |    78|
|10    |    clkDiv2k       |clkdiv__parameterized2 |    79|
|11    |    clkDiv800      |clkdiv__parameterized1 |    78|
|12    |    ltp_done       |LevelToPulse_0         |     2|
|13    |  clkdiv           |clkdiv                 |   106|
|14    |  control          |ControlFSM             |    16|
|15    |  display          |Display                |    32|
|16    |  keyPad           |KeyPadController       |    88|
|17    |    decoder        |Decoder_               |    53|
|18    |      counter      |BinaryCounter          |    20|
|19    |    ltp_valid      |LevelToPulse           |     4|
|20    |    store          |DigitStore             |    31|
|21    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 654.938 ; gain = 113.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.938 ; gain = 447.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 654.938 ; gain = 422.453
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 654.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:45:44 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.613 ; gain = 106.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
ERROR: [Synth 8-27] procedural assign not supported [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:86]
ERROR: [Synth 8-285] failed synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
ERROR: [Synth 8-285] failed synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.953 ; gain = 144.102
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 22:58:16 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9668 
ERROR: [Synth 8-1031] buzzMode is not declared [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:80]
ERROR: [Synth 8-1031] buzzMode is not declared [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:82]
ERROR: [Synth 8-1031] buzzMode is not declared [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:84]
INFO: [Synth 8-2350] module ControlFSM ignored due to previous errors [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
Failed to read verilog 'C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:01:52 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.707 ; gain = 106.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized3' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized3' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.078 ; gain = 142.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.078 ; gain = 142.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 655.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.066 ; gain = 447.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.066 ; gain = 447.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.066 ; gain = 447.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    42|
|3     |LUT1   |   153|
|4     |LUT2   |     5|
|5     |LUT3   |    26|
|6     |LUT4   |    77|
|7     |LUT5   |    31|
|8     |LUT6   |    43|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   225|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   655|
|2     |  buzzerController |Buzzer                 |   359|
|3     |    bcdCnt         |bcdCounter             |    45|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_1              |    10|
|6     |      cntr3        |decCntr_2              |    12|
|7     |      cntr4        |decCntr_3              |    13|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2        |clkdiv__parameterized3 |    78|
|10    |    clkDiv2k       |clkdiv__parameterized2 |    78|
|11    |    clkDiv800      |clkdiv__parameterized1 |    78|
|12    |    ltp_done       |LevelToPulse_0         |     2|
|13    |  clkdiv           |clkdiv                 |   106|
|14    |  control          |ControlFSM             |    17|
|15    |  display          |Display                |    32|
|16    |  keyPad           |KeyPadController       |    88|
|17    |    decoder        |Decoder_               |    53|
|18    |      counter      |BinaryCounter          |    20|
|19    |    ltp_valid      |LevelToPulse           |     4|
|20    |    store          |DigitStore             |    31|
|21    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 655.066 ; gain = 113.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.066 ; gain = 447.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 655.066 ; gain = 422.539
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 655.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:02:55 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 314.398 ; gain = 107.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.746 ; gain = 144.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.746 ; gain = 144.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.766 ; gain = 448.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.766 ; gain = 448.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     4|
|5     |LUT3   |    25|
|6     |LUT4   |    73|
|7     |LUT5   |    29|
|8     |LUT6   |    41|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   194|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   576|
|2     |  buzzerController |Buzzer                 |   280|
|3     |    bcdCnt         |bcdCounter             |    44|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_1              |    10|
|6     |      cntr3        |decCntr_2              |    11|
|7     |      cntr4        |decCntr_3              |    13|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |    ltp_done       |LevelToPulse_0         |     2|
|12    |  clkdiv           |clkdiv                 |   106|
|13    |  control          |ControlFSM             |    17|
|14    |  display          |Display                |    32|
|15    |  keyPad           |KeyPadController       |    88|
|16    |    decoder        |Decoder_               |    53|
|17    |      counter      |BinaryCounter          |    20|
|18    |    ltp_valid      |LevelToPulse           |     4|
|19    |    store          |DigitStore             |    31|
|20    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 654.766 ; gain = 113.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.766 ; gain = 448.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 654.766 ; gain = 421.738
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 654.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:05:59 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.809 ; gain = 106.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.164 ; gain = 142.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.164 ; gain = 142.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.121 ; gain = 447.922

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.121 ; gain = 447.922

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    24|
|6     |LUT4   |    74|
|7     |LUT5   |    25|
|8     |LUT6   |    45|
|9     |MUXF7  |     1|
|10    |FDCE   |     8|
|11    |FDPE   |     1|
|12    |FDRE   |   192|
|13    |LD     |    14|
|14    |IBUF   |     6|
|15    |OBUF   |    20|
|16    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   577|
|2     |  buzzerController |Buzzer                 |   280|
|3     |    bcdCnt         |bcdCounter             |    46|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    14|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    17|
|13    |  display          |Display                |    32|
|14    |  keyPad           |KeyPadController       |    89|
|15    |    decoder        |Decoder_               |    53|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    32|
|19    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 655.121 ; gain = 113.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.121 ; gain = 447.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 655.121 ; gain = 422.613
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 655.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:28:18 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14396 
ERROR: [Synth 8-2715] syntax error near endmodule [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:48]
Failed to read verilog 'C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:39:06 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8200 
ERROR: [Synth 8-2715] syntax error near endmodule [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:48]
Failed to read verilog 'C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:39:40 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13088 
ERROR: [Synth 8-2715] syntax error near endmodule [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:48]
Failed to read verilog 'C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:41:19 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.375 ; gain = 106.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.711 ; gain = 143.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.711 ; gain = 143.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.680 ; gain = 447.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.680 ; gain = 447.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     5|
|5     |LUT3   |    24|
|6     |LUT4   |    73|
|7     |LUT5   |    24|
|8     |LUT6   |    44|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   192|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   572|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    11|
|7     |      cntr4        |decCntr_2              |    12|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    16|
|13    |  display          |Display                |    32|
|14    |  keyPad           |KeyPadController       |    88|
|15    |    decoder        |Decoder_               |    53|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    31|
|19    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 654.680 ; gain = 114.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.680 ; gain = 447.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.680 ; gain = 421.473
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 654.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:42:31 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 314.340 ; gain = 107.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.715 ; gain = 144.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.715 ; gain = 144.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.734 ; gain = 449.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.734 ; gain = 449.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     4|
|5     |LUT3   |    25|
|6     |LUT4   |    73|
|7     |LUT5   |    29|
|8     |LUT6   |    41|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   194|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   576|
|2     |  buzzerController |Buzzer                 |   280|
|3     |    bcdCnt         |bcdCounter             |    44|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_1              |    10|
|6     |      cntr3        |decCntr_2              |    11|
|7     |      cntr4        |decCntr_3              |    13|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |    ltp_done       |LevelToPulse_0         |     2|
|12    |  clkdiv           |clkdiv                 |   106|
|13    |  control          |ControlFSM             |    17|
|14    |  display          |Display                |    32|
|15    |  keyPad           |KeyPadController       |    88|
|16    |    decoder        |Decoder_               |    53|
|17    |      counter      |BinaryCounter          |    20|
|18    |    ltp_valid      |LevelToPulse           |     4|
|19    |    store          |DigitStore             |    31|
|20    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 655.734 ; gain = 114.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.734 ; gain = 449.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 655.734 ; gain = 423.137
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 655.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:46:11 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 313.773 ; gain = 106.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.145 ; gain = 142.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.145 ; gain = 142.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 655.035 ; gain = 447.738

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.035 ; gain = 447.738

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    24|
|6     |LUT4   |    73|
|7     |LUT5   |    24|
|8     |LUT6   |    45|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   192|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   574|
|2     |  buzzerController |Buzzer                 |   279|
|3     |    bcdCnt         |bcdCounter             |    45|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    13|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    16|
|13    |  display          |Display                |    32|
|14    |  keyPad           |KeyPadController       |    88|
|15    |    decoder        |Decoder_               |    53|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    31|
|19    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 655.035 ; gain = 113.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.035 ; gain = 447.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 655.035 ; gain = 422.500
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 655.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:55:36 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 314.125 ; gain = 106.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:73]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.477 ; gain = 143.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:28]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.477 ; gain = 143.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                            00001 |                              000
                    ECUR |                            00010 |                              001
                   NPASS |                            00100 |                              010
                 CORRECT |                            01000 |                              011
                   WRONG |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.367 ; gain = 448.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.367 ; gain = 448.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     5|
|5     |LUT3   |    24|
|6     |LUT4   |    73|
|7     |LUT5   |    27|
|8     |LUT6   |    42|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |   192|
|12    |LD     |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
|15    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   573|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    11|
|7     |      cntr4        |decCntr_2              |    12|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    17|
|13    |  display          |Display                |    32|
|14    |  keyPad           |KeyPadController       |    88|
|15    |    decoder        |Decoder_               |    53|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    31|
|19    |  password         |PasswordStore          |    23|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 655.367 ; gain = 113.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 448.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 655.367 ; gain = 422.840
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 655.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 23:58:10 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19996 
ERROR: [Synth 8-2715] syntax error near logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:6]
Failed to read verilog 'C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 02:09:54 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 313.863 ; gain = 107.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
WARNING: [Synth 8-350] instance 'keyPad' of module 'KeyPadController' requires 10 connections, but only 9 given [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:54]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:86]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design KeyPadController has unconnected port clear
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 351.199 ; gain = 144.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 351.199 ; gain = 144.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 655.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.137 ; gain = 448.281

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 655.137 ; gain = 448.281

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    30|
|6     |LUT4   |    69|
|7     |LUT5   |    21|
|8     |LUT6   |    46|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   570|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    11|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    20|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    95|
|15    |    decoder        |Decoder_               |    49|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    42|
|19    |  password         |PasswordStore          |    17|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 655.137 ; gain = 114.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 655.137 ; gain = 448.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.137 ; gain = 421.930
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 655.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 02:11:05 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 313.816 ; gain = 107.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 351.152 ; gain = 144.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 351.152 ; gain = 144.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 655.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.090 ; gain = 448.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.090 ; gain = 448.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    30|
|6     |LUT4   |    69|
|7     |LUT5   |    21|
|8     |LUT6   |    48|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   572|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    11|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    20|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    96|
|15    |    decoder        |Decoder_               |    50|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     5|
|18    |    store          |DigitStore             |    41|
|19    |  password         |PasswordStore          |    18|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 655.090 ; gain = 114.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.090 ; gain = 448.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.090 ; gain = 421.934
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 655.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 03:38:40 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 314.035 ; gain = 107.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.371 ; gain = 144.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 351.371 ; gain = 144.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 655.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 655.273 ; gain = 448.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.273 ; gain = 448.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    31|
|6     |LUT4   |    69|
|7     |LUT5   |    21|
|8     |LUT6   |    46|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   571|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    11|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    20|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    96|
|15    |    decoder        |Decoder_               |    50|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    42|
|19    |  password         |PasswordStore          |    17|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 655.273 ; gain = 114.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.273 ; gain = 448.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.273 ; gain = 422.031
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 655.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 03:47:44 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 314.137 ; gain = 106.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.469 ; gain = 144.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 351.469 ; gain = 144.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 655.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.371 ; gain = 448.207

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 655.371 ; gain = 448.207

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.371 ; gain = 448.207

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    30|
|6     |LUT4   |    69|
|7     |LUT5   |    21|
|8     |LUT6   |    48|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   572|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    11|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    20|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    96|
|15    |    decoder        |Decoder_               |    50|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     5|
|18    |    store          |DigitStore             |    41|
|19    |  password         |PasswordStore          |    18|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 655.371 ; gain = 114.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 655.371 ; gain = 448.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 655.371 ; gain = 422.898
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 655.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 03:51:05 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 313.535 ; gain = 106.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 350.941 ; gain = 143.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 350.941 ; gain = 143.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 654.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.957 ; gain = 447.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 654.957 ; gain = 447.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.957 ; gain = 447.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     6|
|5     |LUT3   |    31|
|6     |LUT4   |    69|
|7     |LUT5   |    21|
|8     |LUT6   |    46|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   571|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    11|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    20|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    96|
|15    |    decoder        |Decoder_               |    50|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    42|
|19    |  password         |PasswordStore          |    17|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 654.957 ; gain = 114.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 654.957 ; gain = 447.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 654.957 ; gain = 422.813
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 654.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 03:56:03 2017...

*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 314.402 ; gain = 107.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:74]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:87]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized0' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized0' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized1' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 800 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 62500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized1' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'clkdiv__parameterized2' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 2048 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 24414 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv__parameterized2' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'bcdCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'decCntr' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'decCntr' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/decCntr.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bcdCounter' (12#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/bcdCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (13#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/Buzzer.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (14#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.754 ; gain = 144.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:29]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 350.754 ; gain = 144.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 654.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "buzzerMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clkdiv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkdiv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decCntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv2k/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv800/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buzzerController/clkDiv1000/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 654.676 ; gain = 447.973

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.676 ; gain = 447.973

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.676 ; gain = 447.973

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |   123|
|4     |LUT2   |     7|
|5     |LUT3   |    30|
|6     |LUT4   |    69|
|7     |LUT5   |    20|
|8     |LUT6   |    47|
|9     |FDCE   |     7|
|10    |FDRE   |   192|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |   571|
|2     |  buzzerController |Buzzer                 |   277|
|3     |    bcdCnt         |bcdCounter             |    43|
|4     |      cntr1        |decCntr                |    10|
|5     |      cntr2        |decCntr_0              |    10|
|6     |      cntr3        |decCntr_1              |    12|
|7     |      cntr4        |decCntr_2              |    11|
|8     |    clkDiv1000     |clkdiv__parameterized0 |    78|
|9     |    clkDiv2k       |clkdiv__parameterized2 |    78|
|10    |    clkDiv800      |clkdiv__parameterized1 |    78|
|11    |  clkdiv           |clkdiv                 |   106|
|12    |  control          |ControlFSM             |    20|
|13    |  display          |Display                |    25|
|14    |  keyPad           |KeyPadController       |    96|
|15    |    decoder        |Decoder_               |    50|
|16    |      counter      |BinaryCounter          |    20|
|17    |    ltp_valid      |LevelToPulse           |     4|
|18    |    store          |DigitStore             |    42|
|19    |  password         |PasswordStore          |    17|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 654.676 ; gain = 113.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 654.676 ; gain = 447.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.676 ; gain = 421.660
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 654.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 03:58:45 2017...
