Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 21:01:35 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           15 |
| Yes          | No                    | No                     |              33 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                     Enable Signal                     |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
| ~design_1_i/clocker_0/inst/out_bclock                            |                                                       |                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100                               |                                                       |                                                         |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             | design_1_i/driver_output_0/inst/bit_width[3]_i_2_n_0  | design_1_i/driver_output_0/inst/bit_width[3]_i_1_n_0    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             |                                                       | design_1_i/clocker_0/inst/bclk_divider[4]_i_1_n_0       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             | design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0 | design_1_i/driver_output_0/inst/sample_width[5]_i_1_n_0 |                1 |              5 |
| ~design_1_i/clocker_0/inst/out_bclock                            |                                                       | design_1_i/clocker_0/inst/lrclk_divider[4]_i_1_n_0      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             |                                                       |                                                         |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk   |                                                       |                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk |                                                       |                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100                               |                                                       | design_1_i/big_ben_0/inst/out_click_0                   |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_12288                             | design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0 |                                                         |               11 |             33 |
|  design_1_i/big_ben_0/inst/out_click                             |                                                       | design_1_i/sinus_sampler_0/inst/i[31]_i_1_n_0           |                9 |             39 |
+------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     3 |
| 7      |                     1 |
| 8      |                     2 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


