Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Apr 29 17:41:09 2018
| Host         : JFW1702-WS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 110 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 689 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.569        0.000                      0                   69        0.122        0.000                      0                   69        2.898        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
vga/clk_wiz_0_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 3.398}        6.796           147.138         
  clkfbout_clk_wiz_0          {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/clk_wiz_0_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                1.569        0.000                      0                   69        0.122        0.000                      0                   69        2.898        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                           10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/clk_wiz_0_0/inst/clk_in1
  To Clock:  vga/clk_wiz_0_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/clk_wiz_0_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/clk_wiz_0_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.054ns (24.769%)  route 3.201ns (75.231%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.678     4.871    vga/pixelAddress1_i_13_n_0
    SLICE_X28Y0          LUT2 (Prop_lut2_I0_O)        0.324     5.195 r  vga/pixelAddress1_i_8/O
                         net (fo=2, routed)           0.805     6.000    disp/D[4]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.653     7.569    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.058ns (23.790%)  route 3.389ns (76.210%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.846     5.039    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.328     5.367 r  vga/pixelAddress1_i_2/O
                         net (fo=2, routed)           0.825     6.192    disp/D[10]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.058ns (24.475%)  route 3.265ns (75.525%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.749     4.942    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y1          LUT2 (Prop_lut2_I0_O)        0.328     5.270 r  vga/pixelAddress1_i_6/O
                         net (fo=2, routed)           0.798     6.068    disp/D[6]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.051ns (25.640%)  route 3.048ns (74.360%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.674     4.867    vga/pixelAddress1_i_13_n_0
    SLICE_X28Y0          LUT2 (Prop_lut2_I0_O)        0.321     5.188 r  vga/pixelAddress1_i_9/O
                         net (fo=2, routed)           0.656     5.844    disp/D[3]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.658     7.564    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.674     4.867    vga/pixelAddress1_i_13_n_0
    SLICE_X28Y0          LUT2 (Prop_lut2_I0_O)        0.328     5.195 r  vga/pixelAddress1_i_11/O
                         net (fo=2, routed)           0.837     6.031    disp/D[1]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.058ns (25.174%)  route 3.145ns (74.826%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.611     4.804    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y1          LUT2 (Prop_lut2_I0_O)        0.328     5.132 r  vga/pixelAddress1_i_7/O
                         net (fo=2, routed)           0.816     5.948    disp/D[5]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.058ns (25.355%)  route 3.115ns (74.645%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.556     4.749    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.328     5.077 r  vga/pixelAddress1_i_3/O
                         net (fo=2, routed)           0.841     5.918    disp/D[9]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.058ns (25.942%)  route 3.020ns (74.058%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.668     4.861    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.328     5.189 r  vga/pixelAddress1_i_1/O
                         net (fo=2, routed)           0.635     5.823    disp/D[11]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.058ns (26.103%)  route 2.995ns (73.897%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.650     4.843    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.328     5.171 r  vga/pixelAddress1_i_4/O
                         net (fo=2, routed)           0.627     5.798    disp/D[8]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/pixelAddress1/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.058ns (26.107%)  route 2.995ns (73.893%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 8.379 - 6.796 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.745     1.745    vga/clk_out1
    SLICE_X29Y0          FDRE                                         r  vga/counter_pixel_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     2.201 f  vga/counter_pixel_sig_reg[1]/Q
                         net (fo=4, routed)           1.107     3.308    vga/Q[1]
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.432 r  vga/hsync_outp_i_3/O
                         net (fo=3, routed)           0.611     4.043    vga/hsync_outp_i_3_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.150     4.193 r  vga/pixelAddress1_i_13/O
                         net (fo=13, routed)          0.511     4.704    vga/pixelAddress1_i_13_n_0
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.328     5.032 r  vga/pixelAddress1_i_10/O
                         net (fo=2, routed)           0.765     5.798    disp/D[2]
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.583     8.379    disp/clk_out1
    DSP48_X2Y1           DSP48E1                                      r  disp/pixelAddress1/CLK
                         clock pessimism              0.115     8.494    
                         clock uncertainty           -0.271     8.222    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.772    disp/pixelAddress1
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  1.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.589     0.589    vga/reset_synchronizer_0/dest_clk
    SLICE_X31Y2          FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    vga/reset_synchronizer_0/syncstages_ff[0]
    SLICE_X31Y2          FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.857     0.857    vga/reset_synchronizer_0/dest_clk
    SLICE_X31Y2          FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.075     0.664    vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.589     0.589    vga/clk_out1
    SLICE_X28Y2          FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=8, routed)           0.197     0.926    vga/vcnt[1]
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.042     0.968 r  vga/counter_line_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.968    vga/counter_line_sig[2]
    SLICE_X28Y2          FDRE                                         r  vga/counter_line_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.857     0.857    vga/clk_out1
    SLICE_X28Y2          FDRE                                         r  vga/counter_line_sig_reg[2]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.107     0.696    vga/counter_line_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.590     0.590    vga/clk_out1
    SLICE_X27Y0          FDRE                                         r  vga/counter_line_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  vga/counter_line_sig_reg[3]/Q
                         net (fo=16, routed)          0.180     0.911    vga/vcnt[3]
    SLICE_X27Y0          LUT6 (Prop_lut6_I1_O)        0.045     0.956 r  vga/counter_line_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.956    vga/counter_line_sig[3]
    SLICE_X27Y0          FDRE                                         r  vga/counter_line_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.858     0.858    vga/clk_out1
    SLICE_X27Y0          FDRE                                         r  vga/counter_line_sig_reg[3]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.091     0.681    vga/counter_line_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.590     0.590    vga/clk_out1
    SLICE_X27Y1          FDRE                                         r  vga/counter_line_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  vga/counter_line_sig_reg[6]/Q
                         net (fo=17, routed)          0.193     0.923    vga/vcnt[6]
    SLICE_X27Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.968 r  vga/counter_line_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.968    vga/counter_line_sig[6]
    SLICE_X27Y1          FDRE                                         r  vga/counter_line_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.858     0.858    vga/clk_out1
    SLICE_X27Y1          FDRE                                         r  vga/counter_line_sig_reg[6]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X27Y1          FDRE (Hold_fdre_C_D)         0.091     0.681    vga/counter_line_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.589     0.589    vga/clk_out1
    SLICE_X28Y0          FDRE                                         r  vga/counter_line_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/counter_line_sig_reg[4]/Q
                         net (fo=15, routed)          0.197     0.927    vga/vcnt[4]
    SLICE_X28Y0          LUT6 (Prop_lut6_I1_O)        0.045     0.972 r  vga/counter_line_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.972    vga/counter_line_sig[5]
    SLICE_X28Y0          FDRE                                         r  vga/counter_line_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.857     0.857    vga/clk_out1
    SLICE_X28Y0          FDRE                                         r  vga/counter_line_sig_reg[5]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.092     0.681    vga/counter_line_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.589     0.589    vga/clk_out1
    SLICE_X28Y2          FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=8, routed)           0.197     0.926    vga/vcnt[1]
    SLICE_X28Y2          LUT5 (Prop_lut5_I3_O)        0.045     0.971 r  vga/counter_line_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.971    vga/counter_line_sig[1]
    SLICE_X28Y2          FDRE                                         r  vga/counter_line_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.857     0.857    vga/clk_out1
    SLICE_X28Y2          FDRE                                         r  vga/counter_line_sig_reg[1]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.091     0.680    vga/counter_line_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.589     0.589    vga/clk_out1
    SLICE_X28Y0          FDRE                                         r  vga/counter_line_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/counter_line_sig_reg[4]/Q
                         net (fo=15, routed)          0.208     0.938    vga/vcnt[4]
    SLICE_X28Y0          LUT6 (Prop_lut6_I1_O)        0.045     0.983 r  vga/counter_line_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.983    vga/counter_line_sig[4]
    SLICE_X28Y0          FDRE                                         r  vga/counter_line_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.857     0.857    vga/clk_out1
    SLICE_X28Y0          FDRE                                         r  vga/counter_line_sig_reg[4]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.091     0.680    vga/counter_line_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.137%)  route 0.217ns (53.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.590     0.590    vga/clk_out1
    SLICE_X27Y2          FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     0.731 f  vga/counter_line_sig_reg[0]/Q
                         net (fo=13, routed)          0.217     0.948    vga/A[0]
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.045     0.993 r  vga/counter_line_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    vga/counter_line_sig[0]
    SLICE_X27Y2          FDRE                                         r  vga/counter_line_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.858     0.858    vga/clk_out1
    SLICE_X27Y2          FDRE                                         r  vga/counter_line_sig_reg[0]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.091     0.681    vga/counter_line_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.909%)  route 0.219ns (54.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.590     0.590    vga/clk_out1
    SLICE_X27Y2          FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  vga/counter_line_sig_reg[0]/Q
                         net (fo=13, routed)          0.219     0.950    vga/A[0]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.995 r  vga/counter_line_sig[10]_i_2/O
                         net (fo=1, routed)           0.000     0.995    vga/counter_line_sig[10]
    SLICE_X27Y2          FDRE                                         r  vga/counter_line_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.858     0.858    vga/clk_out1
    SLICE_X27Y2          FDRE                                         r  vga/counter_line_sig_reg[10]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.092     0.682    vga/counter_line_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.185ns (41.915%)  route 0.256ns (58.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.589     0.589    vga/clk_out1
    SLICE_X28Y1          FDRE                                         r  vga/counter_line_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/counter_line_sig_reg[7]/Q
                         net (fo=17, routed)          0.256     0.986    vga/vcnt[7]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.044     1.030 r  vga/counter_line_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.030    vga/counter_line_sig[9]
    SLICE_X28Y1          FDRE                                         r  vga/counter_line_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.857     0.857    vga/clk_out1
    SLICE_X28Y1          FDRE                                         r  vga/counter_line_sig_reg[9]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X28Y1          FDRE (Hold_fdre_C_D)         0.107     0.696    vga/counter_line_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y1    vga/clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X27Y2      vga/counter_line_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X27Y2      vga/counter_line_sig_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X28Y2      vga/counter_line_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X28Y2      vga/counter_line_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X27Y0      vga/counter_line_sig_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X28Y0      vga/counter_line_sig_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X28Y0      vga/counter_line_sig_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X27Y1      vga/counter_line_sig_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y3      vga/video_active_outp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y2      vga/counter_line_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y2      vga/counter_line_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y0      vga/counter_line_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y0      vga/counter_line_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y1      vga/counter_line_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y1      vga/counter_line_sig_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y1      vga/counter_line_sig_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X31Y0      vga/counter_pixel_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X30Y2      vga/counter_pixel_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X30Y4      vga/hsync_outp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y3      vga/video_active_outp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y2      vga/counter_line_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y2      vga/counter_line_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y2      vga/counter_line_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y2      vga/counter_line_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y2      vga/counter_line_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X28Y2      vga/counter_line_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y0      vga/counter_line_sig_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X27Y0      vga/counter_line_sig_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y2    vga/clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



