#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 25 08:22:39 2019
# Process ID: 7816
# Current directory: D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5196 D:\Documents\fac\M1\_semestre2\projet conception\jalon1Final\Trans_encod.xpr
# Log file: D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/vivado.log
# Journal file: D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/Trans_encod.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jose Antonio/Google Drive/UBS/S2/VHDL/Projet VHDL Polar Encoder/Vivado/Trans_encod' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 701.000 ; gain = 111.828
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D8A7A
set_property PROGRAM.FILE {D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/Trans_encod.runs/impl_1/toplevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/Trans_encod.runs/impl_1/toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 25 08:36:53 2019] Launched synth_1...
Run output will be captured here: D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/Trans_encod.runs/synth_1/runme.log
[Mon Feb 25 08:36:53 2019] Launched impl_1...
Run output will be captured here: D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/Trans_encod.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/fac/M1/_semestre2/projet conception/jalon1Final/Trans_encod.runs/impl_1/toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
