<dec f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='630' type='llvm::X86Disassembler::Reg'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='643' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='852' u='w' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='853' u='r' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2262' u='r' c='_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<offset>1248</offset>
<doc f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='629'>// The reg field always encodes a register</doc>
