// Seed: 4287718286
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri id_10,
    input wire id_11,
    input tri0 id_12,
    output tri1 id_13,
    input wire id_14,
    output wand id_15,
    input tri id_16,
    output tri id_17,
    input supply1 id_18,
    input tri0 id_19,
    input uwire id_20,
    output tri id_21,
    output wor id_22,
    input supply1 id_23,
    output tri id_24,
    input supply1 id_25,
    output supply0 id_26,
    input wor id_27,
    output wire id_28,
    input supply0 id_29,
    input wor id_30,
    input tri0 id_31,
    input tri1 id_32,
    input tri0 id_33,
    input wire id_34,
    input supply0 id_35,
    input tri1 id_36,
    input wand id_37,
    input supply1 id_38,
    output tri1 id_39,
    input wor id_40
    , id_53,
    input wire id_41,
    input uwire id_42,
    output wor id_43,
    output wor id_44,
    input tri id_45,
    output uwire id_46,
    input tri0 id_47,
    output wor id_48
    , id_54,
    input tri1 id_49,
    input supply1 id_50,
    input uwire id_51
);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5#(1'b0),
    input tri0 id_6
);
  assign id_2 = 1;
  module_0(
      id_3,
      id_5,
      id_6,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_4,
      id_6,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_3,
      id_6,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_4,
      id_2,
      id_4,
      id_5,
      id_1,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_2,
      id_5,
      id_2,
      id_6,
      id_2,
      id_3,
      id_0,
      id_3
  );
endmodule
