Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 01:03:24 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.808        0.000                      0                  189        0.229        0.000                      0                  189        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.808        0.000                      0                  114        0.229        0.000                      0                  114        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.873        0.000                      0                   75        0.409        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.080ns (30.344%)  route 4.775ns (69.656%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.150    11.079 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.912    11.991    rgb_next[9]
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.269    14.799    rgb_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 2.080ns (30.472%)  route 4.746ns (69.528%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.150    11.079 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.883    11.962    rgb_next[9]
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.266    14.802    rgb_reg_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 2.048ns (30.380%)  route 4.693ns (69.620%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.554    10.898    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.118    11.016 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.862    11.878    rgb_next[11]
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.260    14.808    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 2.080ns (31.205%)  route 4.586ns (68.795%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.150    11.079 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.723    11.802    rgb_next[9]
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.289    14.779    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.080ns (31.178%)  route 4.591ns (68.822%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.150    11.079 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.729    11.808    rgb_next[9]
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_3/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.255    14.813    rgb_reg_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 2.048ns (30.844%)  route 4.592ns (69.156%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.554    10.898    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.118    11.016 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.760    11.776    rgb_next[11]
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.263    14.805    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 2.054ns (30.185%)  route 4.751ns (69.815%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.053 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.888    11.941    rgb_next[10]
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.067    15.001    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.879ns (28.547%)  route 4.703ns (71.453%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.714     7.306    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  nolabel_line52/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.519     7.949    nolabel_line52/x_delta_next3_carry_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.353 r  nolabel_line52/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    nolabel_line52/x_delta_next3_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.607 r  nolabel_line52/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.542     9.149    nolabel_line52/x_delta_next310_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.367     9.516 r  nolabel_line52/r_p1_dig0[3]_i_6/O
                         net (fo=2, routed)           0.578    10.094    nolabel_line52/r_p1_dig0[3]_i_6_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124    10.218 f  nolabel_line52/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.819    11.037    nolabel_line52/E[0]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.150    11.187 r  nolabel_line52/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.531    11.718    nolabel_line52_n_25
    SLICE_X3Y24          FDCE                                         r  state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  state_reg_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_D)       -0.269    14.799    state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 2.054ns (31.664%)  route 4.433ns (68.336%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.053 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.570    11.623    rgb_next[10]
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.081    14.987    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 nolabel_line52/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.054ns (31.804%)  route 4.404ns (68.196%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.615     5.136    nolabel_line52/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line52/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  nolabel_line52/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.286     6.878    nolabel_line52/y_ball_reg_reg[9]_0[0]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.146     7.024 f  nolabel_line52/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.485     7.509    nolabel_line52/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.837 r  nolabel_line52/sq_ball_on0_carry__0_i_3/O
                         net (fo=2, routed)           0.459     8.296    nolabel_line52/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.420 r  nolabel_line52/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.190     8.610    nolabel_line52/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.989 r  nolabel_line52/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.566     9.555    nolabel_line52/sq_ball_on0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.373     9.928 f  nolabel_line52/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.292    10.220    nolabel_line52/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line52/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.585    10.929    vga_unit/rgb_reg_reg[9]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.053 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.542    11.594    rgb_next[10]
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.095    14.973    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/deb_inst/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/deb_inst/CLK
    SLICE_X1Y22          FDRE                                         r  reset_btn/deb_inst/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  reset_btn/deb_inst/r1_reg/Q
                         net (fo=1, routed)           0.176     1.785    reset_btn/deb_inst/r1
    SLICE_X0Y22          FDRE                                         r  reset_btn/deb_inst/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    reset_btn/deb_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/deb_inst/r2_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.075     1.556    reset_btn/deb_inst/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/deb_inst/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/deb_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/deb_inst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  reset_btn/deb_inst/r2_reg/Q
                         net (fo=1, routed)           0.119     1.716    reset_btn/deb_inst/r2
    SLICE_X0Y22          FDRE                                         r  reset_btn/deb_inst/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    reset_btn/deb_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.012     1.480    reset_btn/deb_inst/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.580     1.463    start_btn/deb_inst/CLK
    SLICE_X4Y25          FDRE                                         r  start_btn/deb_inst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.128     1.591 r  start_btn/deb_inst/r2_reg/Q
                         net (fo=1, routed)           0.119     1.711    start_btn/deb_inst/r2_reg_n_0
    SLICE_X4Y25          FDRE                                         r  start_btn/deb_inst/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.848     1.975    start_btn/deb_inst/CLK
    SLICE_X4Y25          FDRE                                         r  start_btn/deb_inst/r3_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.012     1.475    start_btn/deb_inst/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.261%)  route 0.157ns (45.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/state_reg/Q
                         net (fo=1, routed)           0.157     1.766    reset_btn/deb_inst/p_0_in[0]
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.045     1.811 r  reset_btn/deb_inst/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.811    reset_btn/pulser_inst/btn_out_reg_0
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.091     1.559    reset_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/deb_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  reset_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.183     1.792    reset_btn/pulser_inst/debounced_btn
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.070     1.538    reset_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.580     1.463    start_btn/deb_inst/CLK
    SLICE_X4Y25          FDRE                                         r  start_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  start_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.183     1.787    start_btn/pulser_inst/debounced_btn
    SLICE_X4Y25          FDRE                                         r  start_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.848     1.975    start_btn/pulser_inst/CLK
    SLICE_X4Y25          FDRE                                         r  start_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070     1.533    start_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 nolabel_line52/rad_way_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/y_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.133%)  route 0.178ns (48.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.580     1.463    nolabel_line52/CLK
    SLICE_X5Y24          FDRE                                         r  nolabel_line52/rad_way_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  nolabel_line52/rad_way_reg[0]/Q
                         net (fo=3, routed)           0.178     1.782    nolabel_line52/rad_way[0]
    SLICE_X5Y23          LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  nolabel_line52/y_delta_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.827    nolabel_line52/y_delta_reg[9]_i_1_n_0
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/y_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line52/CLK
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/y_delta_reg_reg[9]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.092     1.569    nolabel_line52/y_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 nolabel_line52/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.066%)  route 0.120ns (31.934%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    nolabel_line52/CLK
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  nolabel_line52/x_delta_reg_reg[2]/Q
                         net (fo=16, routed)          0.120     1.725    nolabel_line52/x_delta_reg_reg_n_0_[2]
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.045     1.770 r  nolabel_line52/x_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.770    nolabel_line52/x_ball_next_carry__1_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.840 r  nolabel_line52/x_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/x_ball_next_carry__1_n_7
    SLICE_X4Y23          FDCE                                         r  nolabel_line52/x_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line52/CLK
    SLICE_X4Y23          FDCE                                         r  nolabel_line52/x_ball_reg_reg[9]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.105     1.582    nolabel_line52/x_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line65/r_p2_dig0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/r_p2_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.210ns (50.351%)  route 0.207ns (49.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    nolabel_line65/CLK
    SLICE_X6Y26          FDCE                                         r  nolabel_line65/r_p2_dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  nolabel_line65/r_p2_dig0_reg[1]/Q
                         net (fo=5, routed)           0.207     1.835    nolabel_line65/num2[1]
    SLICE_X6Y25          LUT3 (Prop_lut3_I2_O)        0.046     1.881 r  nolabel_line65/r_p2_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    nolabel_line65/r_p2_dig0[2]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  nolabel_line65/r_p2_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.848     1.975    nolabel_line65/CLK
    SLICE_X6Y25          FDCE                                         r  nolabel_line65/r_p2_dig0_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.131     1.607    nolabel_line65/r_p2_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line52/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    nolabel_line52/CLK
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  nolabel_line52/x_delta_reg_reg[2]/Q
                         net (fo=16, routed)          0.179     1.784    nolabel_line52/x_delta_reg_reg_n_0_[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  nolabel_line52/x_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    nolabel_line52/x_delta_reg[2]_i_1_n_0
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/x_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line52/CLK
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/x_delta_reg_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.091     1.555    nolabel_line52/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    nolabel_line52/x_ball_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    nolabel_line52/x_ball_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    nolabel_line52/x_ball_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    nolabel_line52/x_ball_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    nolabel_line52/x_ball_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    nolabel_line52/x_ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    nolabel_line52/x_ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    nolabel_line52/x_ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    nolabel_line52/x_ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    nolabel_line52/x_ball_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    nolabel_line52/x_ball_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    nolabel_line52/x_ball_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line52/x_ball_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    nolabel_line52/x_ball_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    nolabel_line52/y_ball_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    nolabel_line52/y_ball_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    nolabel_line52/y_ball_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    nolabel_line52/y_delta_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.173%)  route 2.199ns (82.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.199     7.798    vga_unit/AR[0]
    SLICE_X4Y16          FDCE                                         f  vga_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.510    14.851    vga_unit/CLK
    SLICE_X4Y16          FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    vga_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.173%)  route 2.199ns (82.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.199     7.798    vga_unit/AR[0]
    SLICE_X4Y16          FDCE                                         f  vga_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.510    14.851    vga_unit/CLK
    SLICE_X4Y16          FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    vga_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.173%)  route 2.199ns (82.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.199     7.798    vga_unit/AR[0]
    SLICE_X4Y16          FDCE                                         f  vga_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.510    14.851    vga_unit/CLK
    SLICE_X4Y16          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    vga_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.456ns (17.201%)  route 2.195ns (82.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.195     7.793    vga_unit/AR[0]
    SLICE_X5Y16          FDCE                                         f  vga_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.510    14.851    vga_unit/CLK
    SLICE_X5Y16          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    vga_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.456ns (17.201%)  route 2.195ns (82.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.195     7.793    vga_unit/AR[0]
    SLICE_X5Y16          FDCE                                         f  vga_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.510    14.851    vga_unit/CLK
    SLICE_X5Y16          FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.671    vga_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.758%)  route 2.112ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.112     7.710    vga_unit/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    vga_unit/CLK
    SLICE_X1Y17          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    vga_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.758%)  route 2.112ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.112     7.710    vga_unit/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    vga_unit/CLK
    SLICE_X1Y17          FDCE                                         r  vga_unit/h_count_reg_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    vga_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.758%)  route 2.112ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.112     7.710    vga_unit/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    vga_unit/CLK
    SLICE_X1Y17          FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    vga_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.758%)  route 2.112ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.112     7.710    vga_unit/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    vga_unit/CLK
    SLICE_X1Y17          FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    vga_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.273%)  route 2.040ns (81.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          2.040     7.638    reset
    SLICE_X0Y25          FDCE                                         f  rgb_reg_reg[10]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  7.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_ball_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.416%)  route 0.208ns (59.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.208     1.817    nolabel_line52/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line52/x_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line52/x_ball_reg_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line52/x_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_ball_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.416%)  route 0.208ns (59.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.208     1.817    nolabel_line52/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line52/x_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line52/x_ball_reg_reg[6]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line52/x_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_ball_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.416%)  route 0.208ns (59.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.208     1.817    nolabel_line52/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line52/x_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line52/x_ball_reg_reg[7]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line52/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_ball_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.416%)  route 0.208ns (59.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.208     1.817    nolabel_line52/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line52/x_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line52/x_ball_reg_reg[8]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line52/x_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.058%)  route 0.202ns (58.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.202     1.812    vga_unit/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    vga_unit/CLK
    SLICE_X0Y20          FDCE                                         r  vga_unit/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X0Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    vga_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/y_ball_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.901%)  route 0.301ns (68.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.301     1.910    nolabel_line52/AR[0]
    SLICE_X6Y22          FDCE                                         f  nolabel_line52/y_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X6Y22          FDCE                                         r  nolabel_line52/y_ball_reg_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.433    nolabel_line52/y_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/y_ball_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.901%)  route 0.301ns (68.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.301     1.910    nolabel_line52/AR[0]
    SLICE_X6Y22          FDCE                                         f  nolabel_line52/y_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X6Y22          FDCE                                         r  nolabel_line52/y_ball_reg_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.433    nolabel_line52/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/y_ball_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.901%)  route 0.301ns (68.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.301     1.910    nolabel_line52/AR[0]
    SLICE_X6Y22          FDCE                                         f  nolabel_line52/y_ball_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    nolabel_line52/CLK
    SLICE_X6Y22          FDCE                                         r  nolabel_line52/y_ball_reg_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.433    nolabel_line52/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/x_delta_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.169%)  route 0.284ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.284     1.893    nolabel_line52/AR[0]
    SLICE_X5Y23          FDCE                                         f  nolabel_line52/x_delta_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line52/CLK
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/x_delta_reg_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.406    nolabel_line52/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/y_delta_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.169%)  route 0.284ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    reset_btn/pulser_inst/CLK
    SLICE_X0Y22          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=97, routed)          0.284     1.893    nolabel_line52/AR[0]
    SLICE_X5Y23          FDCE                                         f  nolabel_line52/y_delta_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line52/CLK
    SLICE_X5Y23          FDCE                                         r  nolabel_line52/y_delta_reg_reg[9]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.406    nolabel_line52/y_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.487    





