$date
	Sun Oct 23 05:39:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#784119
b10111 !
1"
#784122
b10111 &
b10111 %
1$
#784123
0"
#784126
b1000110 &
b1000110 %
#784130
b100011 &
b100011 %
#784134
b1101010 &
b1101010 %
#784138
b110101 &
b110101 %
#784142
b10100000 &
b10100000 %
#784146
b1010000 &
b1010000 %
#784150
b101000 &
b101000 %
#784154
b10100 &
b10100 %
#784158
b1010 &
b1010 %
#784162
b101 &
b101 %
#784166
b10000 &
b10000 %
#784170
b1000 &
b1000 %
#784174
b100 &
b100 %
#784178
b10 &
b10 %
#784182
b1 &
1#
b1 %
#784186
b0 &
b0 %
0#
0$
#1721310
b10000 &
b10000 %
1$
b10000 !
1"
#1721311
0"
#1721314
b1000 &
b1000 %
#1721318
b100 &
b100 %
#1721322
b10 &
b10 %
#1721326
b1 &
1#
b1 %
#1721330
b0 &
b0 %
0#
0$
#2716877
b111 !
1"
#2716878
b111 &
b111 %
1$
#2716879
0"
#2716882
b10110 &
b10110 %
#2716886
b1011 &
b1011 %
#2716890
b100010 &
b100010 %
#2716894
b10001 &
b10001 %
#2716898
b110100 &
b110100 %
#2716902
b11010 &
b11010 %
#2716906
b1101 &
b1101 %
#2716910
b101000 &
b101000 %
#2716914
b10100 &
b10100 %
#2716918
b1010 &
b1010 %
#2716922
b101 &
b101 %
#2716926
b10000 &
b10000 %
#2716930
b1000 &
b1000 %
#2716934
b100 &
b100 %
#2716938
b10 &
b10 %
#2716942
b1 &
1#
b1 %
#2716946
b0 &
b0 %
0#
0$
#4500012
