Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 06:03:47 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 100 -file reports/impl_timing.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.713ns  (logic 0.642ns (13.621%)  route 4.071ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 51.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.476    47.851    ps7_wrapper_i_n_82
    SLICE_X60Y103        FDCE                                         f  LD_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.717    51.717    s_clk_pulpino
    SLICE_X60Y103        FDCE                                         r  LD_q_reg[0]/C
                         clock pessimism              0.000    51.717    
                         clock uncertainty           -1.470    50.247    
    SLICE_X60Y103        FDCE (Recov_fdce_C_CLR)     -0.405    49.842    LD_q_reg[0]
  -------------------------------------------------------------------
                         required time                         49.842    
                         arrival time                         -47.851    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.713ns  (logic 0.642ns (13.621%)  route 4.071ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 51.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.476    47.851    ps7_wrapper_i_n_82
    SLICE_X60Y103        FDCE                                         f  LD_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.717    51.717    s_clk_pulpino
    SLICE_X60Y103        FDCE                                         r  LD_q_reg[4]/C
                         clock pessimism              0.000    51.717    
                         clock uncertainty           -1.470    50.247    
    SLICE_X60Y103        FDCE (Recov_fdce_C_CLR)     -0.405    49.842    LD_q_reg[4]
  -------------------------------------------------------------------
                         required time                         49.842    
                         arrival time                         -47.851    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.713ns  (logic 0.642ns (13.621%)  route 4.071ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 51.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.476    47.851    ps7_wrapper_i_n_82
    SLICE_X60Y103        FDCE                                         f  LD_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.717    51.717    s_clk_pulpino
    SLICE_X60Y103        FDCE                                         r  LD_q_reg[5]/C
                         clock pessimism              0.000    51.717    
                         clock uncertainty           -1.470    50.247    
    SLICE_X60Y103        FDCE (Recov_fdce_C_CLR)     -0.405    49.842    LD_q_reg[5]
  -------------------------------------------------------------------
                         required time                         49.842    
                         arrival time                         -47.851    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_tdo_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.340ns  (logic 0.642ns (14.791%)  route 3.698ns (85.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 51.483 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.103    47.478    ps7_wrapper_i_n_82
    SLICE_X37Y97         FDCE                                         f  ext_tdo_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.483    51.483    s_clk_pulpino
    SLICE_X37Y97         FDCE                                         r  ext_tdo_o_q_reg/C
                         clock pessimism              0.000    51.483    
                         clock uncertainty           -1.470    50.013    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    49.608    ext_tdo_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.608    
                         arrival time                         -47.478    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.439ns  (logic 0.642ns (14.464%)  route 3.797ns (85.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 51.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.201    47.577    ps7_wrapper_i_n_82
    SLICE_X63Y102        FDCE                                         f  LD_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.718    51.718    s_clk_pulpino
    SLICE_X63Y102        FDCE                                         r  LD_q_reg[7]/C
                         clock pessimism              0.000    51.718    
                         clock uncertainty           -1.470    50.248    
    SLICE_X63Y102        FDCE (Recov_fdce_C_CLR)     -0.405    49.843    LD_q_reg[7]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                         -47.577    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_dc_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.319ns  (logic 0.642ns (14.865%)  route 3.677ns (85.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 51.656 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.082    47.457    ps7_wrapper_i_n_82
    SLICE_X43Y103        FDCE                                         f  oled_dc_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.656    51.656    s_clk_pulpino
    SLICE_X43Y103        FDCE                                         r  oled_dc_o_q_reg/C
                         clock pessimism              0.000    51.656    
                         clock uncertainty           -1.470    50.186    
    SLICE_X43Y103        FDCE (Recov_fdce_C_CLR)     -0.405    49.781    oled_dc_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.781    
                         arrival time                         -47.457    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_res_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.269ns  (logic 0.642ns (15.038%)  route 3.627ns (84.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 51.655 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.032    47.407    ps7_wrapper_i_n_82
    SLICE_X47Y103        FDCE                                         f  oled_res_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.655    51.655    s_clk_pulpino
    SLICE_X47Y103        FDCE                                         r  oled_res_o_q_reg/C
                         clock pessimism              0.000    51.655    
                         clock uncertainty           -1.470    50.185    
    SLICE_X47Y103        FDCE (Recov_fdce_C_CLR)     -0.405    49.780    oled_res_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.780    
                         arrival time                         -47.407    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.964%)  route 3.648ns (85.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 51.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.053    47.428    ps7_wrapper_i_n_82
    SLICE_X63Y101        FDCE                                         f  LD_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.718    51.718    s_clk_pulpino
    SLICE_X63Y101        FDCE                                         r  LD_q_reg[1]/C
                         clock pessimism              0.000    51.718    
                         clock uncertainty           -1.470    50.248    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.843    LD_q_reg[1]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                         -47.428    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.964%)  route 3.648ns (85.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 51.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.053    47.428    ps7_wrapper_i_n_82
    SLICE_X63Y101        FDCE                                         f  LD_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.718    51.718    s_clk_pulpino
    SLICE_X63Y101        FDCE                                         r  LD_q_reg[2]/C
                         clock pessimism              0.000    51.718    
                         clock uncertainty           -1.470    50.248    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.843    LD_q_reg[2]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                         -47.428    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.964%)  route 3.648ns (85.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 51.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.053    47.428    ps7_wrapper_i_n_82
    SLICE_X63Y101        FDCE                                         f  LD_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.718    51.718    s_clk_pulpino
    SLICE_X63Y101        FDCE                                         r  LD_q_reg[3]/C
                         clock pessimism              0.000    51.718    
                         clock uncertainty           -1.470    50.248    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.843    LD_q_reg[3]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                         -47.428    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.964%)  route 3.648ns (85.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 51.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.053    47.428    ps7_wrapper_i_n_82
    SLICE_X63Y101        FDCE                                         f  LD_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.718    51.718    s_clk_pulpino
    SLICE_X63Y101        FDCE                                         r  LD_q_reg[6]/C
                         clock pessimism              0.000    51.718    
                         clock uncertainty           -1.470    50.248    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.843    LD_q_reg[6]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                         -47.428    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.675ns  (logic 0.456ns (9.754%)  route 4.219ns (90.246%))
  Logic Levels:           0  
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 51.711 - 50.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 43.133 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839    43.133    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456    43.589 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           4.219    47.808    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[31]
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.711    51.711    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/C
                         clock pessimism              0.000    51.711    
                         clock uncertainty           -1.470    50.241    
    SLICE_X54Y110        FDCE (Setup_fdce_C_D)       -0.016    50.225    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
  -------------------------------------------------------------------
                         required time                         50.225    
                         arrival time                         -47.808    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.192ns  (logic 0.642ns (15.316%)  route 3.550ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.189    44.845    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.361    47.330    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X43Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.782    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                         -47.330    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.192ns  (logic 0.642ns (15.316%)  route 3.550ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.189    44.845    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.361    47.330    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X43Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.782    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                         -47.330    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.192ns  (logic 0.642ns (15.316%)  route 3.550ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.189    44.845    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.361    47.330    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X43Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.782    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                         -47.330    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.192ns  (logic 0.642ns (15.316%)  route 3.550ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.189    44.845    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.361    47.330    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X43Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.782    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                         -47.330    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.192ns  (logic 0.642ns (15.316%)  route 3.550ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.189    44.845    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.361    47.330    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X43Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X43Y101        FDCE (Recov_fdce_C_CLR)     -0.405    49.782    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                         -47.330    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.485ns  (logic 0.456ns (10.166%)  route 4.029ns (89.834%))
  Logic Levels:           0  
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 51.640 - 50.000 ) 
    Source Clock Delay      (SCD):    3.134ns = ( 43.134 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.840    43.134    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y110        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456    43.590 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           4.029    47.619    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[22]
    SLICE_X53Y111        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.640    51.640    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/C
                         clock pessimism              0.000    51.640    
                         clock uncertainty           -1.470    50.170    
    SLICE_X53Y111        FDCE (Setup_fdce_C_D)       -0.067    50.103    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
  -------------------------------------------------------------------
                         required time                         50.103    
                         arrival time                         -47.619    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.454ns  (logic 0.456ns (10.237%)  route 3.998ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 51.649 - 50.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 43.132 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.838    43.132    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.456    43.588 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           3.998    47.586    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[27]
    SLICE_X48Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.649    51.649    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X48Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/C
                         clock pessimism              0.000    51.649    
                         clock uncertainty           -1.470    50.179    
    SLICE_X48Y114        FDCE (Setup_fdce_C_D)       -0.081    50.098    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
  -------------------------------------------------------------------
                         required time                         50.098    
                         arrival time                         -47.586    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.429ns  (logic 0.456ns (10.296%)  route 3.973ns (89.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 51.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y110        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.973    47.564    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[28]
    SLICE_X50Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.641    51.641    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X50Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/C
                         clock pessimism              0.000    51.641    
                         clock uncertainty           -1.470    50.171    
    SLICE_X50Y110        FDCE (Setup_fdce_C_D)       -0.031    50.140    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]
  -------------------------------------------------------------------
                         required time                         50.140    
                         arrival time                         -47.564    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.327ns  (logic 0.456ns (10.539%)  route 3.871ns (89.461%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 51.649 - 50.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 43.132 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.838    43.132    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.456    43.588 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           3.871    47.459    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[26]
    SLICE_X48Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.649    51.649    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X48Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/C
                         clock pessimism              0.000    51.649    
                         clock uncertainty           -1.470    50.179    
    SLICE_X48Y114        FDCE (Setup_fdce_C_D)       -0.067    50.112    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]
  -------------------------------------------------------------------
                         required time                         50.112    
                         arrival time                         -47.459    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.153ns  (logic 0.419ns (10.089%)  route 3.734ns (89.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 51.711 - 50.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 43.133 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839    43.133    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419    43.552 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           3.734    47.286    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[23]
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.711    51.711    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/C
                         clock pessimism              0.000    51.711    
                         clock uncertainty           -1.470    50.241    
    SLICE_X54Y110        FDCE (Setup_fdce_C_D)       -0.217    50.024    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                         -47.286    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.340ns  (logic 0.456ns (10.507%)  route 3.884ns (89.493%))
  Logic Levels:           0  
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 51.708 - 50.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 43.132 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.838    43.132    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.456    43.588 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           3.884    47.472    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[24]
    SLICE_X54Y113        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.708    51.708    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X54Y113        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/C
                         clock pessimism              0.000    51.708    
                         clock uncertainty           -1.470    50.238    
    SLICE_X54Y113        FDCE (Setup_fdce_C_D)       -0.016    50.222    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]
  -------------------------------------------------------------------
                         required time                         50.222    
                         arrival time                         -47.472    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.285ns  (logic 0.456ns (10.643%)  route 3.829ns (89.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 51.708 - 50.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 43.133 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839    43.133    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y112        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456    43.589 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           3.829    47.418    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[21]
    SLICE_X54Y113        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.708    51.708    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X54Y113        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/C
                         clock pessimism              0.000    51.708    
                         clock uncertainty           -1.470    50.238    
    SLICE_X54Y113        FDCE (Setup_fdce_C_D)       -0.028    50.210    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
  -------------------------------------------------------------------
                         required time                         50.210    
                         arrival time                         -47.418    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.218ns  (logic 0.456ns (10.810%)  route 3.762ns (89.190%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 51.711 - 50.000 ) 
    Source Clock Delay      (SCD):    3.134ns = ( 43.134 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.840    43.134    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y110        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.456    43.590 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.762    47.352    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[30]
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.711    51.711    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/C
                         clock pessimism              0.000    51.711    
                         clock uncertainty           -1.470    50.241    
    SLICE_X54Y110        FDCE (Setup_fdce_C_D)       -0.045    50.196    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
  -------------------------------------------------------------------
                         required time                         50.196    
                         arrival time                         -47.352    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.178ns  (logic 0.456ns (10.915%)  route 3.722ns (89.085%))
  Logic Levels:           0  
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 51.705 - 50.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 43.132 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.838    43.132    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.456    43.588 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           3.722    47.310    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[25]
    SLICE_X55Y117        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.705    51.705    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X55Y117        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/C
                         clock pessimism              0.000    51.705    
                         clock uncertainty           -1.470    50.235    
    SLICE_X55Y117        FDCE (Setup_fdce_C_D)       -0.061    50.174    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]
  -------------------------------------------------------------------
                         required time                         50.174    
                         arrival time                         -47.310    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 fetch_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.123ns  (logic 0.456ns (11.060%)  route 3.667ns (88.940%))
  Logic Levels:           0  
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 51.540 - 50.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 42.946 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.652    42.946    ref_clk_i
    SLICE_X45Y97         FDCE                                         r  fetch_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_fdce_C_Q)         0.456    43.402 r  fetch_en_r_reg/Q
                         net (fo=1, routed)           3.667    47.069    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_i
    SLICE_X55Y97         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.540    51.540    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/C
                         clock pessimism              0.000    51.540    
                         clock uncertainty           -1.470    50.070    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)       -0.081    49.989    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
  -------------------------------------------------------------------
                         required time                         49.989    
                         arrival time                         -47.069    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.886ns  (logic 0.456ns (11.735%)  route 3.430ns (88.265%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 51.649 - 50.000 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 43.132 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.838    43.132    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.456    43.588 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.430    47.018    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[29]
    SLICE_X49Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.649    51.649    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X49Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/C
                         clock pessimism              0.000    51.649    
                         clock uncertainty           -1.470    50.179    
    SLICE_X49Y114        FDCE (Setup_fdce_C_D)       -0.067    50.112    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
  -------------------------------------------------------------------
                         required time                         50.112    
                         arrival time                         -47.018    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 0.718ns (5.818%)  route 11.623ns (94.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839     3.133    clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X35Y113        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.419     3.552 r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.451     4.003    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.299     4.302 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)       11.173    15.474    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y7         FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y7         FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X108Y7         FDSE (Setup_fdse_C_S)       -0.524    22.167    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 0.718ns (5.818%)  route 11.623ns (94.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839     3.133    clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X35Y113        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.419     3.552 r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.451     4.003    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.299     4.302 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)       11.173    15.474    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X108Y7         FDRE (Setup_fdre_C_R)       -0.524    22.167    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.882ns  (logic 0.828ns (6.428%)  route 12.054ns (93.572%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.456     3.630 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=84, routed)          5.950     9.580    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X62Y119        LUT2 (Prop_lut2_I1_O)        0.124     9.704 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2_15/O
                         net (fo=2, routed)           0.301    10.005    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_232
    SLICE_X62Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.129 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2_16/O
                         net (fo=3, routed)           5.803    15.932    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_238
    SLICE_X104Y4         LUT6 (Prop_lut6_I3_O)        0.124    16.056 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_213/O
                         net (fo=1, routed)           0.000    16.056    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35]
    SLICE_X104Y4         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.626    22.806    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X104Y4         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/C
                         clock pessimism              0.230    23.035    
                         clock uncertainty           -0.302    22.733    
    SLICE_X104Y4         FDRE (Setup_fdre_C_D)        0.077    22.810    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]
  -------------------------------------------------------------------
                         required time                         22.810    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 0.718ns (5.818%)  route 11.623ns (94.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839     3.133    clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X35Y113        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.419     3.552 r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.451     4.003    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.299     4.302 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)       11.173    15.474    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X109Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X109Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X109Y7         FDRE (Setup_fdre_C_R)       -0.429    22.262    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 0.718ns (5.818%)  route 11.623ns (94.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839     3.133    clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X35Y113        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.419     3.552 r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.451     4.003    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.299     4.302 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)       11.173    15.474    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X109Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X109Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X109Y7         FDRE (Setup_fdre_C_R)       -0.429    22.262    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.887ns  (logic 0.704ns (6.467%)  route 10.183ns (93.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.456     3.630 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=84, routed)          6.050     9.680    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     9.804 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_17/O
                         net (fo=1, routed)           4.133    13.937    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_257
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.061 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_180/O
                         net (fo=1, routed)           0.000    14.061    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[15]
    SLICE_X64Y19         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.546    22.726    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y19         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]/C
                         clock pessimism              0.230    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.029    22.682    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]
  -------------------------------------------------------------------
                         required time                         22.682    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.879ns  (logic 1.350ns (12.409%)  route 9.529ns (87.591%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.258    11.851    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X56Y127        LUT5 (Prop_lut5_I1_O)        0.296    12.147 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_108/O
                         net (fo=1, routed)           0.580    12.727    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_313
    SLICE_X61Y127        LUT6 (Prop_lut6_I5_O)        0.124    12.851 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_230/O
                         net (fo=1, routed)           0.000    12.851    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_4_n_0
    SLICE_X61Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    13.063 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_2/O
                         net (fo=1, routed)           0.691    13.754    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_2_n_0
    SLICE_X61Y121        LUT5 (Prop_lut5_I3_O)        0.299    14.053 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_109/O
                         net (fo=1, routed)           0.000    14.053    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[4]
    SLICE_X61Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/C
                         clock pessimism              0.115    22.996    
                         clock uncertainty           -0.302    22.694    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029    22.723    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                         22.723    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 1.477ns (13.471%)  route 9.487ns (86.529%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.640    10.197    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.299    10.496 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[1]_i_12/O
                         net (fo=1, routed)           0.000    10.496    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[1]_i_12_n_0
    SLICE_X50Y131        MUXF7 (Prop_muxf7_I1_O)      0.214    10.710 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[1]_i_6/O
                         net (fo=1, routed)           1.151    11.861    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[1]_i_6_n_0
    SLICE_X50Y127        LUT6 (Prop_lut6_I1_O)        0.297    12.158 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[1]_i_3/O
                         net (fo=1, routed)           1.255    13.413    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[1]
    SLICE_X44Y115        LUT5 (Prop_lut5_I2_O)        0.124    13.537 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5/O
                         net (fo=1, routed)           0.441    13.978    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_net_6
    SLICE_X43Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.102 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_4/O
                         net (fo=1, routed)           0.000    14.102    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[30]
    SLICE_X43Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X43Y115        FDRE (Setup_fdre_C_D)        0.031    22.802    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.755ns  (logic 1.355ns (12.599%)  route 9.400ns (87.401%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.074    11.667    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X64Y128        LUT5 (Prop_lut5_I1_O)        0.296    11.963 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_114/O
                         net (fo=1, routed)           0.690    12.654    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_332
    SLICE_X59Y124        LUT6 (Prop_lut6_I5_O)        0.124    12.778 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_254/O
                         net (fo=1, routed)           0.000    12.778    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[8]_i_5_n_0
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.217    12.995 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_2/O
                         net (fo=1, routed)           0.635    13.630    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_2_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I3_O)        0.299    13.929 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_115/O
                         net (fo=1, routed)           0.000    13.929    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[8]
    SLICE_X59Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031    22.722    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 1.090ns (10.409%)  route 9.381ns (89.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         7.476    11.069    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X53Y121        LUT4 (Prop_lut4_I0_O)        0.299    11.368 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_18/O
                         net (fo=1, routed)           0.663    12.031    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_260
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.155 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_183/O
                         net (fo=1, routed)           0.572    12.727    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_261
    SLICE_X58Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.851 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_184/O
                         net (fo=1, routed)           0.670    13.521    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_262
    SLICE_X58Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.645 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_81/O
                         net (fo=1, routed)           0.000    13.645    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[1]
    SLICE_X58Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X58Y121        FDRE (Setup_fdre_C_D)        0.081    22.772    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]
  -------------------------------------------------------------------
                         required time                         22.772    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.166ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 1.348ns (12.986%)  route 9.032ns (87.014%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         7.623    11.216    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X54Y127        LUT5 (Prop_lut5_I0_O)        0.299    11.515 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_106/O
                         net (fo=1, routed)           0.580    12.095    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_309
    SLICE_X58Y129        LUT6 (Prop_lut6_I5_O)        0.124    12.219 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_224/O
                         net (fo=1, routed)           0.000    12.219    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_4_n_0
    SLICE_X58Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.428 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_2/O
                         net (fo=1, routed)           0.829    13.257    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_2_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I3_O)        0.297    13.554 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_107/O
                         net (fo=1, routed)           0.000    13.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[3]
    SLICE_X59Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.029    22.720    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  9.166    

Slack (MET) :             9.177ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 1.438ns (13.825%)  route 8.964ns (86.175%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.170    11.763    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X53Y122        LUT6 (Prop_lut6_I1_O)        0.296    12.059 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_246/O
                         net (fo=1, routed)           0.000    12.059    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[7]_i_9_n_0
    SLICE_X53Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    12.271 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]_i_4/O
                         net (fo=1, routed)           0.794    13.065    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]_i_4_n_0
    SLICE_X60Y125        LUT4 (Prop_lut4_I2_O)        0.299    13.364 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_40/O
                         net (fo=1, routed)           0.000    13.364    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[7]_i_2_n_0
    SLICE_X60Y125        MUXF7 (Prop_muxf7_I0_O)      0.212    13.576 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.576    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[7]
    SLICE_X60Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]/C
                         clock pessimism              0.115    22.991    
                         clock uncertainty           -0.302    22.689    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)        0.064    22.753    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]
  -------------------------------------------------------------------
                         required time                         22.753    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                  9.177    

Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.318ns  (logic 1.096ns (10.623%)  route 9.222ns (89.377%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.456     3.630 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=84, routed)          8.202    11.832    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X59Y130        LUT6 (Prop_lut6_I2_O)        0.124    11.956 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_235/O
                         net (fo=1, routed)           0.000    11.956    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_5_n_0
    SLICE_X59Y130        MUXF7 (Prop_muxf7_I1_O)      0.217    12.173 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]_i_2/O
                         net (fo=1, routed)           1.019    13.193    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]_i_2_n_0
    SLICE_X60Y122        LUT5 (Prop_lut5_I3_O)        0.299    13.492 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_111/O
                         net (fo=1, routed)           0.000    13.492    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[5]
    SLICE_X60Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)        0.029    22.721    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  9.229    

Slack (MET) :             9.274ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.323ns  (logic 1.091ns (10.569%)  route 9.232ns (89.431%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.456     3.630 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=84, routed)          8.547    12.177    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X62Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.301 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_200/O
                         net (fo=1, routed)           0.000    12.301    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[2]_i_5_n_0
    SLICE_X62Y129        MUXF7 (Prop_muxf7_I1_O)      0.214    12.515 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_2/O
                         net (fo=1, routed)           0.684    13.200    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_2_n_0
    SLICE_X62Y121        LUT5 (Prop_lut5_I3_O)        0.297    13.497 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_91/O
                         net (fo=1, routed)           0.000    13.497    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[2]
    SLICE_X62Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/C
                         clock pessimism              0.115    22.996    
                         clock uncertainty           -0.302    22.694    
    SLICE_X62Y121        FDRE (Setup_fdre_C_D)        0.077    22.771    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]
  -------------------------------------------------------------------
                         required time                         22.771    
                         arrival time                         -13.497    
  -------------------------------------------------------------------
                         slack                                  9.274    

Slack (MET) :             9.386ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 1.358ns (13.212%)  route 8.920ns (86.788%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.753    10.310    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X49Y130        LUT6 (Prop_lut6_I2_O)        0.299    10.609 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[5]_i_13/O
                         net (fo=1, routed)           0.000    10.609    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[5]_i_13_n_0
    SLICE_X49Y130        MUXF7 (Prop_muxf7_I1_O)      0.217    10.826 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[5]_i_6/O
                         net (fo=1, routed)           0.809    11.636    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[5]_i_6_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I3_O)        0.299    11.935 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[5]_i_3/O
                         net (fo=1, routed)           1.358    13.292    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I2_O)        0.124    13.416 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_11/O
                         net (fo=1, routed)           0.000    13.416    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[26]
    SLICE_X44Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X44Y114        FDRE (Setup_fdre_C_D)        0.031    22.802    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  9.386    

Slack (MET) :             9.409ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 1.385ns (13.505%)  route 8.870ns (86.495%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.986    10.543    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X49Y130        LUT6 (Prop_lut6_I2_O)        0.299    10.842 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[7]_i_13/O
                         net (fo=1, routed)           0.000    10.842    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[7]_i_13_n_0
    SLICE_X49Y130        MUXF7 (Prop_muxf7_I1_O)      0.245    11.087 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[7]_i_6/O
                         net (fo=1, routed)           0.900    11.987    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[7]_i_6_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.298    12.285 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[7]_i_3/O
                         net (fo=1, routed)           0.984    13.269    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[7]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.124    13.393 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_6/O
                         net (fo=1, routed)           0.000    13.393    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[24]
    SLICE_X41Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648    22.827    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.031    22.803    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  9.409    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 1.231ns (12.173%)  route 8.882ns (87.827%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.345    11.938    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X60Y129        LUT6 (Prop_lut6_I1_O)        0.296    12.234 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_258/O
                         net (fo=1, routed)           0.000    12.234    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_5_n_0
    SLICE_X60Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    12.451 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_2/O
                         net (fo=1, routed)           0.537    12.988    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_2_n_0
    SLICE_X60Y122        LUT6 (Prop_lut6_I3_O)        0.299    13.287 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_261/O
                         net (fo=1, routed)           0.000    13.287    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[9]
    SLICE_X60Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)        0.031    22.723    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]
  -------------------------------------------------------------------
                         required time                         22.723    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 1.358ns (13.221%)  route 8.913ns (86.779%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.613    10.170    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X52Y132        LUT6 (Prop_lut6_I2_O)        0.299    10.469 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[6]_i_11/O
                         net (fo=1, routed)           0.000    10.469    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[6]_i_11_n_0
    SLICE_X52Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    10.686 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[6]_i_5/O
                         net (fo=1, routed)           0.869    11.555    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[6]_i_5_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[6]_i_3/O
                         net (fo=1, routed)           1.431    13.285    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[6]
    SLICE_X42Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.409 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_5/O
                         net (fo=1, routed)           0.000    13.409    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[25]
    SLICE_X42Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X42Y115        FDRE (Setup_fdre_C_D)        0.077    22.848    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 1.214ns (12.036%)  route 8.872ns (87.964%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         7.526    11.119    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X54Y122        LUT4 (Prop_lut4_I0_O)        0.299    11.418 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_14/O
                         net (fo=1, routed)           0.282    11.700    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_230
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.124    11.824 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_158/O
                         net (fo=1, routed)           0.452    12.276    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_231
    SLICE_X58Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.400 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_159/O
                         net (fo=2, routed)           0.306    12.706    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_233
    SLICE_X61Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.830 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_68/O
                         net (fo=1, routed)           0.306    13.136    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_235
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    13.260 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_161/O
                         net (fo=1, routed)           0.000    13.260    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[0]
    SLICE_X64Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.029    22.721    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.180ns  (logic 1.378ns (13.537%)  route 8.802ns (86.463%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.797    10.354    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X52Y130        LUT6 (Prop_lut6_I2_O)        0.299    10.653 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[4]_i_12/O
                         net (fo=1, routed)           0.000    10.653    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[4]_i_12_n_0
    SLICE_X52Y130        MUXF7 (Prop_muxf7_I0_O)      0.238    10.891 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[4]_i_6/O
                         net (fo=1, routed)           0.747    11.638    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[4]_i_6_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I3_O)        0.298    11.936 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[4]_i_3/O
                         net (fo=1, routed)           1.258    13.194    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[4]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.124    13.318 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_4/O
                         net (fo=1, routed)           0.000    13.318    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[27]
    SLICE_X41Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648    22.827    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.029    22.801    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.511ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.129ns  (logic 1.955ns (19.300%)  route 8.174ns (80.699%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.111    10.526    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X58Y134        LUT6 (Prop_lut6_I0_O)        0.301    10.827 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_102/O
                         net (fo=1, routed)           0.689    11.516    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_136
    SLICE_X58Y134        LUT3 (Prop_lut3_I2_O)        0.124    11.640 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_42/O
                         net (fo=2, routed)           0.577    12.218    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_137
    SLICE_X58Y133        LUT5 (Prop_lut5_I4_O)        0.124    12.342 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_53/O
                         net (fo=2, routed)           0.780    13.122    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_172
    SLICE_X60Y129        LUT3 (Prop_lut3_I2_O)        0.124    13.246 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_61/O
                         net (fo=1, routed)           0.000    13.246    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[9]
    SLICE_X60Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.703    22.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/C
                         clock pessimism              0.147    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X60Y129        FDRE (Setup_fdre_C_D)        0.031    22.758    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]
  -------------------------------------------------------------------
                         required time                         22.758    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  9.511    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.115ns  (logic 1.175ns (11.616%)  route 8.940ns (88.384%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         7.761    11.354    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.299    11.653 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_69/O
                         net (fo=1, routed)           0.528    12.181    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_237
    SLICE_X55Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.305 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_162/O
                         net (fo=1, routed)           0.651    12.956    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_239
    SLICE_X58Y123        LUT5 (Prop_lut5_I4_O)        0.124    13.080 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_70/O
                         net (fo=1, routed)           0.000    13.080    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[10]_i_2_n_0
    SLICE_X58Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    13.289 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.289    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[10]
    SLICE_X58Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696    22.875    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/C
                         clock pessimism              0.115    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)        0.113    22.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  9.512    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 1.358ns (13.460%)  route 8.731ns (86.540%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.224     9.781    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X37Y133        LUT6 (Prop_lut6_I2_O)        0.299    10.080 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_11/O
                         net (fo=1, routed)           0.000    10.080    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_11_n_0
    SLICE_X37Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    10.297 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[11]_i_5/O
                         net (fo=1, routed)           0.812    11.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[11]_i_5_n_0
    SLICE_X37Y131        LUT6 (Prop_lut6_I1_O)        0.299    11.408 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_3/O
                         net (fo=1, routed)           1.695    13.103    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[11]
    SLICE_X38Y115        LUT5 (Prop_lut5_I0_O)        0.124    13.227 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_2/O
                         net (fo=1, routed)           0.000    13.227    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[20]
    SLICE_X38Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X38Y115        FDRE (Setup_fdre_C_D)        0.081    22.852    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         22.852    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.629ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 1.178ns (11.839%)  route 8.772ns (88.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         7.763    11.356    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X51Y125        LUT5 (Prop_lut5_I0_O)        0.299    11.655 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_73/O
                         net (fo=1, routed)           0.519    12.173    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_243
    SLICE_X54Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.297 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_165/O
                         net (fo=1, routed)           0.490    12.788    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_244
    SLICE_X61Y124        LUT4 (Prop_lut4_I2_O)        0.124    12.912 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_15/O
                         net (fo=1, routed)           0.000    12.912    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[11]_i_2_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I0_O)      0.212    13.124 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    13.124    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[11]
    SLICE_X61Y124        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y124        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/C
                         clock pessimism              0.115    22.991    
                         clock uncertainty           -0.302    22.689    
    SLICE_X61Y124        FDRE (Setup_fdre_C_D)        0.064    22.753    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]
  -------------------------------------------------------------------
                         required time                         22.753    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                  9.629    

Slack (MET) :             9.633ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 1.955ns (19.529%)  route 8.056ns (80.471%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.736    11.151    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.301    11.452 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_34/O
                         net (fo=2, routed)           0.432    11.884    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_50
    SLICE_X60Y134        LUT3 (Prop_lut3_I1_O)        0.124    12.008 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_20/O
                         net (fo=2, routed)           0.292    12.299    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_54
    SLICE_X60Y134        LUT5 (Prop_lut5_I4_O)        0.124    12.423 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_28/O
                         net (fo=2, routed)           0.580    13.004    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_60
    SLICE_X60Y132        LUT3 (Prop_lut3_I1_O)        0.124    13.128 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_57/O
                         net (fo=1, routed)           0.000    13.128    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[5]
    SLICE_X60Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]/C
                         clock pessimism              0.147    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X60Y132        FDRE (Setup_fdre_C_D)        0.031    22.761    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][5]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  9.633    

Slack (MET) :             9.635ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.007ns  (logic 1.955ns (19.537%)  route 8.052ns (80.463%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.736    11.151    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.301    11.452 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_34/O
                         net (fo=2, routed)           0.432    11.884    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_50
    SLICE_X60Y134        LUT3 (Prop_lut3_I1_O)        0.124    12.008 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_20/O
                         net (fo=2, routed)           0.292    12.299    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_54
    SLICE_X60Y134        LUT5 (Prop_lut5_I4_O)        0.124    12.423 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_28/O
                         net (fo=2, routed)           0.576    13.000    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_60
    SLICE_X60Y132        LUT3 (Prop_lut3_I1_O)        0.124    13.124 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_22/O
                         net (fo=1, routed)           0.000    13.124    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[3]
    SLICE_X60Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]/C
                         clock pessimism              0.147    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X60Y132        FDRE (Setup_fdre_C_D)        0.029    22.759    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][3]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                  9.635    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.021ns  (logic 1.955ns (19.509%)  route 8.066ns (80.490%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.111    10.526    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X58Y134        LUT6 (Prop_lut6_I0_O)        0.301    10.827 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_102/O
                         net (fo=1, routed)           0.689    11.516    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_136
    SLICE_X58Y134        LUT3 (Prop_lut3_I2_O)        0.124    11.640 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_42/O
                         net (fo=2, routed)           0.577    12.218    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_137
    SLICE_X58Y133        LUT5 (Prop_lut5_I4_O)        0.124    12.342 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_53/O
                         net (fo=2, routed)           0.672    13.014    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_172
    SLICE_X58Y129        LUT3 (Prop_lut3_I2_O)        0.124    13.138 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_53/O
                         net (fo=1, routed)           0.000    13.138    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[1]
    SLICE_X58Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X58Y129        FDRE (Setup_fdre_C_D)        0.079    22.803    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.671ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 1.413ns (14.142%)  route 8.579ns (85.858%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.478     3.663 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=298, routed)         6.357    10.020    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X44Y132        LUT6 (Prop_lut6_I4_O)        0.295    10.315 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_13/O
                         net (fo=1, routed)           0.000    10.315    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_13_n_0
    SLICE_X44Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    10.532 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_6/O
                         net (fo=1, routed)           0.832    11.364    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_6_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I3_O)        0.299    11.663 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_3/O
                         net (fo=1, routed)           1.390    13.053    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[8]
    SLICE_X38Y115        LUT6 (Prop_lut6_I2_O)        0.124    13.177 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_12/O
                         net (fo=1, routed)           0.000    13.177    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[23]
    SLICE_X38Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X38Y115        FDRE (Setup_fdre_C_D)        0.077    22.848    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                                  9.671    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 1.358ns (13.692%)  route 8.560ns (86.308%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.412     9.969    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X51Y131        LUT6 (Prop_lut6_I2_O)        0.299    10.268 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_11/O
                         net (fo=1, routed)           0.000    10.268    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_11_n_0
    SLICE_X51Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    10.485 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[3]_i_5/O
                         net (fo=1, routed)           1.106    11.591    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[3]_i_5_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.299    11.890 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_3/O
                         net (fo=1, routed)           1.042    12.932    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[3]
    SLICE_X40Y115        LUT6 (Prop_lut6_I2_O)        0.124    13.056 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_10/O
                         net (fo=1, routed)           0.000    13.056    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[28]
    SLICE_X40Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)        0.031    22.802    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.839ns (8.567%)  route 8.955ns (91.433%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.488    12.081    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X61Y127        LUT6 (Prop_lut6_I1_O)        0.296    12.377 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_177/O
                         net (fo=1, routed)           0.466    12.844    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_255
    SLICE_X61Y123        LUT6 (Prop_lut6_I4_O)        0.124    12.968 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_179/O
                         net (fo=1, routed)           0.000    12.968    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[14]
    SLICE_X61Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X61Y123        FDRE (Setup_fdre_C_D)        0.029    22.720    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.777ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.867ns  (logic 1.831ns (18.557%)  route 8.036ns (81.443%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.736    11.151    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.301    11.452 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_34/O
                         net (fo=2, routed)           0.657    12.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_50
    SLICE_X61Y134        LUT6 (Prop_lut6_I4_O)        0.124    12.233 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_88/O
                         net (fo=2, routed)           0.627    12.860    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_118
    SLICE_X61Y132        LUT5 (Prop_lut5_I3_O)        0.124    12.984 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_52/O
                         net (fo=1, routed)           0.000    12.984    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[14]
    SLICE_X61Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/C
                         clock pessimism              0.147    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X61Y132        FDRE (Setup_fdre_C_D)        0.031    22.761    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  9.777    

Slack (MET) :             9.779ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 1.831ns (18.564%)  route 8.032ns (81.436%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.736    11.151    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.301    11.452 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_34/O
                         net (fo=2, routed)           0.657    12.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_50
    SLICE_X61Y134        LUT6 (Prop_lut6_I4_O)        0.124    12.233 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_88/O
                         net (fo=2, routed)           0.623    12.856    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_118
    SLICE_X61Y132        LUT3 (Prop_lut3_I2_O)        0.124    12.980 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_35/O
                         net (fo=1, routed)           0.000    12.980    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[11]
    SLICE_X61Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]/C
                         clock pessimism              0.147    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X61Y132        FDRE (Setup_fdre_C_D)        0.029    22.759    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                                  9.779    

Slack (MET) :             9.830ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 1.353ns (13.758%)  route 8.481ns (86.242%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         5.937     9.494    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X44Y133        LUT6 (Prop_lut6_I2_O)        0.299     9.793 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[12]_i_12/O
                         net (fo=1, routed)           0.000     9.793    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[12]_i_12_n_0
    SLICE_X44Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    10.005 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[12]_i_6/O
                         net (fo=1, routed)           1.156    11.161    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[12]_i_6_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.299    11.460 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[12]_i_3/O
                         net (fo=1, routed)           1.389    12.848    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[12]
    SLICE_X41Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.972 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_6/O
                         net (fo=1, routed)           0.000    12.972    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[19]
    SLICE_X41Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648    22.827    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.031    22.803    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  9.830    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.076ns (11.297%)  route 8.449ns (88.703%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.948     8.774    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.898 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT5_6/O
                         net (fo=3, routed)           0.544     9.442    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_27/O
                         net (fo=32, routed)          3.144    12.710    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][1]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y130        FDRE (Setup_fdre_C_CE)      -0.169    22.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][1]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.076ns (11.297%)  route 8.449ns (88.703%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.948     8.774    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.898 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT5_6/O
                         net (fo=3, routed)           0.544     9.442    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_27/O
                         net (fo=32, routed)          3.144    12.710    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y130        FDRE (Setup_fdre_C_CE)      -0.169    22.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.076ns (11.297%)  route 8.449ns (88.703%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.948     8.774    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.898 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT5_6/O
                         net (fo=3, routed)           0.544     9.442    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_27/O
                         net (fo=32, routed)          3.144    12.710    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y130        FDRE (Setup_fdre_C_CE)      -0.169    22.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][3]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.076ns (11.297%)  route 8.449ns (88.703%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.948     8.774    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.898 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT5_6/O
                         net (fo=3, routed)           0.544     9.442    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_27/O
                         net (fo=32, routed)          3.144    12.710    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y130        FDRE (Setup_fdre_C_CE)      -0.169    22.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.076ns (11.297%)  route 8.449ns (88.703%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.948     8.774    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.898 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT5_6/O
                         net (fo=3, routed)           0.544     9.442    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_27/O
                         net (fo=32, routed)          3.144    12.710    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y130        FDRE (Setup_fdre_C_CE)      -0.169    22.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 1.955ns (19.977%)  route 7.831ns (80.023%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.111    10.526    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X58Y134        LUT6 (Prop_lut6_I0_O)        0.301    10.827 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_102/O
                         net (fo=1, routed)           0.689    11.516    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_136
    SLICE_X58Y134        LUT3 (Prop_lut3_I2_O)        0.124    11.640 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_42/O
                         net (fo=2, routed)           0.426    12.067    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_137
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.191 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_104/O
                         net (fo=1, routed)           0.588    12.779    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_140
    SLICE_X58Y129        LUT3 (Prop_lut3_I2_O)        0.124    12.903 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_43/O
                         net (fo=1, routed)           0.000    12.903    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[3]
    SLICE_X58Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X58Y129        FDRE (Setup_fdre_C_D)        0.079    22.803    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  9.899    

Slack (MET) :             9.915ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 2.231ns (22.946%)  route 7.492ns (77.054%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.370 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.370    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.685 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.475    10.160    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X58Y134        LUT6 (Prop_lut6_I2_O)        0.307    10.467 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_67/O
                         net (fo=2, routed)           0.807    11.273    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_95
    SLICE_X58Y133        LUT6 (Prop_lut6_I2_O)        0.124    11.397 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_71/O
                         net (fo=2, routed)           0.751    12.148    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_103
    SLICE_X60Y130        LUT6 (Prop_lut6_I3_O)        0.124    12.272 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_118/O
                         net (fo=1, routed)           0.444    12.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_162
    SLICE_X60Y128        LUT6 (Prop_lut6_I5_O)        0.124    12.840 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_119/O
                         net (fo=1, routed)           0.000    12.840    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[10]
    SLICE_X60Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/C
                         clock pessimism              0.147    23.028    
                         clock uncertainty           -0.302    22.726    
    SLICE_X60Y128        FDRE (Setup_fdre_C_D)        0.029    22.755    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  9.915    

Slack (MET) :             9.937ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 1.353ns (13.839%)  route 8.423ns (86.161%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.414     9.971    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X48Y133        LUT6 (Prop_lut6_I2_O)        0.299    10.270 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_10/O
                         net (fo=1, routed)           0.000    10.270    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_10_n_0
    SLICE_X48Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    10.482 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[14]_i_5/O
                         net (fo=1, routed)           0.756    11.238    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[14]_i_5_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.299    11.537 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_3/O
                         net (fo=1, routed)           1.254    12.790    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[14]
    SLICE_X42Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.914 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_8/O
                         net (fo=1, routed)           0.000    12.914    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[17]
    SLICE_X42Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X42Y115        FDRE (Setup_fdre_C_D)        0.081    22.852    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         22.852    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  9.937    

Slack (MET) :             9.971ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 1.355ns (14.145%)  route 8.224ns (85.855%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         7.297    10.890    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X60Y127        LUT5 (Prop_lut5_I1_O)        0.296    11.186 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_76/O
                         net (fo=1, routed)           0.479    11.666    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_250
    SLICE_X60Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_171/O
                         net (fo=1, routed)           0.000    11.790    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_5_n_0
    SLICE_X60Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    12.007 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_2/O
                         net (fo=1, routed)           0.447    12.454    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_2_n_0
    SLICE_X60Y120        LUT5 (Prop_lut5_I2_O)        0.299    12.753 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_77/O
                         net (fo=1, routed)           0.000    12.753    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[12]
    SLICE_X60Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.703    22.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/C
                         clock pessimism              0.115    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X60Y120        FDRE (Setup_fdre_C_D)        0.029    22.724    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  9.971    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 1.076ns (11.583%)  route 8.214ns (88.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 22.809 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.550     9.657    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.781 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_16/O
                         net (fo=32, routed)          2.694    12.475    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X51Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.630    22.809    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][1]/C
                         clock pessimism              0.147    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X51Y131        FDRE (Setup_fdre_C_CE)      -0.205    22.449    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][1]
  -------------------------------------------------------------------
                         required time                         22.449    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 1.076ns (11.583%)  route 8.214ns (88.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 22.809 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.550     9.657    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.781 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_16/O
                         net (fo=32, routed)          2.694    12.475    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X51Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.630    22.809    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][3]/C
                         clock pessimism              0.147    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X51Y131        FDRE (Setup_fdre_C_CE)      -0.205    22.449    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][3]
  -------------------------------------------------------------------
                         required time                         22.449    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 1.076ns (11.583%)  route 8.214ns (88.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 22.809 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.550     9.657    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.781 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_16/O
                         net (fo=32, routed)          2.694    12.475    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X51Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.630    22.809    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]/C
                         clock pessimism              0.147    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X51Y131        FDRE (Setup_fdre_C_CE)      -0.205    22.449    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]
  -------------------------------------------------------------------
                         required time                         22.449    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.076ns (11.586%)  route 8.211ns (88.414%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 22.813 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.550     9.657    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.781 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_16/O
                         net (fo=32, routed)          2.691    12.472    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X51Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.634    22.813    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/C
                         clock pessimism              0.147    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X51Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.453    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]
  -------------------------------------------------------------------
                         required time                         22.453    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 1.076ns (11.463%)  route 8.311ns (88.537%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.840     8.665    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.789 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.564     9.352    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.476 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          3.095    12.572    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X54Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    22.877    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/C
                         clock pessimism              0.147    23.024    
                         clock uncertainty           -0.302    22.722    
    SLICE_X54Y128        FDRE (Setup_fdre_C_CE)      -0.169    22.553    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 1.076ns (11.463%)  route 8.311ns (88.537%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.840     8.665    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.789 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.564     9.352    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.476 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          3.095    12.572    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X54Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    22.877    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
                         clock pessimism              0.147    23.024    
                         clock uncertainty           -0.302    22.722    
    SLICE_X54Y128        FDRE (Setup_fdre_C_CE)      -0.169    22.553    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             10.002ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 1.955ns (20.275%)  route 7.687ns (79.725%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          2.962    10.377    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X64Y135        LUT6 (Prop_lut6_I0_O)        0.301    10.678 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_15/O
                         net (fo=2, routed)           0.680    11.358    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_19
    SLICE_X64Y135        LUT3 (Prop_lut3_I1_O)        0.124    11.482 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_13/O
                         net (fo=2, routed)           0.440    11.922    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_23
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.124    12.046 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_22/O
                         net (fo=2, routed)           0.589    12.635    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_25
    SLICE_X64Y132        LUT3 (Prop_lut3_I1_O)        0.124    12.759 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_54/O
                         net (fo=1, routed)           0.000    12.759    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[2]
    SLICE_X64Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/C
                         clock pessimism              0.147    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.031    22.762    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]
  -------------------------------------------------------------------
                         required time                         22.762    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 10.002    

Slack (MET) :             10.013ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 1.955ns (20.302%)  route 7.675ns (79.698%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          2.962    10.377    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X64Y135        LUT6 (Prop_lut6_I0_O)        0.301    10.678 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_15/O
                         net (fo=2, routed)           0.680    11.358    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_19
    SLICE_X64Y135        LUT3 (Prop_lut3_I1_O)        0.124    11.482 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_13/O
                         net (fo=2, routed)           0.440    11.922    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_23
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.124    12.046 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_22/O
                         net (fo=2, routed)           0.577    12.623    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_25
    SLICE_X64Y132        LUT3 (Prop_lut3_I2_O)        0.124    12.747 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_14/O
                         net (fo=1, routed)           0.000    12.747    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[0]
    SLICE_X64Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/C
                         clock pessimism              0.147    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.029    22.760    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]
  -------------------------------------------------------------------
                         required time                         22.760    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                 10.013    

Slack (MET) :             10.067ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.231ns (23.306%)  route 7.342ns (76.694%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.370 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.370    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.685 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.604    10.289    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X56Y134        LUT6 (Prop_lut6_I2_O)        0.307    10.596 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.680    11.276    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X56Y134        LUT3 (Prop_lut3_I1_O)        0.124    11.400 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_39/O
                         net (fo=2, routed)           0.434    11.834    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_128
    SLICE_X56Y133        LUT5 (Prop_lut5_I4_O)        0.124    11.958 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_46/O
                         net (fo=2, routed)           0.607    12.566    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_159
    SLICE_X60Y131        LUT3 (Prop_lut3_I2_O)        0.124    12.690 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_59/O
                         net (fo=1, routed)           0.000    12.690    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[7]
    SLICE_X60Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.704    22.883    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/C
                         clock pessimism              0.147    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X60Y131        FDRE (Setup_fdre_C_D)        0.029    22.757    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]
  -------------------------------------------------------------------
                         required time                         22.757    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 10.067    

Slack (MET) :             10.081ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.570ns (16.531%)  route 7.927ns (83.469%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.419     3.593 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         6.892    10.485    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.299    10.784 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_239/O
                         net (fo=1, routed)           0.000    10.784    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[6]_i_10_n_0
    SLICE_X56Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    11.001 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]_i_8/O
                         net (fo=1, routed)           0.456    11.457    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]_i_8_n_0
    SLICE_X58Y122        LUT6 (Prop_lut6_I5_O)        0.299    11.756 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_240/O
                         net (fo=1, routed)           0.579    12.335    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_322
    SLICE_X59Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.459 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_241/O
                         net (fo=1, routed)           0.000    12.459    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[6]_i_2_n_0
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212    12.671 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.671    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[6]
    SLICE_X59Y126        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696    22.875    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y126        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]/C
                         clock pessimism              0.115    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)        0.064    22.752    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]
  -------------------------------------------------------------------
                         required time                         22.752    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                 10.081    

Slack (MET) :             10.090ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.076ns (11.640%)  route 8.168ns (88.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.840     8.665    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.789 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.564     9.352    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.476 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          2.952    12.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X56Y130        FDRE (Setup_fdre_C_CE)      -0.205    22.519    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][3]
  -------------------------------------------------------------------
                         required time                         22.519    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 10.090    

Slack (MET) :             10.090ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.076ns (11.640%)  route 8.168ns (88.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.840     8.665    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.789 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.564     9.352    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.476 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          2.952    12.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X56Y130        FDRE (Setup_fdre_C_CE)      -0.205    22.519    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][4]
  -------------------------------------------------------------------
                         required time                         22.519    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 10.090    

Slack (MET) :             10.090ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.076ns (11.640%)  route 8.168ns (88.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.840     8.665    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X38Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.789 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.564     9.352    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X37Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.476 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          2.952    12.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X56Y130        FDRE (Setup_fdre_C_CE)      -0.205    22.519    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][6]
  -------------------------------------------------------------------
                         required time                         22.519    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 10.090    

Slack (MET) :             10.096ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 1.353ns (14.141%)  route 8.215ns (85.859%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.629    10.186    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X49Y123        LUT6 (Prop_lut6_I2_O)        0.299    10.485 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_14/O
                         net (fo=1, routed)           0.000    10.485    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_14_n_0
    SLICE_X49Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    10.697 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[13]_i_7/O
                         net (fo=1, routed)           0.440    11.137    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[13]_i_7_n_0
    SLICE_X49Y120        LUT6 (Prop_lut6_I5_O)        0.299    11.436 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_3/O
                         net (fo=1, routed)           1.146    12.582    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[13]
    SLICE_X44Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_7/O
                         net (fo=1, routed)           0.000    12.706    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[18]
    SLICE_X44Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y114        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X44Y114        FDRE (Setup_fdre_C_D)        0.031    22.802    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.108ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 2.231ns (23.411%)  route 7.299ns (76.589%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.370 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.370    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.685 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.604    10.289    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X56Y134        LUT6 (Prop_lut6_I2_O)        0.307    10.596 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.680    11.276    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X56Y134        LUT3 (Prop_lut3_I1_O)        0.124    11.400 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_39/O
                         net (fo=2, routed)           0.434    11.834    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_128
    SLICE_X56Y133        LUT5 (Prop_lut5_I4_O)        0.124    11.958 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_46/O
                         net (fo=2, routed)           0.564    12.523    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_159
    SLICE_X59Y130        LUT3 (Prop_lut3_I2_O)        0.124    12.647 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_48/O
                         net (fo=1, routed)           0.000    12.647    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[9]
    SLICE_X59Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.031    22.755    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 10.108    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.076ns (11.640%)  route 8.168ns (88.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.948     8.774    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     8.898 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT5_6/O
                         net (fo=3, routed)           0.544     9.442    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X41Y119        LUT4 (Prop_lut4_I2_O)        0.124     9.566 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_27/O
                         net (fo=32, routed)          2.863    12.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X54Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X54Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/C
                         clock pessimism              0.147    23.028    
                         clock uncertainty           -0.302    22.726    
    SLICE_X54Y132        FDRE (Setup_fdre_C_CE)      -0.169    22.557    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]
  -------------------------------------------------------------------
                         required time                         22.557    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.131ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 2.107ns (22.154%)  route 7.404ns (77.846%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.370 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.370    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.685 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.778    10.463    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.307    10.770 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_24/O
                         net (fo=3, routed)           1.020    11.790    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_35
    SLICE_X60Y133        LUT6 (Prop_lut6_I4_O)        0.124    11.914 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_109/O
                         net (fo=2, routed)           0.589    12.504    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_147
    SLICE_X59Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.628 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_55/O
                         net (fo=1, routed)           0.000    12.628    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[3]
    SLICE_X59Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.704    22.883    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/C
                         clock pessimism              0.147    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X59Y133        FDRE (Setup_fdre_C_D)        0.031    22.759    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                 10.131    

Slack (MET) :             10.146ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 2.107ns (22.201%)  route 7.384ns (77.799%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 22.880 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.370 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.370    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.685 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.604    10.289    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X56Y134        LUT6 (Prop_lut6_I2_O)        0.307    10.596 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.820    11.416    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X56Y133        LUT6 (Prop_lut6_I2_O)        0.124    11.540 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_53/O
                         net (fo=2, routed)           0.944    12.484    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_82
    SLICE_X59Y131        LUT3 (Prop_lut3_I1_O)        0.124    12.608 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_26/O
                         net (fo=1, routed)           0.000    12.608    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[5]
    SLICE_X59Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.701    22.880    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y131        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/C
                         clock pessimism              0.147    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.029    22.754    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                 10.146    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.076ns (11.764%)  route 8.071ns (88.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.338     9.445    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X42Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.762    12.332    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.076ns (11.764%)  route 8.071ns (88.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.338     9.445    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X42Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.762    12.332    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.076ns (11.764%)  route 8.071ns (88.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.338     9.445    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X42Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.762    12.332    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][3]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][3]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.076ns (11.764%)  route 8.071ns (88.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.338     9.445    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X42Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.762    12.332    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][4]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][4]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.076ns (11.764%)  route 8.071ns (88.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.338     9.445    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X42Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.762    12.332    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.076ns (11.764%)  route 8.071ns (88.236%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.338     9.445    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X42Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.762    12.332    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][6]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][6]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.160ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 1.076ns (11.618%)  route 8.186ns (88.382%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 22.867 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.891     3.185    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y104        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.417     6.058    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.182 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.585     6.767    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.891 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.810     7.701    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.825 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          1.158     8.983    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X42Y116        LUT4 (Prop_lut4_I0_O)        0.124     9.107 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.547     9.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.669    12.447    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X28Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.688    22.867    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y129        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]/C
                         clock pessimism              0.247    23.114    
                         clock uncertainty           -0.302    22.812    
    SLICE_X28Y129        FDRE (Setup_fdre_C_CE)      -0.205    22.607    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                 10.160    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 1.353ns (14.241%)  route 8.148ns (85.759%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844     3.138    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.143     9.700    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X52Y126        LUT6 (Prop_lut6_I2_O)        0.299     9.999 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[2]_i_12/O
                         net (fo=1, routed)           0.000     9.999    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[2]_i_12_n_0
    SLICE_X52Y126        MUXF7 (Prop_muxf7_I0_O)      0.212    10.211 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[2]_i_6/O
                         net (fo=1, routed)           0.953    11.164    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[2]_i_6_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I3_O)        0.299    11.463 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[2]_i_3/O
                         net (fo=1, routed)           1.052    12.515    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[2]
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.124    12.639 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_9/O
                         net (fo=1, routed)           0.000    12.639    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[29]
    SLICE_X39Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y115        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)        0.029    22.800    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 1.831ns (19.347%)  route 7.633ns (80.653%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 22.887 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          2.962    10.377    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X64Y135        LUT6 (Prop_lut6_I0_O)        0.301    10.678 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_15/O
                         net (fo=2, routed)           0.680    11.358    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_19
    SLICE_X64Y135        LUT3 (Prop_lut3_I1_O)        0.124    11.482 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_13/O
                         net (fo=2, routed)           0.975    12.457    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_23
    SLICE_X64Y133        LUT5 (Prop_lut5_I2_O)        0.124    12.581 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_38/O
                         net (fo=1, routed)           0.000    12.581    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[4]
    SLICE_X64Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.708    22.887    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]/C
                         clock pessimism              0.147    23.034    
                         clock uncertainty           -0.302    22.732    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.029    22.761    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][4]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.181ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 1.831ns (19.348%)  route 7.633ns (80.652%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.329    10.744    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X65Y134        LUT6 (Prop_lut6_I0_O)        0.301    11.045 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_14/O
                         net (fo=2, routed)           0.699    11.744    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_22
    SLICE_X64Y134        LUT6 (Prop_lut6_I3_O)        0.124    11.868 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_78/O
                         net (fo=2, routed)           0.589    12.457    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_106
    SLICE_X64Y132        LUT3 (Prop_lut3_I2_O)        0.124    12.581 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_30/O
                         net (fo=1, routed)           0.000    12.581    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[8]
    SLICE_X64Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/C
                         clock pessimism              0.147    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.031    22.762    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]
  -------------------------------------------------------------------
                         required time                         22.762    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 10.181    

Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 1.955ns (20.687%)  route 7.496ns (79.313%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          2.669    10.084    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X62Y133        LUT6 (Prop_lut6_I0_O)        0.301    10.385 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_21/O
                         net (fo=2, routed)           0.683    11.068    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_31
    SLICE_X62Y133        LUT3 (Prop_lut3_I1_O)        0.124    11.192 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_16/O
                         net (fo=2, routed)           0.460    11.652    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_33
    SLICE_X61Y133        LUT5 (Prop_lut5_I2_O)        0.124    11.776 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_24/O
                         net (fo=2, routed)           0.668    12.444    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_37
    SLICE_X60Y133        LUT3 (Prop_lut3_I1_O)        0.124    12.568 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_31/O
                         net (fo=1, routed)           0.000    12.568    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[9]
    SLICE_X60Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/C
                         clock pessimism              0.147    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X60Y133        FDRE (Setup_fdre_C_D)        0.029    22.760    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]
  -------------------------------------------------------------------
                         required time                         22.760    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                 10.192    

Slack (MET) :             10.197ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.831ns (19.382%)  route 7.616ns (80.618%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.823     3.117    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X43Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.552     6.125    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X64Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3/O
                         net (fo=2, routed)           0.464     6.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_19_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          3.736    11.151    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.301    11.452 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_34/O
                         net (fo=2, routed)           0.432    11.884    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_50
    SLICE_X60Y134        LUT3 (Prop_lut3_I1_O)        0.124    12.008 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_20/O
                         net (fo=2, routed)           0.432    12.440    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_54
    SLICE_X60Y132        LUT5 (Prop_lut5_I2_O)        0.124    12.564 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_44/O
                         net (fo=1, routed)           0.000    12.564    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[7]
    SLICE_X60Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]/C
                         clock pessimism              0.147    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X60Y132        FDRE (Setup_fdre_C_D)        0.031    22.761    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][7]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                 10.197    




