3. Write RTL code to design a 3-bit SISO right shift register using only a
Non-blocking assignment. (Do not use any operators).


answer:
module siso_3bit (
    input  clk,
    input  din,
    output reg dout
);
reg q0, q1, q2;
always @(posedge clk) begin
    q0 <= din;   
    q1 <= q0;
    q2 <= q1;
end
assign dout = q2;  
endmodule
