{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543618352279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543618352285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 18:52:32 2018 " "Processing started: Fri Nov 30 18:52:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543618352285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618352285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618352285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543618353298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543618353298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364762 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364769 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364776 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364796 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364810 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364817 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364824 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364831 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364838 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364855 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364868 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543618364868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618364868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543618364963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618364968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618364990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "DataPath.vhd" "G3" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "DataPath.vhd" "G4" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365025 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ROM\[7..65535\] memoria_rom2.vhd(23) " "Using initial value X (don't care) for net \"ROM\[7..65535\]\" at memoria_rom2.vhd(23)" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365172 "|DataPath|memoria_ROM2:G4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "DataPath.vhd" "G5" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365175 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regdest UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"regdest\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "origalu UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"origalu\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memparareg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"memparareg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevereg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevereg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"lemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluSRC UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"aluSRC\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UnidadedeControle.vhd(23) " "Inferred latch for \"jump\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSRC UnidadedeControle.vhd(23) " "Inferred latch for \"aluSRC\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UnidadedeControle.vhd(23) " "Inferred latch for \"branch\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevemem UnidadedeControle.vhd(23) " "Inferred latch for \"escrevemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lemem UnidadedeControle.vhd(23) " "Inferred latch for \"lemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevereg UnidadedeControle.vhd(23) " "Inferred latch for \"escrevereg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memparareg UnidadedeControle.vhd(23) " "Inferred latch for \"memparareg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365176 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[0\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[0\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365177 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[1\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[1\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365177 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[2\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[2\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365177 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[3\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[3\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365177 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest UnidadedeControle.vhd(23) " "Inferred latch for \"regdest\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365177 "|DataPath|UnidadedeControle:G5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "DataPath.vhd" "G6" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "DataPath.vhd" "G7" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "DataPath.vhd" "G8" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "DataPath.vhd" "G9" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "DataPath.vhd" "G10" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT QAndBIT:G11 " "Elaborating entity \"QAndBIT\" for hierarchy \"QAndBIT:G11\"" {  } { { "DataPath.vhd" "G11" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "DataPath.vhd" "G12" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365221 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA Multiplexador2x1_16bits.vhd(18) " "VHDL Process Statement warning at Multiplexador2x1_16bits.vhd(18): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543618365222 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[0\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365222 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[1\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365222 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[2\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[3\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[4\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[4\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[5\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[5\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[6\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[6\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[7\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[7\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[8\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[8\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[9\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[9\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[10\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[10\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[11\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[11\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[12\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[12\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[13\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[13\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[14\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[14\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[15\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[15\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618365223 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "DataPath.vhd" "G15" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "DataPath.vhd" "G16" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365233 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Prod ULA.vhd(26) " "VHDL Variable Declaration warning at ULA.vhd(26): used initial value expression for variable \"Prod\" because variable was never assigned a value" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 26 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543618365234 "|DataPath|ULA:G16"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NotMult ULA.vhd(27) " "VHDL Variable Declaration warning at ULA.vhd(27): used initial value expression for variable \"NotMult\" because variable was never assigned a value" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 27 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543618365234 "|DataPath|ULA:G16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "DataPath.vhd" "G17" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618365236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~0 " "LATCH primitive \"BancoRegistradores:G7\|Reg~0\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~1 " "LATCH primitive \"BancoRegistradores:G7\|Reg~1\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~2 " "LATCH primitive \"BancoRegistradores:G7\|Reg~2\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~3 " "LATCH primitive \"BancoRegistradores:G7\|Reg~3\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~4 " "LATCH primitive \"BancoRegistradores:G7\|Reg~4\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~5 " "LATCH primitive \"BancoRegistradores:G7\|Reg~5\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~6 " "LATCH primitive \"BancoRegistradores:G7\|Reg~6\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~7 " "LATCH primitive \"BancoRegistradores:G7\|Reg~7\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~8 " "LATCH primitive \"BancoRegistradores:G7\|Reg~8\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~9 " "LATCH primitive \"BancoRegistradores:G7\|Reg~9\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~10 " "LATCH primitive \"BancoRegistradores:G7\|Reg~10\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~11 " "LATCH primitive \"BancoRegistradores:G7\|Reg~11\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~12 " "LATCH primitive \"BancoRegistradores:G7\|Reg~12\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~13 " "LATCH primitive \"BancoRegistradores:G7\|Reg~13\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~14 " "LATCH primitive \"BancoRegistradores:G7\|Reg~14\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~15 " "LATCH primitive \"BancoRegistradores:G7\|Reg~15\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~16 " "LATCH primitive \"BancoRegistradores:G7\|Reg~16\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~17 " "LATCH primitive \"BancoRegistradores:G7\|Reg~17\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~18 " "LATCH primitive \"BancoRegistradores:G7\|Reg~18\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~19 " "LATCH primitive \"BancoRegistradores:G7\|Reg~19\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~20 " "LATCH primitive \"BancoRegistradores:G7\|Reg~20\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~21 " "LATCH primitive \"BancoRegistradores:G7\|Reg~21\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~22 " "LATCH primitive \"BancoRegistradores:G7\|Reg~22\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~23 " "LATCH primitive \"BancoRegistradores:G7\|Reg~23\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~24 " "LATCH primitive \"BancoRegistradores:G7\|Reg~24\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~25 " "LATCH primitive \"BancoRegistradores:G7\|Reg~25\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~26 " "LATCH primitive \"BancoRegistradores:G7\|Reg~26\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~27 " "LATCH primitive \"BancoRegistradores:G7\|Reg~27\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~28 " "LATCH primitive \"BancoRegistradores:G7\|Reg~28\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~29 " "LATCH primitive \"BancoRegistradores:G7\|Reg~29\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~30 " "LATCH primitive \"BancoRegistradores:G7\|Reg~30\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~31 " "LATCH primitive \"BancoRegistradores:G7\|Reg~31\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~32 " "LATCH primitive \"BancoRegistradores:G7\|Reg~32\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~33 " "LATCH primitive \"BancoRegistradores:G7\|Reg~33\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~34 " "LATCH primitive \"BancoRegistradores:G7\|Reg~34\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~35 " "LATCH primitive \"BancoRegistradores:G7\|Reg~35\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~36 " "LATCH primitive \"BancoRegistradores:G7\|Reg~36\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~37 " "LATCH primitive \"BancoRegistradores:G7\|Reg~37\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~38 " "LATCH primitive \"BancoRegistradores:G7\|Reg~38\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~39 " "LATCH primitive \"BancoRegistradores:G7\|Reg~39\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~40 " "LATCH primitive \"BancoRegistradores:G7\|Reg~40\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~41 " "LATCH primitive \"BancoRegistradores:G7\|Reg~41\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~42 " "LATCH primitive \"BancoRegistradores:G7\|Reg~42\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~43 " "LATCH primitive \"BancoRegistradores:G7\|Reg~43\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~44 " "LATCH primitive \"BancoRegistradores:G7\|Reg~44\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~45 " "LATCH primitive \"BancoRegistradores:G7\|Reg~45\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~46 " "LATCH primitive \"BancoRegistradores:G7\|Reg~46\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~47 " "LATCH primitive \"BancoRegistradores:G7\|Reg~47\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~48 " "LATCH primitive \"BancoRegistradores:G7\|Reg~48\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~49 " "LATCH primitive \"BancoRegistradores:G7\|Reg~49\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~50 " "LATCH primitive \"BancoRegistradores:G7\|Reg~50\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~51 " "LATCH primitive \"BancoRegistradores:G7\|Reg~51\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~52 " "LATCH primitive \"BancoRegistradores:G7\|Reg~52\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~53 " "LATCH primitive \"BancoRegistradores:G7\|Reg~53\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~54 " "LATCH primitive \"BancoRegistradores:G7\|Reg~54\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~55 " "LATCH primitive \"BancoRegistradores:G7\|Reg~55\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~56 " "LATCH primitive \"BancoRegistradores:G7\|Reg~56\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~57 " "LATCH primitive \"BancoRegistradores:G7\|Reg~57\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~58 " "LATCH primitive \"BancoRegistradores:G7\|Reg~58\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~59 " "LATCH primitive \"BancoRegistradores:G7\|Reg~59\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~60 " "LATCH primitive \"BancoRegistradores:G7\|Reg~60\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~61 " "LATCH primitive \"BancoRegistradores:G7\|Reg~61\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~62 " "LATCH primitive \"BancoRegistradores:G7\|Reg~62\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BancoRegistradores:G7\|Reg~63 " "LATCH primitive \"BancoRegistradores:G7\|Reg~63\" is permanently enabled" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543618367086 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|escrevemem UnidadedeControle:G5\|origalu\[1\] " "Duplicate LATCH primitive \"UnidadedeControle:G5\|escrevemem\" merged with LATCH primitive \"UnidadedeControle:G5\|origalu\[1\]\"" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543618367683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|branch UnidadedeControle:G5\|origalu\[2\] " "Duplicate LATCH primitive \"UnidadedeControle:G5\|branch\" merged with LATCH primitive \"UnidadedeControle:G5\|origalu\[2\]\"" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543618367683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|jump UnidadedeControle:G5\|origalu\[2\] " "Duplicate LATCH primitive \"UnidadedeControle:G5\|jump\" merged with LATCH primitive \"UnidadedeControle:G5\|origalu\[2\]\"" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543618367683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|lemem UnidadedeControle:G5\|memparareg " "Duplicate LATCH primitive \"UnidadedeControle:G5\|lemem\" merged with LATCH primitive \"UnidadedeControle:G5\|memparareg\"" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543618367683 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|aluSRC UnidadedeControle:G5\|escrevereg " "Duplicate LATCH primitive \"UnidadedeControle:G5\|aluSRC\" merged with LATCH primitive \"UnidadedeControle:G5\|escrevereg\"" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543618367683 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543618367683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|regdest " "Latch UnidadedeControle:G5\|regdest has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|origalu\[0\] " "Latch UnidadedeControle:G5\|origalu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:G1\|pout\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:G1\|pout\[4\]" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|origalu\[1\] " "Latch UnidadedeControle:G5\|origalu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|origalu\[2\] " "Latch UnidadedeControle:G5\|origalu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|memparareg " "Latch UnidadedeControle:G5\|memparareg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|escrevereg " "Latch UnidadedeControle:G5\|escrevereg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~256 " "Latch memram:G17\|ram~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367685 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~257 " "Latch memram:G17\|ram~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~258 " "Latch memram:G17\|ram~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~259 " "Latch memram:G17\|ram~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~260 " "Latch memram:G17\|ram~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~80 " "Latch memram:G17\|ram~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~112 " "Latch memram:G17\|ram~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~64 " "Latch memram:G17\|ram~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~96 " "Latch memram:G17\|ram~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~208 " "Latch memram:G17\|ram~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~240 " "Latch memram:G17\|ram~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~192 " "Latch memram:G17\|ram~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~224 " "Latch memram:G17\|ram~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367686 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~81 " "Latch memram:G17\|ram~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~113 " "Latch memram:G17\|ram~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~65 " "Latch memram:G17\|ram~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~97 " "Latch memram:G17\|ram~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~209 " "Latch memram:G17\|ram~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~241 " "Latch memram:G17\|ram~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~193 " "Latch memram:G17\|ram~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~225 " "Latch memram:G17\|ram~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~82 " "Latch memram:G17\|ram~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~114 " "Latch memram:G17\|ram~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~66 " "Latch memram:G17\|ram~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~98 " "Latch memram:G17\|ram~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367687 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~210 " "Latch memram:G17\|ram~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~242 " "Latch memram:G17\|ram~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~194 " "Latch memram:G17\|ram~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~226 " "Latch memram:G17\|ram~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~83 " "Latch memram:G17\|ram~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~115 " "Latch memram:G17\|ram~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~67 " "Latch memram:G17\|ram~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~99 " "Latch memram:G17\|ram~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~211 " "Latch memram:G17\|ram~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~243 " "Latch memram:G17\|ram~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~195 " "Latch memram:G17\|ram~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367688 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~227 " "Latch memram:G17\|ram~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~84 " "Latch memram:G17\|ram~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~116 " "Latch memram:G17\|ram~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~68 " "Latch memram:G17\|ram~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~100 " "Latch memram:G17\|ram~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~212 " "Latch memram:G17\|ram~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~244 " "Latch memram:G17\|ram~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~196 " "Latch memram:G17\|ram~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~228 " "Latch memram:G17\|ram~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367689 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~16 " "Latch memram:G17\|ram~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~48 " "Latch memram:G17\|ram~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~0 " "Latch memram:G17\|ram~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~32 " "Latch memram:G17\|ram~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~144 " "Latch memram:G17\|ram~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~176 " "Latch memram:G17\|ram~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~128 " "Latch memram:G17\|ram~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~160 " "Latch memram:G17\|ram~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[0\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367690 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~17 " "Latch memram:G17\|ram~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~49 " "Latch memram:G17\|ram~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~1 " "Latch memram:G17\|ram~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~33 " "Latch memram:G17\|ram~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~145 " "Latch memram:G17\|ram~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~177 " "Latch memram:G17\|ram~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~129 " "Latch memram:G17\|ram~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~161 " "Latch memram:G17\|ram~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[1\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[1\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~18 " "Latch memram:G17\|ram~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~50 " "Latch memram:G17\|ram~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~2 " "Latch memram:G17\|ram~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~34 " "Latch memram:G17\|ram~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367691 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~146 " "Latch memram:G17\|ram~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~178 " "Latch memram:G17\|ram~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~130 " "Latch memram:G17\|ram~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~162 " "Latch memram:G17\|ram~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[2\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[2\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~19 " "Latch memram:G17\|ram~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~51 " "Latch memram:G17\|ram~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~3 " "Latch memram:G17\|ram~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~35 " "Latch memram:G17\|ram~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~147 " "Latch memram:G17\|ram~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~179 " "Latch memram:G17\|ram~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~131 " "Latch memram:G17\|ram~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367692 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~163 " "Latch memram:G17\|ram~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[3\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[3\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~20 " "Latch memram:G17\|ram~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~52 " "Latch memram:G17\|ram~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~4 " "Latch memram:G17\|ram~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~36 " "Latch memram:G17\|ram~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~148 " "Latch memram:G17\|ram~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~180 " "Latch memram:G17\|ram~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~132 " "Latch memram:G17\|ram~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~164 " "Latch memram:G17\|ram~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplexador2x1_16bits:G18\|SAIDA\[4\] " "Ports D and ENA on the latch are fed by the same signal Multiplexador2x1_16bits:G18\|SAIDA\[4\]" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543618367693 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543618367693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[2\] GND " "Pin \"Instruction_to_Control_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Control_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[3\] GND " "Pin \"Instruction_to_Control_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Control_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register1_outWaveform\[2\] GND " "Pin \"Instruction_to_register1_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_register1_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[1\] GND " "Pin \"Instruction_to_register2_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_register2_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[2\] GND " "Pin \"Instruction_to_register2_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_register2_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_controlULA_outWaveform\[1\] GND " "Pin \"Instruction_to_controlULA_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_controlULA_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[1\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[5\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[0\] GND " "Pin \"Instruction_to_Jump_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[1\] GND " "Pin \"Instruction_to_Jump_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[2\] GND " "Pin \"Instruction_to_Jump_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[3\] GND " "Pin \"Instruction_to_Jump_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[4\] GND " "Pin \"Instruction_to_Jump_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[5\] GND " "Pin \"Instruction_to_Jump_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[6\] GND " "Pin \"Instruction_to_Jump_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[7\] GND " "Pin \"Instruction_to_Jump_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[8\] GND " "Pin \"Instruction_to_Jump_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[9\] GND " "Pin \"Instruction_to_Jump_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[10\] GND " "Pin \"Instruction_to_Jump_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[11\] GND " "Pin \"Instruction_to_Jump_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Instruction_to_Jump_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[3\] GND " "Pin \"Flag_origialu_OUT\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543618367864 "|DataPath|Flag_origialu_OUT[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543618367864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543618367988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543618368912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543618368912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "860 " "Implemented 860 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543618369049 ""} { "Info" "ICUT_CUT_TM_OPINS" "177 " "Implemented 177 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543618369049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "682 " "Implemented 682 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543618369049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543618369049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543618369570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 18:52:49 2018 " "Processing ended: Fri Nov 30 18:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543618369570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543618369570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543618369570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543618369570 ""}
