# ARM64 Instruction Support Status

This document tracks which ARM64 instructions are implemented.

## Legend
- âœ… Implemented and tested
- ğŸš§ In progress
- âŒ Not implemented

## Data Processing - Immediate
| Instruction | Status | Notes |
|-------------|--------|-------|
| ADD (imm)   | âŒ     |       |
| SUB (imm)   | âŒ     |       |
| AND (imm)   | âŒ     |       |
| ORR (imm)   | âŒ     |       |
| EOR (imm)   | âŒ     |       |
| MOV (imm)   | âŒ     |       |

## Data Processing - Register
| Instruction | Status | Notes |
|-------------|--------|-------|
| ADD (reg)   | âŒ     |       |
| SUB (reg)   | âŒ     |       |
| AND (reg)   | âŒ     |       |
| ORR (reg)   | âŒ     |       |
| EOR (reg)   | âŒ     |       |

## Load/Store
| Instruction | Status | Notes |
|-------------|--------|-------|
| LDR         | âŒ     |       |
| STR         | âŒ     |       |
| LDP         | âŒ     |       |
| STP         | âŒ     |       |

## Branch
| Instruction | Status | Notes |
|-------------|--------|-------|
| B           | âŒ     |       |
| BL          | âŒ     |       |
| BR          | âŒ     |       |
| BLR         | âŒ     |       |
| RET         | âŒ     |       |
| B.cond      | âŒ     |       |

## System
| Instruction | Status | Notes |
|-------------|--------|-------|
| SVC         | âŒ     | Syscall |
| NOP         | âŒ     |       |
