# VHDL-Master-Slave-Binary-Divider
A binary divider coded in VHDL that implements a master and slave model.

This project is created using Vivado 2018.1.
The source files with the code for the master and slave binary divider are contained in ms_binary_divider.srcs -> sources_1/new.
The testbench file for connecting the master and slave and simulating the code is contained in ms_binary_divider.srcs -> sim_1/new.

Steps to open up the project:
1. Download the Vivado Design Suite
2. Clone this repository
3. Open up the file fsm.xpr in Vivado
