{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from enum import Enum\n",
    "\n",
    "# RISCV-32I 6 种类型\n",
    "class OpCode(Enum):\n",
    "    R = \"0110011\"\n",
    "    I_JALR = \"1100111\"\n",
    "    I_CALC = \"0010011\"\n",
    "    I_LOAD = \"0000011\"\n",
    "    S = \"0100011\"\n",
    "    B = \"1100011\"\n",
    "    U_LUI = \"0110111\"\n",
    "    U_AUIPC = \"0010111\"\n",
    "    J = \"1101111\"\n",
    "\n",
    "\n",
    "# 部分 I 型指令\n",
    "class IFunct3(Enum):\n",
    "    ADDI = \"000\"\n",
    "    SLTI = \"010\"\n",
    "    SLTIU = \"011\"\n",
    "    XORI = \"100\"\n",
    "    ORI = \"110\"\n",
    "    ANDI = \"111\"\n",
    "    SLLI = \"001\"\n",
    "    SRLI = \"101\"\n",
    "    SRAI = \"101\"\n",
    "    JALR = \"000\"\n",
    "    LB = \"000\"\n",
    "    LH = \"001\"\n",
    "    LW = \"010\"\n",
    "    LBU = \"100\"\n",
    "    LHU = \"101\"\n",
    "\n",
    "\n",
    "# 部分 S 型指令\n",
    "class SFunct3(Enum):\n",
    "    SB = \"000\"  # 本次需要\n",
    "    SH = \"001\"\n",
    "    SW = \"010\"\n",
    "\n",
    "\n",
    "# B 型指令\n",
    "class BFunct3(Enum):\n",
    "    BEQ = \"000\"\n",
    "    BNE = \"001\"\n",
    "    BLT = \"100\"\n",
    "    BGE = \"101\"\n",
    "    BLTU = \"110\"\n",
    "    BGEU = \"111\"\n",
    "\n",
    "\n",
    "# 部分 R 型指令\n",
    "class RFunct3(Enum):\n",
    "    ADD = \"000\"  # 本次需要\n",
    "    SUB = \"000\"\n",
    "    SLL = \"001\"\n",
    "    SLT = \"010\"\n",
    "    SLTU = \"011\"\n",
    "    XOR = \"100\"\n",
    "    SRL = \"101\"\n",
    "    SRA = \"101\"\n",
    "    OR = \"110\"\n",
    "    AND = \"111\"\n",
    "\n",
    "\n",
    "class RFunct7(Enum):\n",
    "    ADD = \"0000000\"\n",
    "    SUB = \"0100000\"\n",
    "    SRA = \"0100000\"\n",
    "\n",
    "\n",
    "class InstructionInfo:\n",
    "    opcode: OpCode\n",
    "    rs1: int\n",
    "    rs2: int\n",
    "    rd: int\n",
    "    funct3: Enum\n",
    "    funct7: Enum\n",
    "    imm: int\n",
    "\n",
    "\n",
    "class PipeReg:\n",
    "    rs1: int\n",
    "    rs2: int\n",
    "    value: int\n",
    "    mem_value: int\n",
    "\n",
    "\n",
    "class Instruction:\n",
    "    def __init__(self, isa: \"ISA\") -> None:\n",
    "        self.isa = isa\n",
    "        self.pc_inc = True\n",
    "        # print(self.__class__.__name__)\n",
    "\n",
    "    def stage_ex(self):\n",
    "        \"\"\"\n",
    "        EX-执行.对指令的各种操作数进行运算\n",
    "\n",
    "        IF ID 阶段操作相对固定, EX MEM WB 阶段需要根据具体指令在做调整\n",
    "\n",
    "        单指令可以继承 Instruction 类并重写此方法\n",
    "        \"\"\"\n",
    "\n",
    "    def stage_mem(self):\n",
    "        \"\"\"\n",
    "        MEM-存储器访问.将数据写入存储器或从存储器中读出数据\n",
    "\n",
    "        单指令可以继承 Instruction 类并重写此方法\n",
    "        \"\"\"\n",
    "\n",
    "    def stage_wb(self):\n",
    "        \"\"\"\n",
    "        WB-写回.将指令运算结果存入指定的寄存器\n",
    "\n",
    "        单指令可以继承 Instruction 类并重写此方法\n",
    "        \"\"\"\n",
    "        if self.pc_inc:\n",
    "            self.isa.pc += 4\n",
    "\n",
    "\n",
    "class ISA:\n",
    "    \"\"\"\n",
    "    基础处理器架构\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self) -> None:\n",
    "        # 基础配置信息\n",
    "        register_number = 32\n",
    "        memory_range = 0x200\n",
    "\n",
    "        self.pc = 0\n",
    "        self.registers = [0] * register_number  # 寄存器组\n",
    "        self.memory = [0] * memory_range  # 内存\n",
    "        self.instruction: Instruction = None  # 当前指令\n",
    "        self.instruction_info = InstructionInfo()  # 当前指令的信息拆分\n",
    "        self.pipeline_register = PipeReg()\n",
    "\n",
    "    def load_instructions(self, instructions, pc=0x100):\n",
    "        self.pc = pc\n",
    "        # 小端存储\n",
    "        for inst in instructions:\n",
    "            instruction_str = format(inst, \"032b\")\n",
    "            self.memory[pc + 3] = int(instruction_str[:8], 2)\n",
    "            self.memory[pc + 2] = int(instruction_str[8:16], 2)\n",
    "            self.memory[pc + 1] = int(instruction_str[16:24], 2)\n",
    "            self.memory[pc] = int(instruction_str[24:], 2)\n",
    "            pc += 4\n",
    "\n",
    "    def run(self):\n",
    "        while True:\n",
    "            self.stage_if()\n",
    "            if self.pc == -1:\n",
    "                break\n",
    "            self.stage_id()\n",
    "            self.stage_ex()\n",
    "            self.stage_mem()\n",
    "            self.stage_wb()\n",
    "\n",
    "    def stage_if(self):\n",
    "        \"\"\"\n",
    "        IF-取指令.根据PC中的地址在指令存储器中取出一条指令\n",
    "        \"\"\"\n",
    "        # 小端取数\n",
    "        self.instruction = \"\"\n",
    "        self.instruction += format(self.memory[self.pc + 3], \"08b\")\n",
    "        self.instruction += format(self.memory[self.pc + 2], \"08b\")\n",
    "        self.instruction += format(self.memory[self.pc + 1], \"08b\")\n",
    "        self.instruction += format(self.memory[self.pc], \"08b\")\n",
    "\n",
    "        # 全 0 默认运行完所有指令, 退出\n",
    "        if int(self.instruction) == 0:\n",
    "            self.pc = -1\n",
    "\n",
    "    def stage_id(self):\n",
    "        \"\"\"\n",
    "        ID-译码 解析指令并读取寄存器的值\"\"\"\n",
    "        raise NotImplementedError(\"should implement stage ID\")\n",
    "\n",
    "    def stage_ex(self):\n",
    "        \"\"\"\n",
    "        EX-执行.对指令的各种操作数进行运算\n",
    "        \"\"\"\n",
    "        self.instruction.stage_ex()\n",
    "\n",
    "    def stage_mem(self):\n",
    "        \"\"\"\n",
    "        MEM-存储器访问.将数据写入存储器或从存储器中读出数据\n",
    "        \"\"\"\n",
    "        self.instruction.stage_mem()\n",
    "\n",
    "    def stage_wb(self):\n",
    "        \"\"\"\n",
    "        WB-写回.将指令运算结果存入指定的寄存器\n",
    "        \"\"\"\n",
    "        self.instruction.stage_wb()\n",
    "\n",
    "    def show_info(self, info=None):\n",
    "        mem_range = 5\n",
    "        register_range = 15\n",
    "\n",
    "        if info is not None:\n",
    "            print(info)\n",
    "        print(\"#\" * 20)\n",
    "        for i in range(mem_range):\n",
    "            print(f\"mem[{i}] = {self.memory[i]}\")\n",
    "        print(\"#\" * 20)\n",
    "        for i in range(register_range):\n",
    "            print(f\"r{i} = {self.registers[i]}\")\n",
    "        print(\"#\" * 20)\n",
    "\n",
    "    def binary_str(self, imm: str):\n",
    "        if imm[0] == \"1\":\n",
    "            inverted_str = \"\".join(\"1\" if bit == \"0\" else \"0\" for bit in imm)\n",
    "            abs_value = int(inverted_str, 2) + 1\n",
    "            return -abs_value\n",
    "        else:\n",
    "            return int(imm, 2)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# RISCV 32I 指令集介绍可以参考\n",
    "# https://www.sunnychen.top/archives/riscvbasic\n",
    "\n",
    "class R_ADD(Instruction):\n",
    "    def stage_ex(self):\n",
    "        self.isa.pipeline_register.value = (\n",
    "            self.isa.pipeline_register.rs1 + self.isa.pipeline_register.rs2\n",
    "        )\n",
    "\n",
    "    def stage_wb(self):\n",
    "        self.isa.registers[self.isa.instruction_info.rd] = self.isa.pipeline_register.value\n",
    "        return super().stage_wb()\n",
    "\n",
    "\n",
    "class R_SUB(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SLL(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SLT(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SLTU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_XOR(Instruction):\n",
    "    def stage_ex(self):\n",
    "        self.isa.pipeline_register.value = (\n",
    "            self.isa.pipeline_register.rs1 ^ self.isa.pipeline_register.rs2\n",
    "        )\n",
    "\n",
    "    def stage_wb(self):\n",
    "        self.isa.registers[self.isa.instruction_info.rd] = self.isa.pipeline_register.value\n",
    "        return super().stage_wb()\n",
    "\n",
    "\n",
    "class R_SRL(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SRA(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_OR(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_AND(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_ADDI(Instruction):\n",
    "    def stage_ex(self):\n",
    "        self.isa.pipeline_register.value = (\n",
    "            self.isa.pipeline_register.rs1 + self.isa.instruction_info.imm\n",
    "        )\n",
    "\n",
    "    def stage_wb(self):\n",
    "        self.isa.registers[self.isa.instruction_info.rd] = self.isa.pipeline_register.value\n",
    "        return super().stage_wb()\n",
    "\n",
    "\n",
    "class I_SLTI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SLTIU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_XORI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_ORI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_ANDI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SLLI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SRLI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SRAI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_JALR(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_LB(Instruction):\n",
    "    def stage_ex(self):\n",
    "        self.isa.pipeline_register.value = (\n",
    "            self.isa.pipeline_register.rs1 + self.isa.instruction_info.imm\n",
    "        )\n",
    "\n",
    "    def stage_mem(self):\n",
    "        self.isa.pipeline_register.mem_value = self.isa.memory[self.isa.pipeline_register.value]\n",
    "\n",
    "    def stage_wb(self):\n",
    "        self.isa.registers[self.isa.instruction_info.rd] = self.isa.pipeline_register.mem_value\n",
    "        return super().stage_wb()\n",
    "\n",
    "\n",
    "class I_LH(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_LW(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_LBU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_LHU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class S_SB(Instruction):\n",
    "    def stage_ex(self):\n",
    "        self.isa.pipeline_register.value = (\n",
    "            self.isa.pipeline_register.rs1 + self.isa.instruction_info.imm\n",
    "        )\n",
    "\n",
    "    def stage_wb(self):\n",
    "        self.isa.memory[self.isa.pipeline_register.value] = self.isa.pipeline_register.rs2 & 0xFF\n",
    "        return super().stage_wb()\n",
    "\n",
    "\n",
    "class S_SH(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class S_SW(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BEQ(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BNE(Instruction):\n",
    "    def stage_ex(self):\n",
    "        if self.isa.pipeline_register.rs1 != self.isa.pipeline_register.rs2:\n",
    "            self.isa.pc = self.isa.pc + self.isa.instruction_info.imm\n",
    "            self.pc_inc = False\n",
    "\n",
    "\n",
    "class B_BLT(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BGE(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BLTU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BGEU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class U_LUI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class U_AUIPC(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class J_JAL(Instruction):\n",
    "    def stage_ex(self):\n",
    "        self.isa.pc += self.isa.instruction_info.imm\n",
    "        self.pc_inc = False\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before\n",
      "####################\n",
      "mem[0] = 20\n",
      "mem[1] = 0\n",
      "mem[2] = 0\n",
      "mem[3] = 0\n",
      "mem[4] = 0\n",
      "####################\n",
      "r0 = 0\n",
      "r1 = 0\n",
      "r2 = 0\n",
      "r3 = 0\n",
      "r4 = 0\n",
      "r5 = 0\n",
      "r6 = 0\n",
      "r7 = 0\n",
      "r8 = 0\n",
      "r9 = 0\n",
      "r10 = 0\n",
      "r11 = 0\n",
      "r12 = 0\n",
      "r13 = 0\n",
      "r14 = 0\n",
      "####################\n",
      "after\n",
      "####################\n",
      "mem[0] = 20\n",
      "mem[1] = 0\n",
      "mem[2] = 0\n",
      "mem[3] = 30\n",
      "mem[4] = 0\n",
      "####################\n",
      "r0 = 0\n",
      "r1 = 0\n",
      "r2 = 0\n",
      "r3 = 0\n",
      "r4 = 0\n",
      "r5 = 0\n",
      "r6 = 0\n",
      "r7 = 0\n",
      "r8 = 0\n",
      "r9 = 0\n",
      "r10 = 0\n",
      "r11 = 30\n",
      "r12 = 30\n",
      "r13 = 0\n",
      "r14 = 0\n",
      "####################\n"
     ]
    }
   ],
   "source": [
    "\n",
    "class RISCV32(ISA):\n",
    "    \"\"\"\n",
    "    RISCV 32I 单周期五阶段\n",
    "    \"\"\"\n",
    "\n",
    "    def stage_id(self):\n",
    "        opcode = self.instruction[-7:]\n",
    "        opcode_type = OpCode(opcode)\n",
    "        self.instruction_info.opcode = opcode_type\n",
    "        if opcode_type == OpCode.R:\n",
    "            self.instruction_info.funct7 = RFunct7(self.instruction[:7])\n",
    "            self.instruction_info.rs2 = int(self.instruction[7:12], 2)\n",
    "            self.instruction_info.rs1 = int(self.instruction[12:17], 2)\n",
    "            self.instruction_info.funct3 = RFunct3(self.instruction[17:20])\n",
    "            self.instruction_info.rd = int(self.instruction[20:25], 2)\n",
    "            self.instruction_info.imm = None\n",
    "        elif opcode_type in (OpCode.I_LOAD, OpCode.I_CALC, OpCode.I_JALR):\n",
    "            self.instruction_info.funct7 = None\n",
    "            self.instruction_info.rs2 = None\n",
    "            self.instruction_info.rs1 = int(self.instruction[12:17], 2)\n",
    "            self.instruction_info.funct3 = IFunct3(self.instruction[17:20])\n",
    "            self.instruction_info.rd = int(self.instruction[20:25], 2)\n",
    "            self.instruction_info.imm = self.binary_str(self.instruction[:12])\n",
    "        elif opcode_type == OpCode.S:\n",
    "            self.instruction_info.funct7 = None\n",
    "            self.instruction_info.rs2 = int(self.instruction[7:12], 2)\n",
    "            self.instruction_info.rs1 = int(self.instruction[12:17], 2)\n",
    "            self.instruction_info.funct3 = SFunct3(self.instruction[17:20])\n",
    "            self.instruction_info.rd = None\n",
    "            self.instruction_info.imm = self.binary_str(self.instruction[:7] + self.instruction[20:25])\n",
    "        elif opcode_type == OpCode.B:\n",
    "            self.instruction_info.funct7 = None\n",
    "            self.instruction_info.rs2 = int(self.instruction[7:12], 2)\n",
    "            self.instruction_info.rs1 = int(self.instruction[12:17], 2)\n",
    "            self.instruction_info.funct3 = BFunct3(self.instruction[17:20])\n",
    "            self.instruction_info.rd = None\n",
    "            self.instruction_info.imm = self.binary_str(\n",
    "                self.instruction[0]\n",
    "                + self.instruction[24]\n",
    "                + self.instruction[1:6]\n",
    "                + self.instruction[20:24]\n",
    "                + \"0\"\n",
    "            )\n",
    "\n",
    "        elif opcode_type in (OpCode.U_AUIPC, OpCode.U_LUI):\n",
    "            self.instruction_info.funct7 = None\n",
    "            self.instruction_info.rs2 = None\n",
    "            self.instruction_info.rs1 = None\n",
    "            self.instruction_info.funct3 = None\n",
    "            self.instruction_info.rd = int(self.instruction[20:25], 2)\n",
    "            self.instruction_info.imm = self.binary_str(self.instruction[:20] + \"0\" * 12)\n",
    "        elif opcode_type == OpCode.J:\n",
    "            self.instruction_info.funct7 = None\n",
    "            self.instruction_info.rs2 = None\n",
    "            self.instruction_info.rs1 = None\n",
    "            self.instruction_info.funct3 = None\n",
    "            self.instruction_info.rd = int(self.instruction[20:25], 2)\n",
    "            self.instruction_info.imm = self.binary_str(\n",
    "                self.instruction[0]\n",
    "                + self.instruction[11:18]\n",
    "                + self.instruction[10]\n",
    "                + self.instruction[1:11]\n",
    "                + \"0\"\n",
    "            )\n",
    "        else:\n",
    "            raise ValueError(\"unknown opcode type\")\n",
    "\n",
    "        # 如果指令中包含 rs1 rs2, 则读取对应寄存器的值\n",
    "        if self.instruction_info.rs1 is not None:\n",
    "            self.pipeline_register.rs1 = self.registers[self.instruction_info.rs1]\n",
    "\n",
    "        if self.instruction_info.rs2 is not None:\n",
    "            self.pipeline_register.rs2 = self.registers[self.instruction_info.rs2]\n",
    "\n",
    "        self.match_instruction()\n",
    "\n",
    "    def match_instruction(self):\n",
    "        \"\"\"\n",
    "        通过 ISA 在 ID 阶段解析指令得到的信息, 定位找到具体的指令\n",
    "        \"\"\"\n",
    "        RISCV_32I_instructions = {\n",
    "            OpCode.R: {\n",
    "                RFunct3.ADD: R_ADD,\n",
    "                # RFunct3.SUB: R_SUB,\n",
    "                RFunct3.SLL: R_SLL,\n",
    "                RFunct3.SLT: R_SLT,\n",
    "                RFunct3.SLTU: R_SLTU,\n",
    "                RFunct3.XOR: R_XOR,\n",
    "                RFunct3.SRL: R_SRL,\n",
    "                RFunct3.SRA: R_SRA,\n",
    "                RFunct3.OR: R_OR,\n",
    "                RFunct3.AND: R_AND,\n",
    "            },\n",
    "            OpCode.I_CALC: {\n",
    "                IFunct3.ADDI: I_ADDI,\n",
    "                IFunct3.SLTI: I_SLTI,\n",
    "                IFunct3.SLTIU: I_SLTIU,\n",
    "                IFunct3.XORI: I_XORI,\n",
    "                IFunct3.ORI: I_ORI,\n",
    "                IFunct3.ANDI: I_ANDI,\n",
    "                IFunct3.SLLI: I_SLLI,\n",
    "                IFunct3.SRLI: I_SRLI,\n",
    "                IFunct3.SRAI: I_SRAI,\n",
    "            },\n",
    "            OpCode.I_JALR: {IFunct3.JALR: I_JALR},\n",
    "            OpCode.I_LOAD: {\n",
    "                IFunct3.LB: I_LB,\n",
    "                IFunct3.LH: I_LH,\n",
    "                IFunct3.LW: I_LW,\n",
    "                IFunct3.LBU: I_LBU,\n",
    "                IFunct3.LHU: I_LHU,\n",
    "            },\n",
    "            OpCode.S: {SFunct3.SB: S_SB, SFunct3.SH: S_SH, SFunct3.SW: S_SW},\n",
    "            OpCode.B: {\n",
    "                BFunct3.BEQ: B_BEQ,\n",
    "                BFunct3.BNE: B_BNE,\n",
    "                BFunct3.BLT: B_BLT,\n",
    "                BFunct3.BGE: B_BGE,\n",
    "                BFunct3.BLTU: B_BLTU,\n",
    "                BFunct3.BGEU: B_BGEU,\n",
    "            },\n",
    "        }\n",
    "\n",
    "        if (\n",
    "            self.instruction_info.funct3 == RFunct3.SUB\n",
    "            and self.instruction_info.funct7 == RFunct7.SUB\n",
    "        ):\n",
    "            self.instruction = R_SUB(self)\n",
    "        elif (\n",
    "            self.instruction_info.funct3 == RFunct3.SRA\n",
    "            and self.instruction_info.funct7 == RFunct7.SRA\n",
    "        ):\n",
    "            self.instruction = R_SRA(self)\n",
    "        elif self.instruction_info.opcode == OpCode.U_AUIPC:\n",
    "            self.instruction = U_AUIPC(self)\n",
    "        elif self.instruction_info.opcode == OpCode.U_LUI:\n",
    "            self.instruction = U_LUI(self)\n",
    "        elif self.instruction_info.opcode == OpCode.J:\n",
    "            self.instruction = J_JAL(self)\n",
    "        else:\n",
    "            self.instruction = RISCV_32I_instructions[self.instruction_info.opcode][\n",
    "                self.instruction_info.funct3\n",
    "            ](self)\n",
    "\n",
    "\n",
    "def main():\n",
    "    # 汇编代码见 example.S\n",
    "\n",
    "    #     xor a0, a0, a0\n",
    "    #     lb a1, 0(a0)\n",
    "    #     lb a2, 1(a0)\n",
    "    # L1:\n",
    "    #     addi a1, a1, 1\n",
    "    #     addi a2, a2, 3\n",
    "    #     bne a1, a2, L1\n",
    "    #     jal a4, L2\n",
    "    # L2:\n",
    "    #     sb a2, 3(a0)\n",
    "\n",
    "    # 编译为 32 位 RISCV 目标文件\n",
    "\n",
    "    # riscv64-linux-gnu-gcc -march=rv32i -mabi=ilp32 -c example.S -o example.o\n",
    "    # riscv64-linux-gnu-objdump example.o -d\n",
    "\n",
    "    instructions = [\n",
    "        0x00A54533,\n",
    "        0x00050583,\n",
    "        0x00150603,\n",
    "        0x00360613,\n",
    "        0x00158593,\n",
    "        0xFEC59CE3,\n",
    "        0x0040076F,\n",
    "        0x00C501A3,\n",
    "    ]\n",
    "\n",
    "    isa = RISCV32()\n",
    "    isa.memory[0] = 20\n",
    "    isa.memory[1] = 0\n",
    "    isa.show_info(\"before\")\n",
    "\n",
    "    isa.load_instructions(instructions)\n",
    "    isa.run()\n",
    "    isa.show_info(\"after\")\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
