module top_module ( 
    input wire [2:0] vec,
    output wire [2:0] outv,
    output wire o2,
    output wire o1,
    output wire o0
);

// Replicate the 3-bit input vector to the 3-bit output vector
assign outv = vec;

// Decompose the input vector into individual 1-bit outputs
assign o0 = vec[0];
assign o1 = vec[1];
assign o2 = vec[2];

endmodule