{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735139236977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735139236986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:07:15 2024 " "Processing started: Wed Dec 25 22:07:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735139236986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139236986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA3 -c SHA3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA3 -c SHA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139236987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735139237730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735139237730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/xor_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/xor_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_state " "Found entity 1: xor_state" {  } { { "../src/xor_state.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/xor_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/theta.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/theta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 theta " "Found entity 1: theta" {  } { { "../src/theta.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/theta.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/string_to_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/string_to_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 string_to_array " "Found entity 1: string_to_array" {  } { { "../src/string_to_array.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/string_to_array.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/step_mapping.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/step_mapping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_mapping " "Found entity 1: step_mapping" {  } { { "../src/step_mapping.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/sha3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/sha3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA3 " "Found entity 1: SHA3" {  } { { "../src/SHA3.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "serial_to_paralell_pad.sv(92) " "Verilog HDL information at serial_to_paralell_pad.sv(92): always construct contains both blocking and non-blocking assignments" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735139246575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/serial_to_paralell_pad.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/serial_to_paralell_pad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_paralell_pad " "Found entity 1: serial_to_paralell_pad" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/round_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/round_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 round_counter " "Found entity 1: round_counter" {  } { { "../src/round_counter.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/round_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "../src/round.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/round.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/rho.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/rho.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rho " "Found entity 1: rho" {  } { { "../src/rho.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/rho.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/pi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/pi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pi " "Found entity 1: pi" {  } { { "../src/pi.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/pi.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246584 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "parallel_serial.sv(33) " "Verilog HDL information at parallel_serial.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "../src/parallel_serial.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/parallel_serial.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735139246586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "../src/parallel_serial.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246586 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../src/mux.sv " "Entity \"mux\" obtained from \"../src/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "../src/mux.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1735139246590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../src/mux.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/keccak_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /lecture/project_2/sha3/src/keccak_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keccak_pkg (SystemVerilog) " "Found design unit 1: keccak_pkg (SystemVerilog)" {  } { { "../src/keccak_pkg.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/keccak_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/iota.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/iota.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iota " "Found entity 1: iota" {  } { { "../src/iota.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/iota.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../src/FIFO.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START control_unit.sv(3) " "Verilog HDL Declaration information at control_unit.sv(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/control_unit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735139246600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/chi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/chi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chi " "Found entity 1: chi" {  } { { "../src/chi.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/chi.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/array_to_string.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/array_to_string.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_to_string " "Found entity 1: array_to_string" {  } { { "../src/array_to_string.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/array_to_string.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139246608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139246608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHA3 " "Elaborating entity \"SHA3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735139246681 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139247046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139247046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_paralell_pad serial_to_paralell_pad:serial_to_paralell_pad_inst " "Elaborating entity \"serial_to_paralell_pad\" for hierarchy \"serial_to_paralell_pad:serial_to_paralell_pad_inst\"" {  } { { "../src/SHA3.sv" "serial_to_paralell_pad_inst" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139247130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_to_paralell_pad.sv(118) " "Verilog HDL assignment warning at serial_to_paralell_pad.sv(118): truncated value with size 32 to match size of target (4)" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139247162 "|SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_to_paralell_pad.sv(125) " "Verilog HDL assignment warning at serial_to_paralell_pad.sv(125): truncated value with size 32 to match size of target (4)" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139247163 "|SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "1151 1087 0 data_out serial_to_paralell_pad.sv(151) " "Verilog HDL error at serial_to_paralell_pad.sv(151): index 1151 cannot fall outside the declared range \[1087:0\] for vector \"data_out\"" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 151 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139247181 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "1088 1087 0 data_out serial_to_paralell_pad.sv(151) " "Verilog HDL error at serial_to_paralell_pad.sv(151): index 1088 cannot fall outside the declared range \[1087:0\] for vector \"data_out\"" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 151 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139247181 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "serial_to_paralell_pad:serial_to_paralell_pad_inst " "Can't elaborate user hierarchy \"serial_to_paralell_pad:serial_to_paralell_pad_inst\"" {  } { { "../src/SHA3.sv" "serial_to_paralell_pad_inst" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139247192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/Project_2/SHA3/quartus/output_files/SHA3.map.smsg " "Generated suppressed messages file E:/Lecture/Project_2/SHA3/quartus/output_files/SHA3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139247230 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735139247306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 25 22:07:27 2024 " "Processing ended: Wed Dec 25 22:07:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735139247306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735139247306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735139247306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139247306 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139247996 ""}
