// Seed: 1971224878
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
  assign module_1.id_5 = 0;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd32,
    parameter id_4  = 32'd29,
    parameter id_5  = 32'd3,
    parameter id_6  = 32'd19,
    parameter id_7  = 32'd70,
    parameter id_9  = 32'd68
) (
    output logic id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    input tri0 _id_4[{  !  -1 'b0 ,  id_7  ,  1  ,  ~  id_9  ,  id_4  } : id_6],
    inout wor _id_5,
    input supply0 _id_6
    , id_16,
    input tri0 _id_7[id_7  +  -1 : id_5],
    input tri0 id_8,
    input wand _id_9,
    input uwire id_10,
    input wor _id_11,
    input tri1 id_12[id_11  ==  -1 : 1],
    input supply0 id_13,
    input tri0 id_14
    , id_17
);
  parameter id_18 = 1;
  always id_0 <= id_17 | id_9;
  wand id_19 = id_6, id_20;
  assign id_20 = id_5 - id_7;
  module_0 modCall_1 (
      id_13,
      id_10
  );
endmodule
