INFO: [VRFC 10-2263] Analyzing Verilog file "f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.srcs/sources_1/ip/ram_8_64k/sim/ram_8_64k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_8_64k
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
