{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701397911152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701397911153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 23:31:51 2023 " "Processing started: Thu Nov 30 23:31:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701397911153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397911153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397911153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701397911590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701397911590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_fliflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_fliflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "sr_flipflop.v" "" { Text "C:/CD/CD_PBL_2/sr_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register7bit " "Found entity 1: register7bit" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_displayer " "Found entity 1: matriz_displayer" {  } { { "matriz_displayer.v" "" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "C:/CD/CD_PBL_2/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/CD/CD_PBL_2/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit " "Found entity 1: counter3bit" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921821 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "batalha_naval.v(11) " "Verilog HDL error at batalha_naval.v(11): constant value overflow" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 11 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(23) " "Verilog HDL Module Instantiation warning at batalha_naval.v(23): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register7bit.v(10) " "Verilog HDL Implicit Net warning at register7bit.v(10): created implicit net for \"dff_out_1\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register7bit.v(19) " "Verilog HDL Implicit Net warning at register7bit.v(19): created implicit net for \"dff_out_2\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register7bit.v(28) " "Verilog HDL Implicit Net warning at register7bit.v(28): created implicit net for \"dff_out_3\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register7bit.v(37) " "Verilog HDL Implicit Net warning at register7bit.v(37): created implicit net for \"dff_out_4\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register7bit.v(46) " "Verilog HDL Implicit Net warning at register7bit.v(46): created implicit net for \"dff_out_5\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_6 register7bit.v(55) " "Verilog HDL Implicit Net warning at register7bit.v(55): created implicit net for \"dff_out_6\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_7 register7bit.v(64) " "Verilog HDL Implicit Net warning at register7bit.v(64): created implicit net for \"dff_out_7\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 mux4x1.v(10) " "Verilog HDL Implicit Net warning at mux4x1.v(10): created implicit net for \"notSelect0\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 mux4x1.v(11) " "Verilog HDL Implicit Net warning at mux4x1.v(11): created implicit net for \"notSelect1\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset matriz_displayer.v(19) " "Verilog HDL Implicit Net warning at matriz_displayer.v(19): created implicit net for \"reset\"" {  } { { "matriz_displayer.v" "" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counterLoop matriz_displayer.v(20) " "Verilog HDL Implicit Net warning at matriz_displayer.v(20): created implicit net for \"counterLoop\"" {  } { { "matriz_displayer.v" "" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_1 counter3bit.v(11) " "Verilog HDL Implicit Net warning at counter3bit.v(11): created implicit net for \"tff_out_1\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_2 counter3bit.v(19) " "Verilog HDL Implicit Net warning at counter3bit.v(19): created implicit net for \"tff_out_2\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_3 counter3bit.v(27) " "Verilog HDL Implicit Net warning at counter3bit.v(27): created implicit net for \"tff_out_3\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(16) " "Verilog HDL Implicit Net warning at batalha_naval.v(16): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "linha_matriz batalha_naval.v(3) " "Output port \"linha_matriz\" at batalha_naval.v(3) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 "|batalha_naval"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coluna_matriz batalha_naval.v(4) " "Output port \"coluna_matriz\" at batalha_naval.v(4) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 "|batalha_naval"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mod5counter_teste batalha_naval.v(5) " "Output port \"mod5counter_teste\" at batalha_naval.v(5) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 "|batalha_naval"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "final_clk_teste batalha_naval.v(7) " "Output port \"final_clk_teste\" at batalha_naval.v(7) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921861 "|batalha_naval"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq_div_1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop freq_div:freq_div_1\|t_flipflop:t_flipflop_0 " "Elaborating entity \"t_flipflop\" for hierarchy \"freq_div:freq_div_1\|t_flipflop:t_flipflop_0\"" {  } { { "freq_div.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/freq_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_displayer matriz_displayer:matriz_displayer_1 " "Elaborating entity \"matriz_displayer\" for hierarchy \"matriz_displayer:matriz_displayer_1\"" {  } { { "batalha_naval.v" "matriz_displayer_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bit matriz_displayer:matriz_displayer_1\|counter3bit:counter3bit_1 " "Elaborating entity \"counter3bit\" for hierarchy \"matriz_displayer:matriz_displayer_1\|counter3bit:counter3bit_1\"" {  } { { "matriz_displayer.v" "counter3bit_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register7bit matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1 " "Elaborating entity \"register7bit\" for hierarchy \"matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1\"" {  } { { "matriz_displayer.v" "register7bit_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1\|d_flipflop:d_flipflop_0 " "Elaborating entity \"d_flipflop\" for hierarchy \"matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1\|d_flipflop:d_flipflop_0\"" {  } { { "register7bit.v" "d_flipflop_0" { Text "C:/CD/CD_PBL_2/register7bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1 " "Elaborating entity \"mux8x1\" for hierarchy \"matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1\"" {  } { { "matriz_displayer.v" "mux8x1_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921873 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "DATA_WIDTH mux8x1.v(33) " "Verilog HDL error at mux8x1.v(33): can't resolve reference to object \"DATA_WIDTH\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 33 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921875 ""}
{ "Error" "EVRFX_VERI_AOI_ILLEGAL_ACTUAL_SIZE" "<unamed port> 7 1 1 mux8x1.v(33) " "Verilog HDL Module Instantiation error at mux8x1.v(33): illegal connection to port \"<unamed port>\" in array of instances - the actual bit length (7) does not equal either the formal port width (1) or the product of the formal port width and the number of instances (1)" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 33 0 0 } }  } 0 10252 "Verilog HDL Module Instantiation error at %5!s!: illegal connection to port \"%1!s!\" in array of instances - the actual bit length (%2!d!) does not equal either the formal port width (%3!d!) or the product of the formal port width and the number of instances (%4!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701397921875 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1 " "Can't elaborate user hierarchy \"matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1\"" {  } { { "matriz_displayer.v" "mux8x1_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701397921927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 23:32:01 2023 " "Processing ended: Thu Nov 30 23:32:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701397921927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701397921927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701397921927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921927 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397922569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701397911152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701397911153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 23:31:51 2023 " "Processing started: Thu Nov 30 23:31:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701397911153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397911153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397911153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701397911590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701397911590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_fliflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_fliflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "sr_flipflop.v" "" { Text "C:/CD/CD_PBL_2/sr_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register7bit " "Found entity 1: register7bit" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_displayer " "Found entity 1: matriz_displayer" {  } { { "matriz_displayer.v" "" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "C:/CD/CD_PBL_2/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/CD/CD_PBL_2/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit " "Found entity 1: counter3bit" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921821 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "batalha_naval.v(11) " "Verilog HDL error at batalha_naval.v(11): constant value overflow" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 11 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(23) " "Verilog HDL Module Instantiation warning at batalha_naval.v(23): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701397921823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register7bit.v(10) " "Verilog HDL Implicit Net warning at register7bit.v(10): created implicit net for \"dff_out_1\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register7bit.v(19) " "Verilog HDL Implicit Net warning at register7bit.v(19): created implicit net for \"dff_out_2\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register7bit.v(28) " "Verilog HDL Implicit Net warning at register7bit.v(28): created implicit net for \"dff_out_3\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register7bit.v(37) " "Verilog HDL Implicit Net warning at register7bit.v(37): created implicit net for \"dff_out_4\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register7bit.v(46) " "Verilog HDL Implicit Net warning at register7bit.v(46): created implicit net for \"dff_out_5\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_6 register7bit.v(55) " "Verilog HDL Implicit Net warning at register7bit.v(55): created implicit net for \"dff_out_6\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_7 register7bit.v(64) " "Verilog HDL Implicit Net warning at register7bit.v(64): created implicit net for \"dff_out_7\"" {  } { { "register7bit.v" "" { Text "C:/CD/CD_PBL_2/register7bit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 mux4x1.v(10) " "Verilog HDL Implicit Net warning at mux4x1.v(10): created implicit net for \"notSelect0\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 mux4x1.v(11) " "Verilog HDL Implicit Net warning at mux4x1.v(11): created implicit net for \"notSelect1\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset matriz_displayer.v(19) " "Verilog HDL Implicit Net warning at matriz_displayer.v(19): created implicit net for \"reset\"" {  } { { "matriz_displayer.v" "" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counterLoop matriz_displayer.v(20) " "Verilog HDL Implicit Net warning at matriz_displayer.v(20): created implicit net for \"counterLoop\"" {  } { { "matriz_displayer.v" "" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_1 counter3bit.v(11) " "Verilog HDL Implicit Net warning at counter3bit.v(11): created implicit net for \"tff_out_1\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_2 counter3bit.v(19) " "Verilog HDL Implicit Net warning at counter3bit.v(19): created implicit net for \"tff_out_2\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_3 counter3bit.v(27) " "Verilog HDL Implicit Net warning at counter3bit.v(27): created implicit net for \"tff_out_3\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(16) " "Verilog HDL Implicit Net warning at batalha_naval.v(16): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "linha_matriz batalha_naval.v(3) " "Output port \"linha_matriz\" at batalha_naval.v(3) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 "|batalha_naval"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coluna_matriz batalha_naval.v(4) " "Output port \"coluna_matriz\" at batalha_naval.v(4) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 "|batalha_naval"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mod5counter_teste batalha_naval.v(5) " "Output port \"mod5counter_teste\" at batalha_naval.v(5) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921860 "|batalha_naval"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "final_clk_teste batalha_naval.v(7) " "Output port \"final_clk_teste\" at batalha_naval.v(7) has no driver" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701397921861 "|batalha_naval"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq_div_1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop freq_div:freq_div_1\|t_flipflop:t_flipflop_0 " "Elaborating entity \"t_flipflop\" for hierarchy \"freq_div:freq_div_1\|t_flipflop:t_flipflop_0\"" {  } { { "freq_div.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/freq_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_displayer matriz_displayer:matriz_displayer_1 " "Elaborating entity \"matriz_displayer\" for hierarchy \"matriz_displayer:matriz_displayer_1\"" {  } { { "batalha_naval.v" "matriz_displayer_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bit matriz_displayer:matriz_displayer_1\|counter3bit:counter3bit_1 " "Elaborating entity \"counter3bit\" for hierarchy \"matriz_displayer:matriz_displayer_1\|counter3bit:counter3bit_1\"" {  } { { "matriz_displayer.v" "counter3bit_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register7bit matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1 " "Elaborating entity \"register7bit\" for hierarchy \"matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1\"" {  } { { "matriz_displayer.v" "register7bit_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1\|d_flipflop:d_flipflop_0 " "Elaborating entity \"d_flipflop\" for hierarchy \"matriz_displayer:matriz_displayer_1\|register7bit:register7bit_1\|d_flipflop:d_flipflop_0\"" {  } { { "register7bit.v" "d_flipflop_0" { Text "C:/CD/CD_PBL_2/register7bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1 " "Elaborating entity \"mux8x1\" for hierarchy \"matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1\"" {  } { { "matriz_displayer.v" "mux8x1_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921873 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "DATA_WIDTH mux8x1.v(33) " "Verilog HDL error at mux8x1.v(33): can't resolve reference to object \"DATA_WIDTH\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 33 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921875 ""}
{ "Error" "EVRFX_VERI_AOI_ILLEGAL_ACTUAL_SIZE" "<unamed port> 7 1 1 mux8x1.v(33) " "Verilog HDL Module Instantiation error at mux8x1.v(33): illegal connection to port \"<unamed port>\" in array of instances - the actual bit length (7) does not equal either the formal port width (1) or the product of the formal port width and the number of instances (1)" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 33 0 0 } }  } 0 10252 "Verilog HDL Module Instantiation error at %5!s!: illegal connection to port \"%1!s!\" in array of instances - the actual bit length (%2!d!) does not equal either the formal port width (%3!d!) or the product of the formal port width and the number of instances (%4!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701397921875 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1 " "Can't elaborate user hierarchy \"matriz_displayer:matriz_displayer_1\|mux8x1:mux8x1_1\"" {  } { { "matriz_displayer.v" "mux8x1_1" { Text "C:/CD/CD_PBL_2/matriz_displayer.v" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701397921875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701397921927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 23:32:01 2023 " "Processing ended: Thu Nov 30 23:32:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701397921927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701397921927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701397921927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701397921927 ""}
