<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>Rookie&#39;s Garden</title>
  
  <subtitle>一个菜鸟的后花园</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://yoursite.com/"/>
  <updated>2019-04-27T16:55:04.610Z</updated>
  <id>http://yoursite.com/</id>
  
  <author>
    <name>Mark Lee</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>如何使用Python自动产生SPICE仿真用PWL文件</title>
    <link href="http://yoursite.com/2019/04/19/create_PWL_for_spice_simulation/"/>
    <id>http://yoursite.com/2019/04/19/create_PWL_for_spice_simulation/</id>
    <published>2019-04-18T16:00:00.000Z</published>
    <updated>2019-04-27T16:55:04.610Z</updated>
    
    <summary type="html">
    
      &lt;p&gt;使用python产生PRBS仿真序列，转换成标准格式的逻辑电平信号，自动写入Text文档中构成PWL文件，可直接导入LTSPICE中作为信号源进行仿真&lt;/p&gt;
    
    </summary>
    
      <category term="信号完整性" scheme="http://yoursite.com/categories/%E4%BF%A1%E5%8F%B7%E5%AE%8C%E6%95%B4%E6%80%A7/"/>
    
    
      <category term="python" scheme="http://yoursite.com/tags/python/"/>
    
      <category term="PRBS" scheme="http://yoursite.com/tags/PRBS/"/>
    
      <category term="LTSPICE" scheme="http://yoursite.com/tags/LTSPICE/"/>
    
      <category term="Eye" scheme="http://yoursite.com/tags/Eye/"/>
    
      <category term="PWL" scheme="http://yoursite.com/tags/PWL/"/>
    
  </entry>
  
  <entry>
    <title>在ADS中使用Verilog-A模型进行仿真</title>
    <link href="http://yoursite.com/2016/04/27/Use-verilog-A-model-in-ADS/"/>
    <id>http://yoursite.com/2016/04/27/Use-verilog-A-model-in-ADS/</id>
    <published>2016-04-27T15:51:53.000Z</published>
    <updated>2019-04-27T16:55:35.115Z</updated>
    
    <summary type="html">
    
      &lt;p&gt;如何在ADS引入标准的Verilog-A模型，利用硬件描述语言来实现模拟器件的行为级建模，为仿真建模带来很多便利性&lt;/p&gt;
    
    </summary>
    
      <category term="信号完整性" scheme="http://yoursite.com/categories/%E4%BF%A1%E5%8F%B7%E5%AE%8C%E6%95%B4%E6%80%A7/"/>
    
    
      <category term="Verilog A" scheme="http://yoursite.com/tags/Verilog-A/"/>
    
      <category term="ADS" scheme="http://yoursite.com/tags/ADS/"/>
    
      <category term="Simulation" scheme="http://yoursite.com/tags/Simulation/"/>
    
      <category term="SI" scheme="http://yoursite.com/tags/SI/"/>
    
  </entry>
  
</feed>
