#-----------------------------------------------------------
# xsim v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 26 16:38:15 2017
# Process ID: 15914
# Current directory: /afs/ece.cmu.edu/usr/markb1/Documents/fpga_sandbox/RecComp/Lab2/ug871-design-files/Introduction/lab2/fir_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: /afs/ece.cmu.edu/usr/markb1/Documents/fpga_sandbox/RecComp/Lab2/ug871-design-files/Introduction/lab2/fir_prj/solution1/sim/verilog/xsim.log
# Journal file: /afs/ece.cmu.edu/usr/markb1/Documents/fpga_sandbox/RecComp/Lab2/ug871-design-files/Introduction/lab2/fir_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
source fir.tcl
