// Seed: 2178573087
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5;
  logic [7:0] id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(~(id_1)), .id_2(1), .id_3(), .id_4(), .id_5(id_6[1'b0])
  );
  supply0 id_9;
  assign id_9 = id_1;
  wire id_10 = id_3;
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_9,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7
);
  uwire id_10;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_10 = id_0;
endmodule
