{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511544036609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511544036610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 15:20:36 2017 " "Processing started: Fri Nov 24 15:20:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511544036610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544036610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544036610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511544036743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511544036744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045506 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/UCULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/UCULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045506 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/UCFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/UCFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCFD.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045507 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCFD.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/signExtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/signExtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045507 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045508 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045508 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045508 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045508 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511544045509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045509 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045510 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045510 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045510 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045511 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045512 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544045512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045512 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "endTeste fluxoDeDados.vhd(65) " "VHDL error at fluxoDeDados.vhd(65): formal port or parameter \"endTeste\" must have actual or default value" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 65 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1511544045513 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "endTeste bancoRegistradores.vhd(29) " "HDL error at bancoRegistradores.vhd(29): see declaration for object \"endTeste\"" {  } { { "../bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544045513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511544045581 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 24 15:20:45 2017 " "Processing ended: Fri Nov 24 15:20:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511544045581 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511544045581 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511544045581 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045581 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544045687 ""}
