{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701160473459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701160473475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 14:04:33 2023 " "Processing started: Tue Nov 28 14:04:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701160473475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701160473475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_carry -c ripple_carry " "Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_carry -c ripple_carry" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701160473475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701160474477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701160474478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701160496837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701160496837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701160496841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701160496841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_carry " "Elaborating entity \"ripple_carry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701160496931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:i1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:i1\"" {  } { { "ripple_carry.v" "i1" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701160496962 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "C\[3\] full_adder:i4\|c " "Net \"C\[3\]\", which fans out to \"full_adder:i4\|c\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:i3\|carry " "Net is fed by \"full_adder:i3\|carry\"" {  } { { "full_adder.v" "carry" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1701160497063 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "C\[3\] " "Net is fed by \"C\[3\]\"" {  } { { "ripple_carry.v" "C\[3\]" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1701160497063 ""}  } { { "ripple_carry.v" "C\[3\]" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } } { "full_adder.v" "c" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1701160497063 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "C\[2\] full_adder:i3\|c " "Net \"C\[2\]\", which fans out to \"full_adder:i3\|c\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:i2\|carry " "Net is fed by \"full_adder:i2\|carry\"" {  } { { "full_adder.v" "carry" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1701160497065 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "C\[2\] " "Net is fed by \"C\[2\]\"" {  } { { "ripple_carry.v" "C\[2\]" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1701160497065 ""}  } { { "ripple_carry.v" "C\[2\]" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } } { "full_adder.v" "c" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1701160497065 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "C\[1\] full_adder:i2\|c " "Net \"C\[1\]\", which fans out to \"full_adder:i2\|c\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:i1\|carry " "Net is fed by \"full_adder:i1\|carry\"" {  } { { "full_adder.v" "carry" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1701160497065 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "C\[1\] " "Net is fed by \"C\[1\]\"" {  } { { "ripple_carry.v" "C\[1\]" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1701160497065 ""}  } { { "ripple_carry.v" "C\[1\]" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/ripple_carry.v" 1 -1 0 } } { "full_adder.v" "c" { Text "C:/Users/Likith/Desktop/MyVerilog/ripple_carry/rtl/full_adder.v" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1701160497065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701160497166 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 14:04:57 2023 " "Processing ended: Tue Nov 28 14:04:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701160497166 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701160497166 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701160497166 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701160497166 ""}
