<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4703" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4703{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4703{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4703{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4703{left:190px;bottom:998px;letter-spacing:-0.19px;}
#t5_4703{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t6_4703{left:527px;bottom:976px;letter-spacing:-0.11px;}
#t7_4703{left:527px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t8_4703{left:527px;bottom:943px;letter-spacing:-0.11px;}
#t9_4703{left:190px;bottom:918px;letter-spacing:-0.21px;}
#ta_4703{left:527px;bottom:918px;letter-spacing:-0.12px;}
#tb_4703{left:527px;bottom:897px;letter-spacing:-0.12px;}
#tc_4703{left:190px;bottom:872px;letter-spacing:-0.21px;}
#td_4703{left:527px;bottom:872px;letter-spacing:-0.12px;}
#te_4703{left:527px;bottom:851px;letter-spacing:-0.12px;}
#tf_4703{left:190px;bottom:826px;letter-spacing:-0.13px;}
#tg_4703{left:527px;bottom:826px;letter-spacing:-0.13px;}
#th_4703{left:87px;bottom:802px;letter-spacing:-0.18px;}
#ti_4703{left:143px;bottom:802px;letter-spacing:-0.15px;}
#tj_4703{left:190px;bottom:802px;letter-spacing:-0.15px;}
#tk_4703{left:434px;bottom:802px;letter-spacing:-0.13px;}
#tl_4703{left:527px;bottom:802px;letter-spacing:-0.12px;}
#tm_4703{left:527px;bottom:781px;letter-spacing:-0.11px;}
#tn_4703{left:190px;bottom:756px;letter-spacing:-0.14px;}
#to_4703{left:527px;bottom:756px;letter-spacing:-0.12px;}
#tp_4703{left:527px;bottom:735px;letter-spacing:-0.11px;}
#tq_4703{left:527px;bottom:718px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#tr_4703{left:527px;bottom:701px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_4703{left:527px;bottom:684px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#tt_4703{left:527px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tu_4703{left:527px;bottom:651px;letter-spacing:-0.11px;}
#tv_4703{left:190px;bottom:626px;letter-spacing:-0.13px;}
#tw_4703{left:527px;bottom:626px;letter-spacing:-0.12px;}
#tx_4703{left:527px;bottom:605px;letter-spacing:-0.12px;}
#ty_4703{left:527px;bottom:588px;letter-spacing:-0.12px;}
#tz_4703{left:527px;bottom:571px;letter-spacing:-0.11px;}
#t10_4703{left:527px;bottom:554px;letter-spacing:-0.14px;}
#t11_4703{left:527px;bottom:533px;letter-spacing:-0.11px;}
#t12_4703{left:527px;bottom:512px;letter-spacing:-0.11px;}
#t13_4703{left:527px;bottom:490px;letter-spacing:-0.11px;}
#t14_4703{left:190px;bottom:466px;letter-spacing:-0.13px;}
#t15_4703{left:527px;bottom:466px;letter-spacing:-0.13px;}
#t16_4703{left:87px;bottom:441px;letter-spacing:-0.16px;}
#t17_4703{left:143px;bottom:441px;letter-spacing:-0.14px;}
#t18_4703{left:190px;bottom:441px;letter-spacing:-0.15px;}
#t19_4703{left:434px;bottom:441px;letter-spacing:-0.12px;}
#t1a_4703{left:527px;bottom:441px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_4703{left:527px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1c_4703{left:87px;bottom:396px;letter-spacing:-0.17px;}
#t1d_4703{left:143px;bottom:396px;letter-spacing:-0.17px;}
#t1e_4703{left:190px;bottom:396px;letter-spacing:-0.14px;}
#t1f_4703{left:434px;bottom:396px;letter-spacing:-0.14px;}
#t1g_4703{left:527px;bottom:396px;letter-spacing:-0.12px;}
#t1h_4703{left:527px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1i_4703{left:87px;bottom:350px;letter-spacing:-0.17px;}
#t1j_4703{left:143px;bottom:350px;letter-spacing:-0.15px;}
#t1k_4703{left:190px;bottom:350px;letter-spacing:-0.15px;}
#t1l_4703{left:434px;bottom:350px;letter-spacing:-0.13px;}
#t1m_4703{left:527px;bottom:350px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1n_4703{left:83px;bottom:325px;letter-spacing:-0.15px;}
#t1o_4703{left:143px;bottom:325px;letter-spacing:-0.17px;}
#t1p_4703{left:190px;bottom:325px;letter-spacing:-0.15px;}
#t1q_4703{left:434px;bottom:325px;letter-spacing:-0.15px;}
#t1r_4703{left:527px;bottom:325px;letter-spacing:-0.12px;}
#t1s_4703{left:527px;bottom:304px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1t_4703{left:527px;bottom:287px;letter-spacing:-0.11px;}
#t1u_4703{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1v_4703{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1w_4703{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1x_4703{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1y_4703{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_4703{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t20_4703{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t21_4703{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t22_4703{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4703{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4703{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4703{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4703{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4703{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4703" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4703Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4703" style="-webkit-user-select: none;"><object width="935" height="1210" data="4703/4703.svg" type="image/svg+xml" id="pdf4703" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4703" class="t s1_4703">Vol. 4 </span><span id="t2_4703" class="t s1_4703">2-181 </span>
<span id="t3_4703" class="t s2_4703">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4703" class="t s3_4703">26 </span><span id="t5_4703" class="t s3_4703">C1 State Auto Demotion Enable (R/W) </span>
<span id="t6_4703" class="t s3_4703">When set, the processor will conditionally demote </span>
<span id="t7_4703" class="t s3_4703">C3/C6/C7 requests to C1 based on uncore auto-demote </span>
<span id="t8_4703" class="t s3_4703">information. </span>
<span id="t9_4703" class="t s3_4703">27 </span><span id="ta_4703" class="t s3_4703">Enable C3 Undemotion (R/W) </span>
<span id="tb_4703" class="t s3_4703">When set, enables undemotion from demoted C3. </span>
<span id="tc_4703" class="t s3_4703">28 </span><span id="td_4703" class="t s3_4703">Enable C1 Undemotion (R/W) </span>
<span id="te_4703" class="t s3_4703">When set, enables undemotion from demoted C1. </span>
<span id="tf_4703" class="t s3_4703">63:29 </span><span id="tg_4703" class="t s3_4703">Reserved </span>
<span id="th_4703" class="t s3_4703">E4H </span><span id="ti_4703" class="t s3_4703">228 </span><span id="tj_4703" class="t s3_4703">MSR_PMG_IO_CAPTURE_BASE </span><span id="tk_4703" class="t s3_4703">Core </span><span id="tl_4703" class="t s3_4703">Power Management IO Redirection in C-state (R/W) </span>
<span id="tm_4703" class="t s3_4703">See http://biosbits.org. </span>
<span id="tn_4703" class="t s3_4703">15:0 </span><span id="to_4703" class="t s3_4703">LVL_2 Base Address (R/W) </span>
<span id="tp_4703" class="t s3_4703">Specifies the base address visible to software for IO </span>
<span id="tq_4703" class="t s3_4703">redirection. If IO MWAIT Redirection is enabled, reads to </span>
<span id="tr_4703" class="t s3_4703">this address will be consumed by the power </span>
<span id="ts_4703" class="t s3_4703">management logic and decoded to MWAIT instructions. </span>
<span id="tt_4703" class="t s3_4703">When IO port address redirection is enabled, this is the </span>
<span id="tu_4703" class="t s3_4703">IO port address reported to the OS/software. </span>
<span id="tv_4703" class="t s3_4703">18:16 </span><span id="tw_4703" class="t s3_4703">C-State Range (R/W) </span>
<span id="tx_4703" class="t s3_4703">Specifies the encoding value of the maximum C-State </span>
<span id="ty_4703" class="t s3_4703">code name to be included when IO read to MWAIT </span>
<span id="tz_4703" class="t s3_4703">redirection is enabled by </span>
<span id="t10_4703" class="t s3_4703">MSR_PKG_CST_CONFIG_CONTROL[bit10]: </span>
<span id="t11_4703" class="t s3_4703">000b - C3 is the max C-State to include. </span>
<span id="t12_4703" class="t s3_4703">001b - C6 is the max C-State to include. </span>
<span id="t13_4703" class="t s3_4703">010b - C7 is the max C-State to include. </span>
<span id="t14_4703" class="t s3_4703">63:19 </span><span id="t15_4703" class="t s3_4703">Reserved </span>
<span id="t16_4703" class="t s3_4703">E7H </span><span id="t17_4703" class="t s3_4703">231 </span><span id="t18_4703" class="t s3_4703">IA32_MPERF </span><span id="t19_4703" class="t s3_4703">Thread </span><span id="t1a_4703" class="t s3_4703">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t1b_4703" class="t s3_4703">See Table 2-2. </span>
<span id="t1c_4703" class="t s3_4703">E8H </span><span id="t1d_4703" class="t s3_4703">232 </span><span id="t1e_4703" class="t s3_4703">IA32_APERF </span><span id="t1f_4703" class="t s3_4703">Thread </span><span id="t1g_4703" class="t s3_4703">Actual Performance Frequency Clock Count (R/W) </span>
<span id="t1h_4703" class="t s3_4703">See Table 2-2. </span>
<span id="t1i_4703" class="t s3_4703">FEH </span><span id="t1j_4703" class="t s3_4703">254 </span><span id="t1k_4703" class="t s3_4703">IA32_MTRRCAP </span><span id="t1l_4703" class="t s3_4703">Thread </span><span id="t1m_4703" class="t s3_4703">See Table 2-2. </span>
<span id="t1n_4703" class="t s3_4703">13CH </span><span id="t1o_4703" class="t s3_4703">316 </span><span id="t1p_4703" class="t s3_4703">MSR_FEATURE_CONFIG </span><span id="t1q_4703" class="t s3_4703">Core </span><span id="t1r_4703" class="t s3_4703">AES Configuration (RW-L) </span>
<span id="t1s_4703" class="t s3_4703">Privileged post-BIOS agent must provide a #GP handler </span>
<span id="t1t_4703" class="t s3_4703">to handle unsuccessful read of this MSR. </span>
<span id="t1u_4703" class="t s4_4703">Table 2-20. </span><span id="t1v_4703" class="t s4_4703">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t1w_4703" class="t s5_4703">Register </span>
<span id="t1x_4703" class="t s5_4703">Address </span><span id="t1y_4703" class="t s5_4703">Register Name / Bit Fields </span><span id="t1z_4703" class="t s5_4703">Scope </span><span id="t20_4703" class="t s5_4703">Bit Description </span>
<span id="t21_4703" class="t s5_4703">Hex </span><span id="t22_4703" class="t s5_4703">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
