library verilog;
use verilog.vl_types.all;
entity dmemory is
    port(
        address         : in     vl_logic_vector(31 downto 0);
        data            : inout  vl_logic_vector(31 downto 0);
        read            : in     vl_logic;
        write           : in     vl_logic
    );
end dmemory;
