

================================================================
== Vitis HLS Report for 'aes_round'
================================================================
* Date:           Wed Apr 17 16:02:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|      104|  0.800 us|  1.040 us|   80|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158  |aes_round_Pipeline_VITIS_LOOP_276_1  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_aes_round_Pipeline_mixColumnsLoop_fu_166    |aes_round_Pipeline_mixColumnsLoop    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
        |grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172  |aes_round_Pipeline_VITIS_LOOP_308_1  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- shiftRowsLoop      |        8|       32|     2 ~ 8|          -|          -|      4|        no|
        | + VITIS_LOOP_296_1  |        0|        3|         1|          -|          -|  0 ~ 3|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     172|    505|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    337|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     252|    900|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158  |aes_round_Pipeline_VITIS_LOOP_276_1  |        1|   0|   18|   61|    0|
    |grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172  |aes_round_Pipeline_VITIS_LOOP_308_1  |        0|   0|   12|   69|    0|
    |grp_aes_round_Pipeline_mixColumnsLoop_fu_166    |aes_round_Pipeline_mixColumnsLoop    |        0|   0|  142|  375|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        1|   0|  172|  505|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln296_fu_263_p2          |         +|   0|  0|  10|           2|           1|
    |i_5_fu_194_p2                |         +|   0|  0|  11|           3|           1|
    |icmp_ln285_fu_188_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln296_1_fu_258_p2       |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln296_fu_217_p2         |      icmp|   0|  0|   8|           2|           1|
    |add_ptr_i_sum2015_fu_234_p2  |        or|   0|  0|   4|           4|           2|
    |add_ptr_i_sum2216_fu_244_p2  |        or|   0|  0|   4|           4|           2|
    |or_ln300_fu_223_p2           |        or|   0|  0|   4|           4|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  58|          25|          15|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  59|         11|    1|         11|
    |empty_40_reg_110  |   9|          2|    8|         16|
    |empty_41_reg_121  |   9|          2|    8|         16|
    |empty_42_reg_133  |   9|          2|    8|         16|
    |i_1_fu_54         |   9|          2|    3|          6|
    |i_3_reg_99        |   9|          2|    2|          4|
    |state_address0    |  42|          8|    4|         32|
    |state_address1    |  42|          8|    4|         32|
    |state_ce0         |  25|          5|    1|          5|
    |state_ce1         |  25|          5|    1|          5|
    |state_d0          |  31|          6|    8|         48|
    |state_d1          |  20|          4|    8|         32|
    |state_we0         |  25|          5|    1|          5|
    |state_we1         |  14|          3|    1|          3|
    |tmp_reg_145       |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             | 337|         67|   66|        247|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  10|   0|   10|          0|
    |empty_40_reg_110                                             |   8|   0|    8|          0|
    |empty_41_reg_121                                             |   8|   0|    8|          0|
    |empty_42_reg_133                                             |   8|   0|    8|          0|
    |grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg    |   1|   0|    1|          0|
    |i_1_fu_54                                                    |   3|   0|    3|          0|
    |i_3_reg_99                                                   |   2|   0|    2|          0|
    |i_5_reg_286                                                  |   3|   0|    3|          0|
    |icmp_ln296_reg_302                                           |   1|   0|    1|          0|
    |shl_ln_reg_291                                               |   2|   0|    4|          2|
    |state_addr_1_reg_297                                         |   2|   0|    4|          2|
    |state_addr_4_reg_311                                         |   2|   0|    4|          2|
    |state_addr_5_reg_316                                         |   2|   0|    4|          2|
    |state_addr_reg_306                                           |   2|   0|    4|          2|
    |state_load_4_reg_321                                         |   8|   0|    8|          0|
    |state_load_reg_326                                           |   8|   0|    8|          0|
    |tmp_reg_145                                                  |   8|   0|    8|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  80|   0|   90|         10|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+--------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|     aes_round|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|     aes_round|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|     aes_round|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|     aes_round|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|     aes_round|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_626_p_din1   |  out|    8|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_626_p_din2   |  out|    4|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_626_p_dout0  |   in|    8|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_626_p_ready  |   in|    1|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_631_p_din1   |  out|    8|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_631_p_din2   |  out|    4|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_631_p_dout0  |   in|    8|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_631_p_ready  |   in|    1|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_636_p_din1   |  out|    8|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_636_p_din2   |  out|    4|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_636_p_dout0  |   in|    8|  ap_ctrl_hs|     aes_round|  return value|
|grp_galois_multiplication_fu_636_p_ready  |   in|    1|  ap_ctrl_hs|     aes_round|  return value|
|state_address0                            |  out|    4|   ap_memory|         state|         array|
|state_ce0                                 |  out|    1|   ap_memory|         state|         array|
|state_we0                                 |  out|    1|   ap_memory|         state|         array|
|state_d0                                  |  out|    8|   ap_memory|         state|         array|
|state_q0                                  |   in|    8|   ap_memory|         state|         array|
|state_address1                            |  out|    4|   ap_memory|         state|         array|
|state_ce1                                 |  out|    1|   ap_memory|         state|         array|
|state_we1                                 |  out|    1|   ap_memory|         state|         array|
|state_d1                                  |  out|    8|   ap_memory|         state|         array|
|state_q1                                  |   in|    8|   ap_memory|         state|         array|
|roundKey_address0                         |  out|    4|   ap_memory|      roundKey|         array|
|roundKey_ce0                              |  out|    1|   ap_memory|      roundKey|         array|
|roundKey_q0                               |   in|    8|   ap_memory|      roundKey|         array|
+------------------------------------------+-----+-----+------------+--------------+--------------+

