
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.253506                       # Number of seconds simulated
sim_ticks                                253506175000                       # Number of ticks simulated
final_tick                               5194244525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  39342                       # Simulator instruction rate (inst/s)
host_op_rate                                    50033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99734693                       # Simulator tick rate (ticks/s)
host_mem_usage                                2562972                       # Number of bytes of host memory used
host_seconds                                  2541.81                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     127174635                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data    298043264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total            298045312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    221953024                       # Number of bytes written to this memory
system.physmem.bytes_written::total         221953024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data      4656926                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4656958                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         3468016                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              3468016                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         7826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data   1175684435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1175692513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         7826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               8079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         875533008                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              875533008                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         875533008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         7826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data   1175684435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2051225521                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                253506166                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          1728182                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      1728182                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect        30895                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1468013                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1002384                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      9033597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              101115713                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1728182                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1002384                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              19696644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          195267                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      224613148                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines           9004018                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          4486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    253505831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.506753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.842889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        234086080     92.34%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           783119      0.31%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           275668      0.11%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1002705      0.40%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1262523      0.50%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           794253      0.31%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2734987      1.08%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1841045      0.73%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10725451      4.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    253505831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.006817                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.398869                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         21285642                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     212644000                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          14702285                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       4711430                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         162442                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      128439550                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles         162442                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         27839158                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       160128748                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          11681485                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      53693966                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      128347066                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents           1520                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      52199961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    129042825                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     346164668                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     59209965                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    286954703                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     128084750                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           958065                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          88527774                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     21843635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     11165385                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1039160                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       142368                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          128334652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         127578016                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       213589                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1160008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2956486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    253505831                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.503255                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.967573                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    178869467     70.56%     70.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     42668418     16.83%     87.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     19981655      7.88%     95.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5923942      2.34%     97.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4043491      1.60%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1357437      0.54%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       416638      0.16%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       244779      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    253505831                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               1      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        234110     30.46%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         533646     69.43%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           803      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      20298754     15.91%     15.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     15.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     15.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     74652596     58.52%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21607733     16.94%     91.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     11018933      8.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      127578016                       # Type of FU issued
system.switch_cpus.iq.rate                   0.503254                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              768560                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006024                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    310997170                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     29112376                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28650882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    198646840                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    100382507                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     98748790                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       28751258                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        99595318                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5221051                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       524322                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       230487                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1800                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         162442                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        78146471                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1900099                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    128334652                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      21843635                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     11165385                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         368664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         56010                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          223                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        15872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        30895                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     127563155                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21598049                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14859                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             32611815                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          1714434                       # Number of branches executed
system.switch_cpus.iew.exec_stores           11013766                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.503195                       # Inst execution rate
system.switch_cpus.iew.wb_sent              127400021                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             127399672                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          71995748                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         121792620                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.502551                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.591134                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      1169152                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        30895                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    253343389                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.501985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.203729                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    186225856     73.51%     73.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     41148331     16.24%     89.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     13463333      5.31%     95.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5801387      2.29%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2709435      1.07%     98.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       117266      0.05%     98.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       256613      0.10%     98.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       237621      0.09%     98.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3383547      1.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    253343389                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      127174629                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               32254211                       # Number of memory references committed
system.switch_cpus.commit.loads              21319313                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1714297                       # Number of branches committed
system.switch_cpus.commit.fp_insts           98666029                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          52522546                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3383547                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            378303623                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           256850009                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                     335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             127174629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.535062                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.535062                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.394468                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.394468                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         93817316                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        36585120                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         212237300                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         91676098                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        37606819                       # number of misc regfile reads
system.l2.replacements                        4624085                       # number of replacements
system.l2.tagsinuse                      31928.147604                       # Cycle average of tags in use
system.l2.total_refs                          2575319                       # Total number of references to valid blocks.
system.l2.sampled_refs                        4656128                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.553103                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         23944.685091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       0.204816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    7983.250786                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.006911                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.730734                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.243629                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000000                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.974370                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         9242                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9242                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          6058606                       # number of Writeback hits
system.l2.Writeback_hits::total               6058606                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      2566559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2566559                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       2575801                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2575801                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      2575801                       # number of overall hits
system.l2.overall_hits::total                 2575801                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1164050                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1164082                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      3492877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3492877                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4656927                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                4656959                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4656927                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::total               4656959                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1627000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  62426458000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     62428085000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 187363147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  187363147000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 249789605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     249791232000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1627000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 249789605000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    249791232000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1173292                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1173324                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      6058606                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           6058606                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      6059436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6059436                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7232728                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7232760                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7232728                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7232760                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.992123                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.992123                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.576436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576436                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.643869                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.643870                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.643869                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.643870                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52483.870968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53628.674026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53628.597470                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 53641.495821                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53641.495821                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52483.870968                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53638.290873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53638.271670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52483.870968                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53638.290873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53638.271670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3468016                       # number of writebacks
system.l2.writebacks::total                   3468016                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1164050                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1164081                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      3492877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3492877                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4656927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4656958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4656927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4656958                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1255000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  48457834000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  48459089000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 145447732000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145447732000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1255000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 193905566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 193906821000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1255000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 193905566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 193906821000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.992123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.992122                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.576436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576436                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.643869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.643870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.643869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.643870                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40483.870968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 41628.653408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41628.622922                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 41641.240731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41641.240731                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40483.870968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 41638.094391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41638.086708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40483.870968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 41638.094391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41638.086708                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           6                       # Number of instructions committed
system.cpu.committedOps                             6                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             6                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   18                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   6                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 31.999855                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9003996                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     32                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               281374.875000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    30.999855                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.060547                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.062500                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      9003987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9003996                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      9003987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9003996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      9003987                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::total         9003996                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           31                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           31                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           31                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1782000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1782000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1782000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1782000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1782000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      9004018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9004028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      9004018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9004028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      9004018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9004028                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57483.870968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55687.500000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57483.870968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55687.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57483.870968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55687.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1689000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1689000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54483.870968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54483.870968                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54483.870968                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54483.870968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54483.870968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54483.870968                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                7231703                       # number of replacements
system.cpu.dcache.tagsinuse               1023.875543                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 16760885                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                7232727                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   2.317367                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           4940843768000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.875543                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999878                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999878                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     11885449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11885449                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4875436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4875436                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16760885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16760885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16760885                       # number of overall hits
system.cpu.dcache.overall_hits::total        16760885                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4489749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4489749                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      6059436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6059436                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     10549185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10549185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     10549185                       # number of overall misses
system.cpu.dcache.overall_misses::total      10549185                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 175519271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 175519271000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 243326954500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 243326954500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 418846225500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 418846225500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 418846225500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 418846225500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     16375198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16375198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10934872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10934872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     27310070                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27310070                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     27310070                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27310070                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.274180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.274180                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.554139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.554139                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.386275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.386275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.386275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.386275                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 39093.337066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39093.337066                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 40156.700145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40156.700145                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 39704.131220                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39704.131220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 39704.131220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39704.131220                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3023881                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            128250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.578019                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      6058606                       # number of writebacks
system.cpu.dcache.writebacks::total           6058606                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3316457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3316457                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3316457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3316457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3316457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3316457                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1173292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1173292                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      6059436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6059436                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7232728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7232728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7232728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7232728                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  64870761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64870761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 225148649500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 225148649500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 290019410500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 290019410500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 290019410500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 290019410500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.071651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.554139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.554139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.264837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.264837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.264837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.264837                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 55289.528097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55289.528097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 37156.700640                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37156.700640                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 40098.205062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40098.205062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 40098.205062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40098.205062                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
