/Verilog
/out
/.bloop
/.metals
/.vscode
/project/work/*
config.json
gen/*
!gen/.gitkeep 
*.tmp