Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 27 16:59:22 2022
| Host         : rslpt42.rapidsilicon.local running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_timing.rpt
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                11647        0.030        0.000                      0                11647        0.264        0.000                       0                  4193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  builder_pll_fb    {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1  {0.000 20.000}       40.000          25.000          
  main_crg_clkout2  {0.000 1.250}        2.500           400.000         
  main_crg_clkout3  {0.625 1.875}        2.500           400.000         
  main_crg_clkout4  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.414        0.000                      0                    7        0.162        0.000                      0                    7        3.000        0.000                       0                    10  
  builder_pll_fb                                                                                                                                                      8.751        0.000                       0                     2  
  main_crg_clkout0        0.014        0.000                      0                11626        0.030        0.000                      0                11626        3.750        0.000                       0                  4088  
  main_crg_clkout1                                                                                                                                                   37.845        0.000                       0                     2  
  main_crg_clkout2                                                                                                                                                    0.345        0.000                       0                    77  
  main_crg_clkout3                                                                                                                                                    0.345        0.000                       0                     4  
  main_crg_clkout4        1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.518ns (32.741%)  route 1.064ns (67.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.653ns = ( 16.653 - 10.000 ) 
    Source Clock Delay      (SCD):    6.957ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.274     6.957    main_crg_clkin
    SLICE_X34Y56         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.518     7.475 r  FDCE_3/Q
                         net (fo=1, routed)           1.064     8.539    builder_reset3
    SLICE_X14Y53         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.336    16.653    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.365    17.019    
                         clock uncertainty           -0.035    16.984    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.031    16.953    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.100%)  route 0.681ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.258ns = ( 16.258 - 10.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.149     6.832    main_crg_clkin
    SLICE_X57Y61         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.456     7.288 r  FDCE/Q
                         net (fo=1, routed)           0.681     7.969    builder_reset0
    SLICE_X49Y58         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           0.940    16.258    main_crg_clkin
    SLICE_X49Y58         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.365    16.623    
                         clock uncertainty           -0.035    16.588    
    SLICE_X49Y58         FDCE (Setup_fdce_C_D)       -0.067    16.521    FDCE_1
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.518ns (38.917%)  route 0.813ns (61.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.653ns = ( 16.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.232ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.549     7.232    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.518     7.750 r  FDCE_5/Q
                         net (fo=1, routed)           0.813     8.563    builder_reset5
    SLICE_X14Y53         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.336    16.653    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.578    17.232    
                         clock uncertainty           -0.035    17.197    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.028    17.169    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.154%)  route 0.680ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 16.272 - 10.000 ) 
    Source Clock Delay      (SCD):    6.774ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.091     6.774    main_crg_clkin
    SLICE_X49Y58         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456     7.230 r  FDCE_1/Q
                         net (fo=1, routed)           0.680     7.910    builder_reset1
    SLICE_X43Y57         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           0.955    16.272    main_crg_clkin
    SLICE_X43Y57         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.396    16.669    
                         clock uncertainty           -0.035    16.633    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)       -0.081    16.552    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.552    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.656%)  route 0.756ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.653ns = ( 16.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.232ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.549     7.232    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.518     7.750 r  FDCE_4/Q
                         net (fo=1, routed)           0.756     8.506    builder_reset4
    SLICE_X14Y53         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.336    16.653    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.578    17.232    
                         clock uncertainty           -0.035    17.197    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.045    17.152    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.655ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.518ns (40.402%)  route 0.764ns (59.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.653ns = ( 16.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.232ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.549     7.232    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.518     7.750 r  FDCE_6/Q
                         net (fo=1, routed)           0.764     8.514    builder_reset6
    SLICE_X14Y53         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.336    16.653    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.578    17.232    
                         clock uncertainty           -0.035    17.197    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.028    17.169    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  8.655    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.572%)  route 0.641ns (58.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 16.410 - 10.000 ) 
    Source Clock Delay      (SCD):    6.804ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.121     6.804    main_crg_clkin
    SLICE_X43Y57         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     7.260 r  FDCE_2/Q
                         net (fo=1, routed)           0.641     7.900    builder_reset2
    SLICE_X34Y56         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.093    16.410    main_crg_clkin
    SLICE_X34Y56         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.396    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X34Y56         FDCE (Setup_fdce_C_D)       -0.031    16.740    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  8.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.748%)  route 0.223ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.469     2.125    main_crg_clkin
    SLICE_X43Y57         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     2.266 r  FDCE_2/Q
                         net (fo=1, routed)           0.223     2.489    builder_reset2
    SLICE_X34Y56         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.625     2.820    main_crg_clkin
    SLICE_X34Y56         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.552     2.268    
    SLICE_X34Y56         FDCE (Hold_fdce_C_D)         0.059     2.327    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.046%)  route 0.250ns (63.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.476     2.132    main_crg_clkin
    SLICE_X57Y61         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141     2.273 r  FDCE/Q
                         net (fo=1, routed)           0.250     2.523    builder_reset0
    SLICE_X49Y58         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.559     2.754    main_crg_clkin
    SLICE_X49Y58         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.539     2.215    
    SLICE_X49Y58         FDCE (Hold_fdce_C_D)         0.070     2.285    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.882%)  route 0.222ns (61.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.491     2.147    main_crg_clkin
    SLICE_X49Y58         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141     2.288 r  FDCE_1/Q
                         net (fo=1, routed)           0.222     2.510    builder_reset1
    SLICE_X43Y57         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.545     2.740    main_crg_clkin
    SLICE_X43Y57         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.552     2.188    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.066     2.254    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.164ns (25.700%)  route 0.474ns (74.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.547     2.203    main_crg_clkin
    SLICE_X34Y56         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.164     2.367 r  FDCE_3/Q
                         net (fo=1, routed)           0.474     2.841    builder_reset3
    SLICE_X14Y53         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.813     3.008    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.539     2.469    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.059     2.528    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.488%)  route 0.262ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.718     2.374    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.164     2.538 r  FDCE_6/Q
                         net (fo=1, routed)           0.262     2.800    builder_reset6
    SLICE_X14Y53         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.813     3.008    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.634     2.374    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.063     2.437    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.669%)  route 0.260ns (61.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.718     2.374    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.164     2.538 r  FDCE_4/Q
                         net (fo=1, routed)           0.260     2.798    builder_reset4
    SLICE_X14Y53         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.813     3.008    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.634     2.374    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.052     2.426    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.965%)  route 0.305ns (65.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.718     2.374    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.164     2.538 r  FDCE_5/Q
                         net (fo=1, routed)           0.305     2.843    builder_reset5
    SLICE_X14Y53         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.813     3.008    main_crg_clkin
    SLICE_X14Y53         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.634     2.374    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.063     2.437    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y61    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X49Y58    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X43Y57    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X34Y56    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X14Y53    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X14Y53    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X14Y53    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X14Y53    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y61    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X49Y58    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X34Y56    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y57    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y61    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_5/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_6/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X49Y58    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X34Y56    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y61    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y57    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_6/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X14Y53    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 builder_bus_interconnect_rr_write_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_2/D4
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 1.430ns (15.274%)  route 7.933ns (84.726%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.558ns = ( 20.558 - 10.000 ) 
    Source Clock Delay      (SCD):    11.311ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.610    11.311    sys_clk
    SLICE_X59Y76         FDRE                                         r  builder_bus_interconnect_rr_write_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456    11.767 f  builder_bus_interconnect_rr_write_grant_reg/Q
                         net (fo=93, routed)          1.444    13.211    axi_ram/builder_bus_interconnect_rr_write_grant_reg_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.150    13.361 f  axi_ram/write_addr_reg[15]_i_3/O
                         net (fo=27, routed)          1.048    14.409    VexRiscv/builder_bus_interconnect_rr_write_grant_reg_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.328    14.737 r  VexRiscv/write_addr_reg[3]_i_1/O
                         net (fo=8, routed)           1.409    16.147    VexRiscv/IBusCachedPlugin_cache/_zz_dBus_cmd_ready_reg[1]_0
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124    16.271 r  VexRiscv/IBusCachedPlugin_cache/builder_state[1]_i_2_comp/O
                         net (fo=1, routed)           0.433    16.704    VexRiscv/IBusCachedPlugin_cache/builder_state[1]_i_2_n_0_repN
    SLICE_X69Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.828 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[1]_i_2_comp/O
                         net (fo=85, routed)          0.672    17.500    VexRiscv/IBusCachedPlugin_cache/builder_basesoc_adr[0]
    SLICE_X70Y75         LUT3 (Prop_lut3_I0_O)        0.124    17.624 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_4/O
                         net (fo=56, routed)          1.812    19.436    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_4_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.560 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_2_comp/O
                         net (fo=2, routed)           1.113    20.673    main_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/D4
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.589    20.558    sys_clk
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/CLKDIV
                         clock pessimism              0.811    21.369    
                         clock uncertainty           -0.057    21.312    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    20.687    OSERDESE2_2
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -20.673    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_2/D7
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 1.510ns (16.185%)  route 7.820ns (83.815%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.558ns = ( 20.558 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.668    16.659    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I1_O)        0.124    16.783 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[0]_i_1/O
                         net (fo=85, routed)          1.236    18.019    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0_reg[0]
    SLICE_X75Y74         LUT3 (Prop_lut3_I2_O)        0.124    18.143 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_pending_re_i_2/O
                         net (fo=68, routed)          1.998    20.141    VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_pending_re_i_2_n_0
    SLICE_X88Y50         LUT6 (Prop_lut6_I3_O)        0.124    20.265 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_4_comp/O
                         net (fo=2, routed)           0.376    20.641    main_a7ddrphy_dfi_p3_cs_n
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/D7
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.589    20.558    sys_clk
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/CLKDIV
                         clock pessimism              0.811    21.369    
                         clock uncertainty           -0.057    21.312    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    20.687    OSERDESE2_2
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -20.641    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_2/D8
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 1.510ns (16.185%)  route 7.820ns (83.815%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.558ns = ( 20.558 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.668    16.659    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I1_O)        0.124    16.783 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[0]_i_1/O
                         net (fo=85, routed)          1.236    18.019    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0_reg[0]
    SLICE_X75Y74         LUT3 (Prop_lut3_I2_O)        0.124    18.143 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_pending_re_i_2/O
                         net (fo=68, routed)          1.998    20.141    VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_pending_re_i_2_n_0
    SLICE_X88Y50         LUT6 (Prop_lut6_I3_O)        0.124    20.265 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_4_comp/O
                         net (fo=2, routed)           0.376    20.641    main_a7ddrphy_dfi_p3_cs_n
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/D8
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.589    20.558    sys_clk
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/CLKDIV
                         clock pessimism              0.811    21.369    
                         clock uncertainty           -0.057    21.312    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    20.687    OSERDESE2_2
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -20.641    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.028ns (21.759%)  route 7.292ns (78.241%))
  Logic Levels:           9  (LUT3=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.513ns = ( 20.513 - 10.000 ) 
    Source Clock Delay      (SCD):    11.325ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.624    11.325    VexRiscv/FDCE_7
    SLICE_X61Y62         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456    11.781 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=24, routed)          1.090    12.871    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.995 r  VexRiscv/dataCache_1/stageB_flusher_start_i_4/O
                         net (fo=1, routed)           0.493    13.488    VexRiscv/dataCache_1/stageB_flusher_start_i_4_n_0
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.150    13.638 r  VexRiscv/dataCache_1/stageB_flusher_start_i_3/O
                         net (fo=4, routed)           1.047    14.685    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X57Y62         LUT3 (Prop_lut3_I2_O)        0.352    15.037 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_70/O
                         net (fo=6, routed)           0.387    15.424    VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_70_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I4_O)        0.326    15.750 r  VexRiscv/dataCache_1/banks_0_reg_i_28/O
                         net (fo=7, routed)           0.463    16.213    VexRiscv/dataCache_1/writeBack_arbitration_isValid_reg
    SLICE_X53Y63         LUT3 (Prop_lut3_I0_O)        0.124    16.337 r  VexRiscv/dataCache_1/banks_0_reg_i_29/O
                         net (fo=31, routed)          0.893    17.230    VexRiscv/dataCache_1/banks_0_reg_i_29_n_0
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.124    17.354 f  VexRiscv/dataCache_1/banks_0_reg_i_43/O
                         net (fo=30, routed)          0.718    18.073    VexRiscv/dataCache_1/banks_0_reg_i_43_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  VexRiscv/dataCache_1/banks_0_reg_i_41/O
                         net (fo=1, routed)           0.481    18.678    VexRiscv/dataCache_1/banks_0_reg_i_41_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.802 r  VexRiscv/dataCache_1/banks_0_reg_i_26/O
                         net (fo=1, routed)           0.701    19.503    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_BRANCH_CALC_reg[2]
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.627 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11/O
                         net (fo=2, routed)           1.018    20.645    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[0]
    RAMB36_X1Y13         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.544    20.513    VexRiscv/IBusCachedPlugin_cache/FDCE_7
    RAMB36_X1Y13         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.811    21.324    
                         clock uncertainty           -0.057    21.267    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    20.701    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -20.645    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_2/D2
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 1.510ns (16.226%)  route 7.796ns (83.774%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.558ns = ( 20.558 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 r  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 f  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.614    16.606    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.730 r  VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4/O
                         net (fo=3, routed)           0.886    17.616    VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.124    17.740 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6/O
                         net (fo=33, routed)          1.649    19.388    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6_n_0
    SLICE_X82Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.512 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_1_comp_1/O
                         net (fo=2, routed)           1.105    20.618    main_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.589    20.558    sys_clk
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/CLKDIV
                         clock pessimism              0.811    21.369    
                         clock uncertainty           -0.057    21.312    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    20.687    OSERDESE2_2
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -20.618    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.862ns (19.832%)  route 7.527ns (80.168%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 20.553 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.614    16.606    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.730 f  VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4/O
                         net (fo=3, routed)           0.886    17.616    VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.124    17.740 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6/O
                         net (fo=33, routed)          0.669    18.408    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6_n_0
    SLICE_X71Y74         LUT3 (Prop_lut3_I0_O)        0.150    18.558 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3/O
                         net (fo=7, routed)           0.997    19.556    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I3_O)        0.326    19.882 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1/O
                         net (fo=32, routed)          0.819    20.700    VexRiscv_n_137
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.583    20.553    sys_clk
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[17]/C
                         clock pessimism              0.811    21.364    
                         clock uncertainty           -0.057    21.307    
    SLICE_X74Y80         FDRE (Setup_fdre_C_R)       -0.524    20.783    main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[17]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.862ns (19.832%)  route 7.527ns (80.168%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 20.553 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.614    16.606    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.730 f  VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4/O
                         net (fo=3, routed)           0.886    17.616    VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.124    17.740 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6/O
                         net (fo=33, routed)          0.669    18.408    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6_n_0
    SLICE_X71Y74         LUT3 (Prop_lut3_I0_O)        0.150    18.558 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3/O
                         net (fo=7, routed)           0.997    19.556    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I3_O)        0.326    19.882 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1/O
                         net (fo=32, routed)          0.819    20.700    VexRiscv_n_137
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.583    20.553    sys_clk
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[18]/C
                         clock pessimism              0.811    21.364    
                         clock uncertainty           -0.057    21.307    
    SLICE_X74Y80         FDRE (Setup_fdre_C_R)       -0.524    20.783    main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[18]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.862ns (19.832%)  route 7.527ns (80.168%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 20.553 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.614    16.606    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.730 f  VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4/O
                         net (fo=3, routed)           0.886    17.616    VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.124    17.740 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6/O
                         net (fo=33, routed)          0.669    18.408    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6_n_0
    SLICE_X71Y74         LUT3 (Prop_lut3_I0_O)        0.150    18.558 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3/O
                         net (fo=7, routed)           0.997    19.556    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I3_O)        0.326    19.882 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1/O
                         net (fo=32, routed)          0.819    20.700    VexRiscv_n_137
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.583    20.553    sys_clk
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[27]/C
                         clock pessimism              0.811    21.364    
                         clock uncertainty           -0.057    21.307    
    SLICE_X74Y80         FDRE (Setup_fdre_C_R)       -0.524    20.783    main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[27]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.862ns (19.832%)  route 7.527ns (80.168%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 20.553 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.614    16.606    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.730 f  VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4/O
                         net (fo=3, routed)           0.886    17.616    VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.124    17.740 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6/O
                         net (fo=33, routed)          0.669    18.408    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6_n_0
    SLICE_X71Y74         LUT3 (Prop_lut3_I0_O)        0.150    18.558 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3/O
                         net (fo=7, routed)           0.997    19.556    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I3_O)        0.326    19.882 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1/O
                         net (fo=32, routed)          0.819    20.700    VexRiscv_n_137
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.583    20.553    sys_clk
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[5]/C
                         clock pessimism              0.811    21.364    
                         clock uncertainty           -0.057    21.307    
    SLICE_X74Y80         FDRE (Setup_fdre_C_R)       -0.524    20.783    main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[5]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.862ns (19.832%)  route 7.527ns (80.168%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 20.553 - 10.000 ) 
    Source Clock Delay      (SCD):    11.312ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG/O
                         net (fo=4089, routed)        1.611    11.312    sys_clk
    SLICE_X58Y77         FDRE                                         r  builder_wishbone2axilite1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518    11.830 f  builder_wishbone2axilite1_state_reg[1]/Q
                         net (fo=101, routed)         0.709    12.539    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite1_state[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I0_O)        0.124    12.663 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82/O
                         net (fo=16, routed)          0.664    13.326    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_82_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.450 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_60/O
                         net (fo=3, routed)           0.881    14.331    VexRiscv/IBusCachedPlugin_cache/builder_rhs_array_muxed39[20]
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3/O
                         net (fo=1, routed)           0.673    15.127    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.251 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0[4]_i_2/O
                         net (fo=6, routed)           0.616    15.868    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg0_reg[4][2]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2/O
                         net (fo=19, routed)          0.614    16.606    VexRiscv/IBusCachedPlugin_cache/mem_2_adr0[5]_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.124    16.730 f  VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4/O
                         net (fo=3, routed)           0.886    17.616    VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_sel_r_i_4_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.124    17.740 f  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6/O
                         net (fo=33, routed)          0.669    18.408    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_6_n_0
    SLICE_X71Y74         LUT3 (Prop_lut3_I0_O)        0.150    18.558 f  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3/O
                         net (fo=7, routed)           0.997    19.556    VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector2_command_storage[5]_i_3_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I3_O)        0.326    19.882 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1/O
                         net (fo=32, routed)          0.819    20.700    VexRiscv_n_137
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    15.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    15.317 r  i_0/O
                         net (fo=9, routed)           1.560    16.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.960 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    18.878    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.969 r  BUFG/O
                         net (fo=4089, routed)        1.583    20.553    sys_clk
    SLICE_X74Y80         FDRE                                         r  main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[7]/C
                         clock pessimism              0.811    21.364    
                         clock uncertainty           -0.057    21.307    
    SLICE_X74Y80         FDRE (Setup_fdre_C_R)       -0.524    20.783    main_basesoc_sdram_phaseinjector1_wrdata_storage_reg[7]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 VexRiscv/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.631%)  route 0.224ns (61.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    VexRiscv/FDCE_7
    SLICE_X51Y51         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=4, routed)           0.224     4.131    VexRiscv/memory_to_writeBack_INSTRUCTION_reg_n_0_[8]
    SLICE_X57Y51         FDRE                                         r  VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.834     4.753    VexRiscv/FDCE_7
    SLICE_X57Y51         FDRE                                         r  VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]/C
                         clock pessimism             -0.721     4.031    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.070     4.101    VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.101    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.637%)  route 0.224ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    VexRiscv/FDCE_7
    SLICE_X51Y51         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9]/Q
                         net (fo=4, routed)           0.224     4.131    VexRiscv/memory_to_writeBack_INSTRUCTION_reg_n_0_[9]
    SLICE_X57Y51         FDRE                                         r  VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.834     4.753    VexRiscv/FDCE_7
    SLICE_X57Y51         FDRE                                         r  VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]/C
                         clock pessimism             -0.721     4.031    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.066     4.097    VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.560     3.762    VexRiscv/FDCE_7
    SLICE_X63Y67         FDRE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     3.903 r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]/Q
                         net (fo=1, routed)           0.108     4.011    VexRiscv/IBusCachedPlugin_cache/io_mem_rsp_payload_data[23]
    RAMB36_X1Y13         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.870     4.789    VexRiscv/IBusCachedPlugin_cache/FDCE_7
    RAMB36_X1Y13         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
                         clock pessimism             -0.971     3.818    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     3.973    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.011    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=4089, routed)        0.564     3.766    sys_clk
    SLICE_X67Y88         FDRE                                         r  main_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     3.907 r  main_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.137    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y88         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4089, routed)        0.836     4.755    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y88         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.975     3.779    
    SLICE_X66Y88         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.089    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    axi_ram/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y22    axi_ram/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y24    axi_ram/mem_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y26    axi_ram/mem_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19    axi_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y27    axi_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y26    axi_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18    axi_ram/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y20    axi_ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    axi_ram/mem_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y61    storage_2_reg_0_7_18_21/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y64    storage_4_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y64    storage_4_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y56    storage_9_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y86    storage_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y86    storage_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.567ns
    Source Clock Delay      (SCD):    11.417ns
    Clock Pessimism Removal (CPR):    0.850ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.417    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.456    11.873 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    12.062    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X87Y71         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100     7.317 r  i_0/O
                         net (fo=9, routed)           1.560     8.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.969 r  BUFG_4/O
                         net (fo=8, routed)           1.597    12.567    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.850    13.417    
                         clock uncertainty           -0.053    13.364    
    SLICE_X87Y71         FDPE (Setup_fdpe_C_D)       -0.047    13.317    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.518    11.931 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901    12.832    main_crg_reset_counter[2]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.124    12.956 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.335    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_CE)      -0.169    16.191    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.191    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.518    11.931 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901    12.832    main_crg_reset_counter[2]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.124    12.956 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.335    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_CE)      -0.169    16.191    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.191    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.518    11.931 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901    12.832    main_crg_reset_counter[2]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.124    12.956 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.335    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_CE)      -0.169    16.191    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.191    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.518    11.931 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901    12.832    main_crg_reset_counter[2]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.124    12.956 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    13.335    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_CE)      -0.169    16.191    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.191    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.478    11.891 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    12.963    main_crg_reset_counter[1]
    SLICE_X88Y73         LUT3 (Prop_lut3_I0_O)        0.295    13.258 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.258    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_D)        0.081    16.441    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.478    11.891 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080    12.971    main_crg_reset_counter[1]
    SLICE_X88Y73         LUT2 (Prop_lut2_I1_O)        0.317    13.288 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.288    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_D)        0.118    16.478    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.767%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.478    11.891 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    12.963    main_crg_reset_counter[1]
    SLICE_X88Y73         LUT4 (Prop_lut4_I2_O)        0.323    13.286 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    13.286    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.849    16.413    
                         clock uncertainty           -0.053    16.360    
    SLICE_X88Y73         FDSE (Setup_fdse_C_D)        0.118    16.478    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.679%)  route 0.883ns (53.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.413ns
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.712    11.413    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.478    11.891 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.883    12.774    main_crg_reset_counter[1]
    SLICE_X89Y73         LUT6 (Prop_lut6_I0_O)        0.295    13.069 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.069    main_crg_ic_reset_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X89Y73         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.827    16.391    
                         clock uncertainty           -0.053    16.338    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.029    16.367    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.367    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.526%)  route 0.501ns (54.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 15.564 - 5.000 ) 
    Source Clock Delay      (SCD):    11.417ns
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.957     5.559    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.683 r  i_0/O
                         net (fo=9, routed)           1.821     7.504    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.592 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.604    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.700 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.417    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.419    11.836 r  FDPE_9/Q
                         net (fo=5, routed)           0.501    12.337    idelay_rst
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.217    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.100    10.317 r  i_0/O
                         net (fo=9, routed)           1.560    11.877    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.960 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.878    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.969 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.564    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.827    16.391    
                         clock uncertainty           -0.053    16.338    
    SLICE_X88Y73         FDSE (Setup_fdse_C_S)       -0.699    15.639    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  3.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.141     3.938 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.994    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X87Y71         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.784    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.986     3.797    
    SLICE_X87Y71         FDPE (Hold_fdpe_C_D)         0.075     3.872    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.972ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.795    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.164     3.959 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.146     4.105    main_crg_reset_counter[2]
    SLICE_X89Y73         LUT6 (Prop_lut6_I2_O)        0.045     4.150 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.150    main_crg_ic_reset_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X89Y73         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.972     3.808    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.091     3.899    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.899    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.795    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.164     3.959 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     4.133    main_crg_reset_counter[2]
    SLICE_X88Y73         LUT4 (Prop_lut4_I0_O)        0.048     4.181 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.181    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.985     3.795    
    SLICE_X88Y73         FDSE (Hold_fdse_C_D)         0.131     3.926    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.926    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.795    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.164     3.959 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     4.133    main_crg_reset_counter[2]
    SLICE_X88Y73         LUT3 (Prop_lut3_I2_O)        0.045     4.178 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.178    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.985     3.795    
    SLICE_X88Y73         FDSE (Hold_fdse_C_D)         0.121     3.916    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.795    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.164     3.959 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     4.157    main_crg_reset_counter[0]
    SLICE_X88Y73         LUT2 (Prop_lut2_I0_O)        0.043     4.200 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.200    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.985     3.795    
    SLICE_X88Y73         FDSE (Hold_fdse_C_D)         0.131     3.926    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.926    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.795    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDSE (Prop_fdse_C_Q)         0.164     3.959 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     4.157    main_crg_reset_counter[0]
    SLICE_X88Y73         LUT1 (Prop_lut1_I0_O)        0.045     4.202 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.202    main_crg_reset_counter0[0]
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.985     3.795    
    SLICE_X88Y73         FDSE (Hold_fdse_C_D)         0.120     3.915    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.202    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.617%)  route 0.172ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.972ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.128     3.925 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     4.098    idelay_rst
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.972     3.808    
    SLICE_X88Y73         FDSE (Hold_fdse_C_S)        -0.045     3.763    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.617%)  route 0.172ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.972ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.128     3.925 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     4.098    idelay_rst
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.972     3.808    
    SLICE_X88Y73         FDSE (Hold_fdse_C_S)        -0.045     3.763    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.617%)  route 0.172ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.972ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.128     3.925 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     4.098    idelay_rst
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.972     3.808    
    SLICE_X88Y73         FDSE (Hold_fdse_C_S)        -0.045     3.763    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.617%)  route 0.172ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.972ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.691     1.611    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.656 r  i_0/O
                         net (fo=9, routed)           0.808     2.464    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X87Y71         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDPE (Prop_fdpe_C_Q)         0.128     3.925 r  FDPE_9/Q
                         net (fo=5, routed)           0.172     4.098    idelay_rst
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.974     2.139    clk100_IBUF_BUFG
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.056     2.195 r  i_0/O
                         net (fo=9, routed)           0.926     3.121    main_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.781    idelay_clk
    SLICE_X88Y73         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.972     3.808    
    SLICE_X88Y73         FDSE (Hold_fdse_C_S)        -0.045     3.763    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y71     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y71     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y73     main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y73     main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y73     main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y73     main_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y73     main_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     main_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y71     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     main_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk100    | cpu_reset    | FDCE           | -        |     0.410 (r) | FAST    |     2.223 (r) | SLOW    |                  |
clk100    | serial_rx    | FDRE           | -        |    -1.031 (r) | FAST    |     6.345 (r) | SLOW    | main_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -3.150 (r) | FAST    |    10.019 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -3.078 (f) | FAST    |    10.019 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -3.140 (r) | FAST    |    10.011 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -3.068 (f) | FAST    |    10.011 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -3.140 (r) | FAST    |    10.010 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -3.068 (f) | FAST    |    10.010 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -3.139 (r) | FAST    |    10.008 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -3.067 (f) | FAST    |    10.008 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -3.134 (r) | FAST    |    10.005 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -3.062 (f) | FAST    |    10.005 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -3.131 (r) | FAST    |    10.002 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -3.059 (f) | FAST    |    10.002 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -3.137 (r) | FAST    |    10.007 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -3.065 (f) | FAST    |    10.007 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -3.130 (r) | FAST    |    10.001 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -3.058 (f) | FAST    |    10.001 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -3.079 (r) | FAST    |     9.944 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -3.007 (f) | FAST    |     9.944 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -3.098 (r) | FAST    |     9.961 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -3.026 (f) | FAST    |     9.961 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -3.084 (r) | FAST    |     9.952 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -3.012 (f) | FAST    |     9.952 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -3.091 (r) | FAST    |     9.955 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -3.019 (f) | FAST    |     9.955 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -3.091 (r) | FAST    |     9.960 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -3.019 (f) | FAST    |     9.960 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -3.104 (r) | FAST    |     9.968 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -3.032 (f) | FAST    |     9.968 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -3.089 (r) | FAST    |     9.957 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -3.017 (f) | FAST    |     9.957 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -3.105 (r) | FAST    |     9.969 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -3.033 (f) | FAST    |     9.969 (f) | SLOW    | main_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.743 (r) | SLOW    |      5.354 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     18.208 (r) | SLOW    |      5.579 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     18.348 (r) | SLOW    |      5.634 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     17.581 (r) | SLOW    |      5.286 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     17.906 (r) | SLOW    |      5.448 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     18.351 (r) | SLOW    |      5.648 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     17.892 (r) | SLOW    |      5.422 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     18.055 (r) | SLOW    |      5.509 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     16.378 (r) | SLOW    |      4.855 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     16.215 (r) | SLOW    |      4.752 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     17.138 (r) | SLOW    |      5.148 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     16.538 (r) | SLOW    |      4.918 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     17.287 (r) | SLOW    |      5.205 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     16.236 (r) | SLOW    |      4.770 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     16.988 (r) | SLOW    |      5.078 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     16.386 (r) | SLOW    |      4.834 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     16.992 (r) | SLOW    |      5.020 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     16.464 (r) | SLOW    |      4.843 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     16.993 (r) | SLOW    |      5.032 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     16.465 (r) | SLOW    |      4.843 (r) | FAST    | main_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     20.389 (r) | SLOW    |      6.744 (r) | FAST    | main_crg_clkout0 |
clk100    | eth_ref_clk    | PLLE2_ADV      | -     |     16.399 (r) | SLOW    |      5.061 (r) | FAST    | main_crg_clkout1 |
clk100    | eth_ref_clk    | PLLE2_ADV      | -     |     16.399 (f) | SLOW    |      5.061 (f) | FAST    | main_crg_clkout1 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     13.577 (r) | SLOW    |      4.383 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     13.586 (r) | SLOW    |      4.387 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     13.571 (r) | SLOW    |      4.375 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     13.586 (r) | SLOW    |      4.388 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     13.581 (r) | SLOW    |      4.383 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     13.619 (r) | SLOW    |      4.418 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     13.617 (r) | SLOW    |      4.417 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     13.618 (r) | SLOW    |      4.417 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     13.604 (r) | SLOW    |      4.404 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     13.623 (r) | SLOW    |      4.423 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     13.608 (r) | SLOW    |      4.408 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     13.621 (r) | SLOW    |      4.420 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     13.615 (r) | SLOW    |      4.414 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     13.613 (r) | SLOW    |      4.412 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     13.584 (r) | SLOW    |      4.387 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     13.574 (r) | SLOW    |      4.381 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     13.580 (r) | SLOW    |      4.386 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     13.560 (r) | SLOW    |      4.364 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     13.575 (r) | SLOW    |      4.383 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     13.705 (r) | SLOW    |      4.425 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     13.706 (r) | SLOW    |      4.426 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     13.598 (r) | SLOW    |      4.397 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     13.601 (r) | SLOW    |      4.400 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     13.617 (r) | SLOW    |      4.418 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     14.470 (r) | SLOW    |      4.056 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     14.472 (r) | SLOW    |      4.067 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     14.472 (r) | SLOW    |      4.068 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     14.470 (r) | SLOW    |      4.067 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     14.471 (r) | SLOW    |      4.071 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     14.473 (r) | SLOW    |      4.078 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     14.470 (r) | SLOW    |      4.068 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     14.471 (r) | SLOW    |      4.076 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     14.459 (r) | SLOW    |      4.116 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     14.456 (r) | SLOW    |      4.093 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     14.466 (r) | SLOW    |      4.117 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     14.459 (r) | SLOW    |      4.104 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     14.467 (r) | SLOW    |      4.110 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     14.458 (r) | SLOW    |      4.090 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     14.466 (r) | SLOW    |      4.113 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     14.458 (r) | SLOW    |      4.088 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     13.598 (r) | SLOW    |      4.399 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     13.572 (r) | SLOW    |      4.379 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     13.551 (r) | SLOW    |      4.350 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     13.576 (r) | SLOW    |      4.384 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     15.095 (r) | SLOW    |      4.700 (r) | FAST    | main_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     15.088 (r) | SLOW    |      4.732 (r) | FAST    | main_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     15.096 (r) | SLOW    |      4.712 (r) | FAST    | main_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     15.089 (r) | SLOW    |      4.732 (r) | FAST    | main_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.986 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 7.012 ns
Ideal Clock Offset to Actual Clock: 6.513 ns
-------------------+-------------+---------+--------------+---------+-----------+-----------+---------------+
                   |             | Process |              | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |     Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+--------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.150 (r) | FAST    |   10.019 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.078 (f) | FAST    |   10.019 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.140 (r) | FAST    |   10.011 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.068 (f) | FAST    |   10.011 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.140 (r) | FAST    |   10.010 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.068 (f) | FAST    |   10.010 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.139 (r) | FAST    |   10.008 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.067 (f) | FAST    |   10.008 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.134 (r) | FAST    |   10.005 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.062 (f) | FAST    |   10.005 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.131 (r) | FAST    |   10.002 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.059 (f) | FAST    |   10.002 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.137 (r) | FAST    |   10.007 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.065 (f) | FAST    |   10.007 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.130 (r) | FAST    |   10.001 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.058 (f) | FAST    |   10.001 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.079 (r) | FAST    |    9.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.007 (f) | FAST    |    9.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.098 (r) | FAST    |    9.961 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.026 (f) | FAST    |    9.961 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.084 (r) | FAST    |    9.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.012 (f) | FAST    |    9.952 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.091 (r) | FAST    |    9.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.019 (f) | FAST    |    9.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.091 (r) | FAST    |    9.960 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.019 (f) | FAST    |    9.960 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.104 (r) | FAST    |    9.968 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.032 (f) | FAST    |    9.968 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.089 (r) | FAST    |    9.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.017 (f) | FAST    |    9.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.105 (r) | FAST    |    9.969 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.033 (f) | FAST    |    9.969 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+--------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.007 (f) | FAST    |   10.019 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+--------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.052 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   13.577 (r) | SLOW    |   4.383 (r) | FAST    |    0.009 |
ddram_a[1]         |   13.586 (r) | SLOW    |   4.387 (r) | FAST    |    0.015 |
ddram_a[2]         |   13.571 (r) | SLOW    |   4.375 (r) | FAST    |    0.000 |
ddram_a[3]         |   13.586 (r) | SLOW    |   4.388 (r) | FAST    |    0.015 |
ddram_a[4]         |   13.581 (r) | SLOW    |   4.383 (r) | FAST    |    0.010 |
ddram_a[5]         |   13.619 (r) | SLOW    |   4.418 (r) | FAST    |    0.048 |
ddram_a[6]         |   13.617 (r) | SLOW    |   4.417 (r) | FAST    |    0.046 |
ddram_a[7]         |   13.618 (r) | SLOW    |   4.417 (r) | FAST    |    0.047 |
ddram_a[8]         |   13.604 (r) | SLOW    |   4.404 (r) | FAST    |    0.033 |
ddram_a[9]         |   13.623 (r) | SLOW    |   4.423 (r) | FAST    |    0.052 |
ddram_a[10]        |   13.608 (r) | SLOW    |   4.408 (r) | FAST    |    0.037 |
ddram_a[11]        |   13.621 (r) | SLOW    |   4.420 (r) | FAST    |    0.050 |
ddram_a[12]        |   13.615 (r) | SLOW    |   4.414 (r) | FAST    |    0.044 |
ddram_a[13]        |   13.613 (r) | SLOW    |   4.412 (r) | FAST    |    0.042 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.623 (r) | SLOW    |   4.375 (r) | FAST    |    0.052 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.010 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   13.584 (r) | SLOW    |   4.387 (r) | FAST    |    0.010 |
ddram_ba[1]        |   13.574 (r) | SLOW    |   4.381 (r) | FAST    |    0.000 |
ddram_ba[2]        |   13.580 (r) | SLOW    |   4.386 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.584 (r) | SLOW    |   4.381 (r) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.018 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   13.601 (r) | SLOW    |   4.400 (r) | FAST    |    0.000 |
ddram_dm[1]        |   13.617 (r) | SLOW    |   4.418 (r) | FAST    |    0.018 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.617 (r) | SLOW    |   4.400 (r) | FAST    |    0.018 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.136 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.743 (r) | SLOW    |   4.056 (r) | FAST    |    1.528 |
ddram_dq[1]        |   18.208 (r) | SLOW    |   4.067 (r) | FAST    |    1.994 |
ddram_dq[2]        |   18.348 (r) | SLOW    |   4.068 (r) | FAST    |    2.134 |
ddram_dq[3]        |   17.581 (r) | SLOW    |   4.067 (r) | FAST    |    1.366 |
ddram_dq[4]        |   17.906 (r) | SLOW    |   4.071 (r) | FAST    |    1.691 |
ddram_dq[5]        |   18.351 (r) | SLOW    |   4.078 (r) | FAST    |    2.136 |
ddram_dq[6]        |   17.892 (r) | SLOW    |   4.068 (r) | FAST    |    1.677 |
ddram_dq[7]        |   18.055 (r) | SLOW    |   4.076 (r) | FAST    |    1.840 |
ddram_dq[8]        |   16.378 (r) | SLOW    |   4.116 (r) | FAST    |    0.163 |
ddram_dq[9]        |   16.215 (r) | SLOW    |   4.093 (r) | FAST    |    0.037 |
ddram_dq[10]       |   17.138 (r) | SLOW    |   4.117 (r) | FAST    |    0.923 |
ddram_dq[11]       |   16.538 (r) | SLOW    |   4.104 (r) | FAST    |    0.324 |
ddram_dq[12]       |   17.287 (r) | SLOW    |   4.110 (r) | FAST    |    1.073 |
ddram_dq[13]       |   16.236 (r) | SLOW    |   4.090 (r) | FAST    |    0.034 |
ddram_dq[14]       |   16.988 (r) | SLOW    |   4.113 (r) | FAST    |    0.773 |
ddram_dq[15]       |   16.386 (r) | SLOW    |   4.088 (r) | FAST    |    0.171 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   18.351 (r) | SLOW    |   4.056 (r) | FAST    |    2.136 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.529 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   16.992 (r) | SLOW    |   4.700 (r) | FAST    |    0.528 |
ddram_dqs_n[1]     |   16.464 (r) | SLOW    |   4.732 (r) | FAST    |    0.032 |
ddram_dqs_p[0]     |   16.993 (r) | SLOW    |   4.712 (r) | FAST    |    0.529 |
ddram_dqs_p[1]     |   16.465 (r) | SLOW    |   4.732 (r) | FAST    |    0.032 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.993 (r) | SLOW    |   4.700 (r) | FAST    |    0.529 |
-------------------+--------------+---------+-------------+---------+----------+




