Pipelined_CPU.area	#為Pipelined_CPU Report area 檔案
Pipelined_CPU.timing 	#為Pipelined_CPU Report timing 檔案
Pipelined_CPU.v	 	#為Pipelined_CPU 將Pipelined Register接線完 verilog檔