#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  8 21:07:12 2020
# Process ID: 5092
# Current directory: D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3176 D:\Lab_of_ZCYL\Lab2_Handouts_0406_2\Lab_BusControl_A\Lab_BusControl_A.xpr
# Log file: D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/vivado.log
# Journal file: D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.xpr
INFO: [Project 1-313] Project file moved from 'D:/labhandouts/Lab_BusControl_A' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 702.879 ; gain = 113.957
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:21]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:30]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 721.965 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:52]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dbus_out' is not permitted [D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  9 00:14:03 2020...
