{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 13:22:34 2010 " "Info: Processing started: Wed Aug 11 13:22:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_1_LOOP -c RABBIT_DDS_1_LOOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_1_LOOP -c RABBIT_DDS_1_LOOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[4\] register SDIO~reg0 79.89 MHz 12.517 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 79.89 MHz between source register \"N\[4\]\" and destination register \"SDIO~reg0\" (period= 12.517 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.272 ns + Longest register register " "Info: + Longest register to register delay is 12.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[4\] 1 REG LCFF_X40_Y16_N17 472 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y16_N17; Fanout = 472; REG Node = 'N\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[4] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(0.275 ns) 3.140 ns Mux0~15279 2 COMB LCCOMB_X41_Y28_N14 1 " "Info: 2: + IC(2.865 ns) + CELL(0.275 ns) = 3.140 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 1; COMB Node = 'Mux0~15279'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { N[4] Mux0~15279 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.663 ns Mux0~15280 3 COMB LCCOMB_X41_Y28_N24 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 3.663 ns; Loc. = LCCOMB_X41_Y28_N24; Fanout = 1; COMB Node = 'Mux0~15280'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~15279 Mux0~15280 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.275 ns) 5.569 ns Mux0~15283 4 COMB LCCOMB_X33_Y20_N0 1 " "Info: 4: + IC(1.631 ns) + CELL(0.275 ns) = 5.569 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 1; COMB Node = 'Mux0~15283'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { Mux0~15280 Mux0~15283 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.438 ns) 7.045 ns Mux0~15315 5 COMB LCCOMB_X35_Y25_N16 1 " "Info: 5: + IC(1.038 ns) + CELL(0.438 ns) = 7.045 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 1; COMB Node = 'Mux0~15315'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Mux0~15283 Mux0~15315 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.416 ns) 8.789 ns Mux0~15316 6 COMB LCCOMB_X30_Y16_N6 1 " "Info: 6: + IC(1.328 ns) + CELL(0.416 ns) = 8.789 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 1; COMB Node = 'Mux0~15316'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { Mux0~15315 Mux0~15316 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 9.182 ns Mux0~15359 7 COMB LCCOMB_X30_Y16_N4 1 " "Info: 7: + IC(0.243 ns) + CELL(0.150 ns) = 9.182 ns; Loc. = LCCOMB_X30_Y16_N4; Fanout = 1; COMB Node = 'Mux0~15359'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~15316 Mux0~15359 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.419 ns) 11.403 ns Mux0~15360 8 COMB LCCOMB_X50_Y22_N6 1 " "Info: 8: + IC(1.802 ns) + CELL(0.419 ns) = 11.403 ns; Loc. = LCCOMB_X50_Y22_N6; Fanout = 1; COMB Node = 'Mux0~15360'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { Mux0~15359 Mux0~15360 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 11.795 ns Mux0~17130 9 COMB LCCOMB_X50_Y22_N10 1 " "Info: 9: + IC(0.242 ns) + CELL(0.150 ns) = 11.795 ns; Loc. = LCCOMB_X50_Y22_N10; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux0~15360 Mux0~17130 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.188 ns SDIO~1152 10 COMB LCCOMB_X50_Y22_N30 1 " "Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 12.188 ns; Loc. = LCCOMB_X50_Y22_N30; Fanout = 1; COMB Node = 'SDIO~1152'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~17130 SDIO~1152 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.272 ns SDIO~reg0 11 REG LCFF_X50_Y22_N31 3 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 12.272 ns; Loc. = LCFF_X50_Y22_N31; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1152 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 21.45 % ) " "Info: Total cell delay = 2.632 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.640 ns ( 78.55 % ) " "Info: Total interconnect delay = 9.640 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.272 ns" { N[4] Mux0~15279 Mux0~15280 Mux0~15283 Mux0~15315 Mux0~15316 Mux0~15359 Mux0~15360 Mux0~17130 SDIO~1152 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.272 ns" { N[4] Mux0~15279 Mux0~15280 Mux0~15283 Mux0~15315 Mux0~15316 Mux0~15359 Mux0~15360 Mux0~17130 SDIO~1152 SDIO~reg0 } { 0.000ns 2.865ns 0.248ns 1.631ns 1.038ns 1.328ns 0.243ns 1.802ns 0.242ns 0.243ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.438ns 0.416ns 0.150ns 0.419ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns - Smallest " "Info: - Smallest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.647 ns SDIO~reg0 3 REG LCFF_X50_Y22_N31 3 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X50_Y22_N31; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.678 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.678 ns N\[4\] 3 REG LCFF_X40_Y16_N17 472 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X40_Y16_N17; Fanout = 472; REG Node = 'N\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ten_MHz_ext~clkctrl N[4] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[4] } { 0.000ns 0.000ns 0.113ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[4] } { 0.000ns 0.000ns 0.113ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.272 ns" { N[4] Mux0~15279 Mux0~15280 Mux0~15283 Mux0~15315 Mux0~15316 Mux0~15359 Mux0~15360 Mux0~17130 SDIO~1152 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.272 ns" { N[4] Mux0~15279 Mux0~15280 Mux0~15283 Mux0~15315 Mux0~15316 Mux0~15359 Mux0~15360 Mux0~17130 SDIO~1152 SDIO~reg0 } { 0.000ns 2.865ns 0.248ns 1.631ns 1.038ns 1.328ns 0.243ns 1.802ns 0.242ns 0.243ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.438ns 0.416ns 0.150ns 0.419ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[4] } { 0.000ns 0.000ns 0.113ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[0\] register memory_reg\[2650\] 123.52 MHz 8.096 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 123.52 MHz between source register \"i\[0\]\" and destination register \"memory_reg\[2650\]\" (period= 8.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.852 ns + Longest register register " "Info: + Longest register to register delay is 7.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[0\] 1 REG LCFF_X44_Y16_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N9; Fanout = 19; REG Node = 'i\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.371 ns) 1.219 ns Decoder2~12715 2 COMB LCCOMB_X42_Y16_N4 230 " "Info: 2: + IC(0.848 ns) + CELL(0.371 ns) = 1.219 ns; Loc. = LCCOMB_X42_Y16_N4; Fanout = 230; COMB Node = 'Decoder2~12715'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { i[0] Decoder2~12715 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1345 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.979 ns) + CELL(0.275 ns) 4.473 ns memory_reg~438517 3 COMB LCCOMB_X45_Y20_N28 1 " "Info: 3: + IC(2.979 ns) + CELL(0.275 ns) = 4.473 ns; Loc. = LCCOMB_X45_Y20_N28; Fanout = 1; COMB Node = 'memory_reg~438517'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { Decoder2~12715 memory_reg~438517 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.858 ns) + CELL(0.437 ns) 7.768 ns memory_reg~438518 4 COMB LCCOMB_X42_Y13_N28 1 " "Info: 4: + IC(2.858 ns) + CELL(0.437 ns) = 7.768 ns; Loc. = LCCOMB_X42_Y13_N28; Fanout = 1; COMB Node = 'memory_reg~438518'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { memory_reg~438517 memory_reg~438518 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.852 ns memory_reg\[2650\] 5 REG LCFF_X42_Y13_N29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.852 ns; Loc. = LCFF_X42_Y13_N29; Fanout = 2; REG Node = 'memory_reg\[2650\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~438518 memory_reg[2650] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 14.86 % ) " "Info: Total cell delay = 1.167 ns ( 14.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.685 ns ( 85.14 % ) " "Info: Total interconnect delay = 6.685 ns ( 85.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.852 ns" { i[0] Decoder2~12715 memory_reg~438517 memory_reg~438518 memory_reg[2650] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.852 ns" { i[0] Decoder2~12715 memory_reg~438517 memory_reg~438518 memory_reg[2650] } { 0.000ns 0.848ns 2.979ns 2.858ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.738 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.537 ns) 3.738 ns memory_reg\[2650\] 2 REG LCFF_X42_Y13_N29 2 " "Info: 2: + IC(2.379 ns) + CELL(0.537 ns) = 3.738 ns; Loc. = LCFF_X42_Y13_N29; Fanout = 2; REG Node = 'memory_reg\[2650\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { SCLK_PE_3 memory_reg[2650] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.36 % ) " "Info: Total cell delay = 1.359 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.379 ns ( 63.64 % ) " "Info: Total interconnect delay = 2.379 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.738 ns" { SCLK_PE_3 memory_reg[2650] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.738 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2650] } { 0.000ns 0.000ns 2.379ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.768 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.537 ns) 3.768 ns i\[0\] 2 REG LCFF_X44_Y16_N9 19 " "Info: 2: + IC(2.409 ns) + CELL(0.537 ns) = 3.768 ns; Loc. = LCFF_X44_Y16_N9; Fanout = 19; REG Node = 'i\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { SCLK_PE_3 i[0] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.07 % ) " "Info: Total cell delay = 1.359 ns ( 36.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.409 ns ( 63.93 % ) " "Info: Total interconnect delay = 2.409 ns ( 63.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { SCLK_PE_3 i[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { SCLK_PE_3 SCLK_PE_3~combout i[0] } { 0.000ns 0.000ns 2.409ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.738 ns" { SCLK_PE_3 memory_reg[2650] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.738 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2650] } { 0.000ns 0.000ns 2.379ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { SCLK_PE_3 i[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { SCLK_PE_3 SCLK_PE_3~combout i[0] } { 0.000ns 0.000ns 2.409ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.852 ns" { i[0] Decoder2~12715 memory_reg~438517 memory_reg~438518 memory_reg[2650] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.852 ns" { i[0] Decoder2~12715 memory_reg~438517 memory_reg~438518 memory_reg[2650] } { 0.000ns 0.848ns 2.979ns 2.858ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.437ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.738 ns" { SCLK_PE_3 memory_reg[2650] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.738 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2650] } { 0.000ns 0.000ns 2.379ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { SCLK_PE_3 i[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { SCLK_PE_3 SCLK_PE_3~combout i[0] } { 0.000ns 0.000ns 2.409ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[1724\] SDIO_PE_5 SCLK_PE_3 6.984 ns register " "Info: tsu for register \"memory_reg\[1724\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.984 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.831 ns + Longest pin register " "Info: + Longest pin to register delay is 10.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.467 ns) + CELL(0.438 ns) 10.747 ns memory_reg~441482 2 COMB LCCOMB_X31_Y29_N22 1 " "Info: 2: + IC(9.467 ns) + CELL(0.438 ns) = 10.747 ns; Loc. = LCCOMB_X31_Y29_N22; Fanout = 1; COMB Node = 'memory_reg~441482'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.905 ns" { SDIO_PE_5 memory_reg~441482 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.831 ns memory_reg\[1724\] 3 REG LCFF_X31_Y29_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.831 ns; Loc. = LCFF_X31_Y29_N23; Fanout = 4; REG Node = 'memory_reg\[1724\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~441482 memory_reg[1724] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 12.59 % ) " "Info: Total cell delay = 1.364 ns ( 12.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.467 ns ( 87.41 % ) " "Info: Total interconnect delay = 9.467 ns ( 87.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.831 ns" { SDIO_PE_5 memory_reg~441482 memory_reg[1724] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.831 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~441482 memory_reg[1724] } { 0.000ns 0.000ns 9.467ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.811 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.537 ns) 3.811 ns memory_reg\[1724\] 2 REG LCFF_X31_Y29_N23 4 " "Info: 2: + IC(2.452 ns) + CELL(0.537 ns) = 3.811 ns; Loc. = LCFF_X31_Y29_N23; Fanout = 4; REG Node = 'memory_reg\[1724\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { SCLK_PE_3 memory_reg[1724] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.66 % ) " "Info: Total cell delay = 1.359 ns ( 35.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 64.34 % ) " "Info: Total interconnect delay = 2.452 ns ( 64.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { SCLK_PE_3 memory_reg[1724] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.811 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1724] } { 0.000ns 0.000ns 2.452ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.831 ns" { SDIO_PE_5 memory_reg~441482 memory_reg[1724] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.831 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~441482 memory_reg[1724] } { 0.000ns 0.000ns 9.467ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { SCLK_PE_3 memory_reg[1724] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.811 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1724] } { 0.000ns 0.000ns 2.452ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext reset_flag reset_flag~reg0 9.409 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"reset_flag\" through register \"reset_flag~reg0\" is 9.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.655 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.655 ns reset_flag~reg0 3 REG LCFF_X57_Y23_N9 3690 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X57_Y23_N9; Fanout = 3690; REG Node = 'reset_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ten_MHz_ext ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl reset_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.504 ns + Longest register pin " "Info: + Longest register to pin delay is 6.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_flag~reg0 1 REG LCFF_X57_Y23_N9 3690 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y23_N9; Fanout = 3690; REG Node = 'reset_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 396 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.696 ns) + CELL(2.808 ns) 6.504 ns reset_flag 2 PIN PIN_AA20 0 " "Info: 2: + IC(3.696 ns) + CELL(2.808 ns) = 6.504 ns; Loc. = PIN_AA20; Fanout = 0; PIN Node = 'reset_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 43.17 % ) " "Info: Total cell delay = 2.808 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.696 ns ( 56.83 % ) " "Info: Total interconnect delay = 3.696 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.504 ns" { reset_flag~reg0 reset_flag } { 0.000ns 3.696ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ten_MHz_ext ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl reset_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.504 ns" { reset_flag~reg0 reset_flag } { 0.000ns 3.696ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[2258\] SDIO_PE_5 SCLK_PE_3 -2.233 ns register " "Info: th for register \"memory_reg\[2258\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -2.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.928 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.569 ns) + CELL(0.537 ns) 3.928 ns memory_reg\[2258\] 2 REG LCFF_X48_Y18_N29 4 " "Info: 2: + IC(2.569 ns) + CELL(0.537 ns) = 3.928 ns; Loc. = LCFF_X48_Y18_N29; Fanout = 4; REG Node = 'memory_reg\[2258\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { SCLK_PE_3 memory_reg[2258] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.60 % ) " "Info: Total cell delay = 1.359 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.569 ns ( 65.40 % ) " "Info: Total interconnect delay = 2.569 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { SCLK_PE_3 memory_reg[2258] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.928 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2258] } { 0.000ns 0.000ns 2.569ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.427 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.351 ns) + CELL(0.150 ns) 6.343 ns memory_reg~439610 2 COMB LCCOMB_X48_Y18_N28 1 " "Info: 2: + IC(5.351 ns) + CELL(0.150 ns) = 6.343 ns; Loc. = LCCOMB_X48_Y18_N28; Fanout = 1; COMB Node = 'memory_reg~439610'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { SDIO_PE_5 memory_reg~439610 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.427 ns memory_reg\[2258\] 3 REG LCFF_X48_Y18_N29 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.427 ns; Loc. = LCFF_X48_Y18_N29; Fanout = 4; REG Node = 'memory_reg\[2258\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~439610 memory_reg[2258] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 16.74 % ) " "Info: Total cell delay = 1.076 ns ( 16.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.351 ns ( 83.26 % ) " "Info: Total interconnect delay = 5.351 ns ( 83.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { SDIO_PE_5 memory_reg~439610 memory_reg[2258] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.427 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~439610 memory_reg[2258] } { 0.000ns 0.000ns 5.351ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { SCLK_PE_3 memory_reg[2258] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.928 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2258] } { 0.000ns 0.000ns 2.569ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { SDIO_PE_5 memory_reg~439610 memory_reg[2258] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.427 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~439610 memory_reg[2258] } { 0.000ns 0.000ns 5.351ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 13:22:40 2010 " "Info: Processing ended: Wed Aug 11 13:22:40 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
