{
   ExpandedHierarchyInLayout: "",
   PinnedBlocks: "",
   PinnedPorts: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port DAC_MCLK_0 -pg 1 -y 360 -defaultsOSRD
preplace port UART_1 -pg 1 -y 100 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port DAC_SDT_0 -pg 1 -y 450 -defaultsOSRD
preplace port DAC_BICK_0 -pg 1 -y 380 -defaultsOSRD
preplace port DAC_LRCK_0 -pg 1 -y 400 -defaultsOSRD
preplace port USB_nRESET_0 -pg 1 -y 190 -defaultsOSRD
preplace portBus RGB_OUT_0 -pg 1 -y 170 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst DSP -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst DAC_IF_0 -pg 1 -lvl 6 -y 420 -defaultsOSRD
preplace inst myip_0 -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst DAC_FIFO_0 -pg 1 -lvl 4 -y 590 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 5 -y 610 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 510 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 120 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 6 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N
preplace netloc fifo_generator_0_s_axis_tready 1 4 1 700
preplace netloc DSP_outData1 1 3 1 330
preplace netloc S00_AXI_0_1 1 2 1 N
preplace netloc DSP_outData2 1 3 1 310
preplace netloc clk_wiz_0_locked 1 2 1 20
preplace netloc DAC_IF_0_DAC_BCLK 1 6 1 1520J
preplace netloc myip_0_USB_nRESET 1 3 4 N 190 N 190 N 190 N
preplace netloc processing_system7_0_UART_1 1 1 6 N 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 -310
preplace netloc fifo_generator_0_m_axis_tdata 1 5 1 1150
preplace netloc DAC_FIFO_0_m_axis_tvalid 1 4 1 660
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 -750 430 -350
preplace netloc fifo_generator_0_M_AXIS 1 5 1 1140
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 -340
preplace netloc DSP_nResetSysClk 1 3 2 NJ 420 650
preplace netloc processing_system7_0_FIXED_IO 1 1 6 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc clk_wiz_0_clk_out1 1 2 4 0 510 320 500 690 490 1190
preplace netloc DSP_outDataValid 1 3 3 N 360 N 360 1160
preplace netloc DAC_IF_0_DAC_LRCK 1 6 1 1530J
preplace netloc DAC_IF_0_DAC_SDT 1 6 1 1520J
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 -300 140 10
preplace netloc DAC_IF_0_s_axis_tready 1 5 1 1180
preplace netloc DAC_IF_0_DAC_MCLK 1 6 1 1510J
preplace netloc DSP_outDataValid1 1 3 1 300
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -760 420 -320 130 20 70 N 70 670 450 N
preplace netloc DAC_FIFO_0_m_axis 1 4 1 660
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 0
preplace netloc DAC_FIFO_0_m_axis_tdata 1 4 1 680
preplace netloc processing_system7_0_FCLK_CLK1 1 1 1 -330
preplace netloc fifo_generator_0_m_axis_tvalid 1 5 1 1170
preplace netloc myip_0_RGB_OUT 1 3 4 N 170 N 170 N 170 N
levelinfo -pg 1 -780 -550 -150 160 490 920 1350 1550 -top 0 -bot 1040
",
}
{
   da_axi4_cnt: "4",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "1",
}
