

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_loadA'
================================================================
* Date:           Wed Apr 12 06:50:00 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |      518|      518|         9|          8|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    303|    -|
|Register         |        -|    -|     511|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     511|    382|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_539_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln18_1_fu_528_p2              |         +|   0|  0|  13|          10|          10|
    |add_ln18_2_fu_556_p2              |         +|   0|  0|  13|          10|          10|
    |add_ln18_fu_486_p2                |         +|   0|  0|  14|           9|           9|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_275_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_285_p2                |       xor|   0|  0|   8|           7|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  79|          53|          50|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  48|          9|   10|         90|
    |A_address1                   |  48|          9|   10|         90|
    |A_d0                         |  48|          9|   32|        288|
    |A_d1                         |  48|          9|   32|        288|
    |Arows_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                    |  48|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|    7|         14|
    |i_fu_120                     |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 303|         59|  104|        803|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln18_reg_715             |   9|   0|    9|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_610                  |   7|   0|    7|          0|
    |i_fu_120                     |   7|   0|    7|          0|
    |icmp_ln14_reg_623            |   1|   0|    1|          0|
    |tmp_10_reg_699               |  32|   0|   32|          0|
    |tmp_11_reg_649               |  32|   0|   32|          0|
    |tmp_1_reg_664                |  32|   0|   32|          0|
    |tmp_2_reg_634                |  32|   0|   32|          0|
    |tmp_3_cast_reg_704           |   7|   0|    8|          1|
    |tmp_3_reg_639                |  32|   0|   32|          0|
    |tmp_4_cast_reg_710           |   7|   0|    9|          2|
    |tmp_4_reg_644                |  32|   0|   32|          0|
    |tmp_5_reg_669                |  32|   0|   32|          0|
    |tmp_6_reg_674                |  32|   0|   32|          0|
    |tmp_7_reg_679                |  32|   0|   32|          0|
    |tmp_8_reg_684                |  32|   0|   32|          0|
    |tmp_9_reg_689                |  32|   0|   32|          0|
    |tmp_s_reg_694                |  32|   0|   32|          0|
    |trunc_ln145_1_reg_659        |  32|   0|   32|          0|
    |trunc_ln145_s_reg_654        |  32|   0|   32|          0|
    |xor_ln18_reg_627             |   7|   0|    7|          0|
    |zext_ln18_reg_720            |   7|   0|   10|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 511|   0|  517|          6|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------+-----+-----+------------+----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|Arows_dout     |   in|  512|     ap_fifo|                       Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|                       Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|                       Arows|       pointer|
|A_address0     |  out|   10|   ap_memory|                           A|         array|
|A_ce0          |  out|    1|   ap_memory|                           A|         array|
|A_we0          |  out|    1|   ap_memory|                           A|         array|
|A_d0           |  out|   32|   ap_memory|                           A|         array|
|A_address1     |  out|   10|   ap_memory|                           A|         array|
|A_ce1          |  out|    1|   ap_memory|                           A|         array|
|A_we1          |  out|    1|   ap_memory|                           A|         array|
|A_d1           |  out|   32|   ap_memory|                           A|         array|
+---------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_16_1"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_2, i7 64" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 17 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_16_1.split, void %partialsum.loopexit.exitStub" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 18 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %i_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 20 'getelementptr' 'A_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i7 %i_2, i7 64" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 21 'xor' 'xor_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 22 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 23 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.47ns)   --->   "%Arows_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Arows" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'Arows_read' <Predicate = (!icmp_ln14)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i512 %Arows_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'tmp_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'tmp_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'partselect' 'tmp_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'tmp_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'tmp_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Arows_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'tmp_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145, i10 %A_addr" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 41 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp, i10 %A_addr_1" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 43 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %tmp_3_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 45 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 46 'sext' 'sext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i8 %sext_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 47 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 48 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_1, i10 %A_addr_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 49 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_2, i10 %A_addr_3" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 51 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 52 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i9 %tmp_4_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 53 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 54 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %zext_ln18_1, i9 320" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 55 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i9 %add_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 56 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 57 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_3, i10 %A_addr_4" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_4, i10 %A_addr_5" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 59 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i8 %tmp_3_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 60 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i9 %sext_ln18_1" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 61 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_7" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 62 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 63 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i9 %sext_ln18_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 64 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_8" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 65 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_5, i10 %A_addr_6" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 66 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_6, i10 %A_addr_7" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 4.98>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 68 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 69 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i10 %tmp_12_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 70 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln18_9" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 71 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i10 %zext_ln18, i10 576" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 72 'add' 'add_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i10 %add_ln18_1" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 73 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln18_10" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 74 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_7, i10 %A_addr_8" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 75 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_8, i10 %A_addr_9" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 76 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 4.98>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %i_2, i7 1" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 79 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %i_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 80 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i10 %tmp_13_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 81 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln18_11" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 82 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln18_2 = add i10 %zext_ln18, i10 704" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 83 'add' 'add_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i10 %add_ln18_2" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 84 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln18_12" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 85 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_9, i10 %A_addr_10" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 86 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_s, i10 %A_addr_11" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 87 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %i" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 88 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %tmp_4_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 89 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i10 %sext_ln18_3" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 90 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln18_13" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 91 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i9 %add_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 92 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i10 %sext_ln18_4" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 93 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln18_14" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 94 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_10, i10 %A_addr_12" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 95 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %tmp_11, i10 %A_addr_13" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 96 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i8 %tmp_3_cast" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 97 'sext' 'sext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i10 %sext_ln18_5" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 98 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln18_15" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 99 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i7 %xor_ln18" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 100 'sext' 'sext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i10 %sext_ln18_6" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 101 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln18_16" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 102 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [LabB/BlockMatrix_design.cpp:15]   --->   Operation 103 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_s, i10 %A_addr_14" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 104 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %trunc_ln145_1, i10 %A_addr_15" [LabB/BlockMatrix_design.cpp:18]   --->   Operation 105 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_16_1" [LabB/BlockMatrix_design.cpp:14]   --->   Operation 106 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111100]
specinterface_ln0 (specinterface    ) [ 0000000000]
store_ln0         (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000000000]
i_2               (load             ) [ 0011111100]
icmp_ln14         (icmp             ) [ 0011111110]
br_ln14           (br               ) [ 0000000000]
i_cast            (zext             ) [ 0000000000]
A_addr            (getelementptr    ) [ 0000000000]
xor_ln18          (xor              ) [ 0101111111]
zext_ln18_2       (zext             ) [ 0000000000]
A_addr_1          (getelementptr    ) [ 0000000000]
Arows_read        (read             ) [ 0000000000]
trunc_ln145       (trunc            ) [ 0000000000]
tmp_2             (partselect       ) [ 0001000000]
tmp_3             (partselect       ) [ 0001100000]
tmp_4             (partselect       ) [ 0001100000]
tmp_11            (partselect       ) [ 0001111110]
trunc_ln145_s     (partselect       ) [ 0101111111]
trunc_ln145_1     (partselect       ) [ 0101111111]
tmp               (partselect       ) [ 0000000000]
tmp_1             (partselect       ) [ 0001000000]
tmp_5             (partselect       ) [ 0001110000]
tmp_6             (partselect       ) [ 0001110000]
tmp_7             (partselect       ) [ 0001111000]
tmp_8             (partselect       ) [ 0001111000]
tmp_9             (partselect       ) [ 0001111100]
tmp_s             (partselect       ) [ 0001111100]
tmp_10            (partselect       ) [ 0001111110]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
tmp_3_cast        (bitconcatenate   ) [ 0100111111]
zext_ln18_3       (zext             ) [ 0000000000]
A_addr_2          (getelementptr    ) [ 0000000000]
sext_ln18         (sext             ) [ 0000000000]
zext_ln18_4       (zext             ) [ 0000000000]
A_addr_3          (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
zext_ln18_1       (zext             ) [ 0000000000]
tmp_4_cast        (bitconcatenate   ) [ 0000011110]
zext_ln18_5       (zext             ) [ 0000000000]
A_addr_4          (getelementptr    ) [ 0000000000]
add_ln18          (add              ) [ 0000011110]
zext_ln18_6       (zext             ) [ 0000000000]
A_addr_5          (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
sext_ln18_1       (sext             ) [ 0000000000]
zext_ln18_7       (zext             ) [ 0000000000]
A_addr_6          (getelementptr    ) [ 0000000000]
sext_ln18_2       (sext             ) [ 0000000000]
zext_ln18_8       (zext             ) [ 0000000000]
A_addr_7          (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
zext_ln18         (zext             ) [ 0000000100]
tmp_12_cast       (bitconcatenate   ) [ 0000000000]
zext_ln18_9       (zext             ) [ 0000000000]
A_addr_8          (getelementptr    ) [ 0000000000]
add_ln18_1        (add              ) [ 0000000000]
zext_ln18_10      (zext             ) [ 0000000000]
A_addr_9          (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000]
empty             (speclooptripcount) [ 0000000000]
add_ln14          (add              ) [ 0000000000]
tmp_13_cast       (bitconcatenate   ) [ 0000000000]
zext_ln18_11      (zext             ) [ 0000000000]
A_addr_10         (getelementptr    ) [ 0000000000]
add_ln18_2        (add              ) [ 0000000000]
zext_ln18_12      (zext             ) [ 0000000000]
A_addr_11         (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln14        (store            ) [ 0000000000]
sext_ln18_3       (sext             ) [ 0000000000]
zext_ln18_13      (zext             ) [ 0000000000]
A_addr_12         (getelementptr    ) [ 0000000000]
sext_ln18_4       (sext             ) [ 0000000000]
zext_ln18_14      (zext             ) [ 0000000000]
A_addr_13         (getelementptr    ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
sext_ln18_5       (sext             ) [ 0000000000]
zext_ln18_15      (zext             ) [ 0000000000]
A_addr_14         (getelementptr    ) [ 0000000000]
sext_ln18_6       (sext             ) [ 0000000000]
zext_ln18_16      (zext             ) [ 0000000000]
A_addr_15         (getelementptr    ) [ 0000000000]
specloopname_ln15 (specloopname     ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
store_ln18        (store            ) [ 0000000000]
br_ln14           (br               ) [ 0000000000]
ret_ln0           (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Arows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Arows_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="512" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Arows_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="A_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="10" slack="0"/>
<pin id="150" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln18/2 store_ln18/3 store_ln18/3 store_ln18/4 store_ln18/4 store_ln18/5 store_ln18/5 store_ln18/6 store_ln18/6 store_ln18/7 store_ln18/7 store_ln18/8 store_ln18/8 store_ln18/9 store_ln18/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="A_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="A_addr_3_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="A_addr_4_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_addr_5_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="A_addr_6_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_addr_7_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="9" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="A_addr_8_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="A_addr_9_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="A_addr_10_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_10/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_addr_11_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_11/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="A_addr_12_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_12/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="A_addr_13_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_13/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="A_addr_14_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_14/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="A_addr_15_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_15/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_2_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln14_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln18_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln18_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln145_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="512" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="512" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="0" index="3" bw="8" slack="0"/>
<pin id="305" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="512" slack="0"/>
<pin id="313" dir="0" index="2" bw="9" slack="0"/>
<pin id="314" dir="0" index="3" bw="9" slack="0"/>
<pin id="315" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="512" slack="0"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="9" slack="0"/>
<pin id="325" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_11_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="512" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="0" index="3" bw="10" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln145_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="512" slack="0"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="0" index="3" bw="10" slack="0"/>
<pin id="345" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln145_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="512" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="0" index="3" bw="10" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="512" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="512" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="0" index="3" bw="8" slack="0"/>
<pin id="376" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="512" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="0"/>
<pin id="385" dir="0" index="3" bw="9" slack="0"/>
<pin id="386" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="512" slack="0"/>
<pin id="394" dir="0" index="2" bw="9" slack="0"/>
<pin id="395" dir="0" index="3" bw="9" slack="0"/>
<pin id="396" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="512" slack="0"/>
<pin id="404" dir="0" index="2" bw="10" slack="0"/>
<pin id="405" dir="0" index="3" bw="10" slack="0"/>
<pin id="406" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="512" slack="0"/>
<pin id="414" dir="0" index="2" bw="10" slack="0"/>
<pin id="415" dir="0" index="3" bw="10" slack="0"/>
<pin id="416" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_9_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="512" slack="0"/>
<pin id="424" dir="0" index="2" bw="10" slack="0"/>
<pin id="425" dir="0" index="3" bw="10" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="512" slack="0"/>
<pin id="434" dir="0" index="2" bw="10" slack="0"/>
<pin id="435" dir="0" index="3" bw="10" slack="0"/>
<pin id="436" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_10_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="512" slack="0"/>
<pin id="444" dir="0" index="2" bw="10" slack="0"/>
<pin id="445" dir="0" index="3" bw="10" slack="0"/>
<pin id="446" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_3_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="2"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln18_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln18_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln18_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln18_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="3"/>
<pin id="473" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_4_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="0" index="2" bw="7" slack="3"/>
<pin id="478" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln18_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln18_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln18_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln18_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln18_7_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln18_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="3"/>
<pin id="507" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln18_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln18_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="5"/>
<pin id="515" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_12_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="5"/>
<pin id="520" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln18_9_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln18_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln18_10_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln14_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="6"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_13_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="6"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln18_11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln18_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="1"/>
<pin id="558" dir="0" index="1" bw="10" slack="0"/>
<pin id="559" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln18_12_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln14_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="7" slack="6"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln18_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="4"/>
<pin id="573" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln18_13_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln18_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="4"/>
<pin id="581" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_4/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln18_14_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_14/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln18_5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="6"/>
<pin id="589" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_5/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln18_15_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_15/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln18_6_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="7"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_6/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln18_16_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_16/9 "/>
</bind>
</comp>

<comp id="603" class="1005" name="i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="610" class="1005" name="i_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="7" slack="1"/>
<pin id="612" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln14_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="627" class="1005" name="xor_ln18_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="1"/>
<pin id="629" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln18 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_4_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2"/>
<pin id="646" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_11_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="6"/>
<pin id="651" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="654" class="1005" name="trunc_ln145_s_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="7"/>
<pin id="656" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="659" class="1005" name="trunc_ln145_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="7"/>
<pin id="661" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln145_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_5_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="3"/>
<pin id="671" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp_6_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="3"/>
<pin id="676" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_7_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="4"/>
<pin id="681" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_8_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="4"/>
<pin id="686" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_9_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="5"/>
<pin id="691" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_s_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="5"/>
<pin id="696" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_10_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="6"/>
<pin id="701" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_3_cast_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="2"/>
<pin id="706" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_4_cast_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="4"/>
<pin id="712" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="715" class="1005" name="add_ln18_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="9" slack="4"/>
<pin id="717" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="720" class="1005" name="zext_ln18_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="1"/>
<pin id="722" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="130" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="155" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="170"><net_src comp="162" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="171" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="186"><net_src comp="178" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="187" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="203" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="219" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="235" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="251" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="298"><net_src comp="124" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="124" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="124" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="124" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="124" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="124" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="124" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="124" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="370"><net_src comp="360" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="124" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="124" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="124" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="124" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="124" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="124" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="76" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="24" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="124" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="447"><net_src comp="24" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="124" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="490"><net_src comp="471" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="98" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="532"><net_src comp="513" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="100" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="543"><net_src comp="110" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="96" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="112" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="560"><net_src comp="114" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="570"><net_src comp="539" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="606"><net_src comp="120" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="613"><net_src comp="272" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="626"><net_src comp="275" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="285" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="637"><net_src comp="300" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="642"><net_src comp="310" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="647"><net_src comp="320" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="652"><net_src comp="330" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="657"><net_src comp="340" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="662"><net_src comp="350" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="667"><net_src comp="371" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="672"><net_src comp="381" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="677"><net_src comp="391" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="682"><net_src comp="401" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="687"><net_src comp="411" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="692"><net_src comp="421" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="697"><net_src comp="431" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="702"><net_src comp="441" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="707"><net_src comp="451" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="713"><net_src comp="474" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="718"><net_src comp="486" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="723"><net_src comp="513" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="556" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Arows | {}
	Port: A | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: blockmatmul_Pipeline_loadA : Arows | {2 }
	Port: blockmatmul_Pipeline_loadA : A | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln14 : 2
		br_ln14 : 3
	State 2
		A_addr : 1
		A_addr_1 : 1
		store_ln18 : 1
		store_ln18 : 2
	State 3
		zext_ln18_3 : 1
		A_addr_2 : 2
		zext_ln18_4 : 1
		A_addr_3 : 2
		store_ln18 : 3
		store_ln18 : 3
	State 4
		zext_ln18_5 : 1
		A_addr_4 : 2
		add_ln18 : 1
		zext_ln18_6 : 2
		A_addr_5 : 3
		store_ln18 : 3
		store_ln18 : 4
	State 5
		zext_ln18_7 : 1
		A_addr_6 : 2
		zext_ln18_8 : 1
		A_addr_7 : 2
		store_ln18 : 3
		store_ln18 : 3
	State 6
		zext_ln18_9 : 1
		A_addr_8 : 2
		add_ln18_1 : 1
		zext_ln18_10 : 2
		A_addr_9 : 3
		store_ln18 : 3
		store_ln18 : 4
	State 7
		zext_ln18_11 : 1
		A_addr_10 : 2
		zext_ln18_12 : 1
		A_addr_11 : 2
		store_ln18 : 3
		store_ln18 : 3
		store_ln14 : 1
	State 8
		zext_ln18_13 : 1
		A_addr_12 : 2
		zext_ln18_14 : 1
		A_addr_13 : 2
		store_ln18 : 3
		store_ln18 : 3
	State 9
		zext_ln18_15 : 1
		A_addr_14 : 2
		zext_ln18_16 : 1
		A_addr_15 : 2
		store_ln18 : 3
		store_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln18_fu_486    |    0    |    14   |
|    add   |    add_ln18_1_fu_528   |    0    |    13   |
|          |     add_ln14_fu_539    |    0    |    14   |
|          |    add_ln18_2_fu_556   |    0    |    13   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln14_fu_275    |    0    |    10   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln18_fu_285    |    0    |    7    |
|----------|------------------------|---------|---------|
|   read   | Arows_read_read_fu_124 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      i_cast_fu_281     |    0    |    0    |
|          |   zext_ln18_2_fu_290   |    0    |    0    |
|          |   zext_ln18_3_fu_458   |    0    |    0    |
|          |   zext_ln18_4_fu_466   |    0    |    0    |
|          |   zext_ln18_1_fu_471   |    0    |    0    |
|          |   zext_ln18_5_fu_481   |    0    |    0    |
|          |   zext_ln18_6_fu_492   |    0    |    0    |
|          |   zext_ln18_7_fu_500   |    0    |    0    |
|   zext   |   zext_ln18_8_fu_508   |    0    |    0    |
|          |    zext_ln18_fu_513    |    0    |    0    |
|          |   zext_ln18_9_fu_523   |    0    |    0    |
|          |   zext_ln18_10_fu_534  |    0    |    0    |
|          |   zext_ln18_11_fu_551  |    0    |    0    |
|          |   zext_ln18_12_fu_561  |    0    |    0    |
|          |   zext_ln18_13_fu_574  |    0    |    0    |
|          |   zext_ln18_14_fu_582  |    0    |    0    |
|          |   zext_ln18_15_fu_590  |    0    |    0    |
|          |   zext_ln18_16_fu_598  |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln145_fu_295   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_2_fu_300      |    0    |    0    |
|          |      tmp_3_fu_310      |    0    |    0    |
|          |      tmp_4_fu_320      |    0    |    0    |
|          |      tmp_11_fu_330     |    0    |    0    |
|          |  trunc_ln145_s_fu_340  |    0    |    0    |
|          |  trunc_ln145_1_fu_350  |    0    |    0    |
|          |       tmp_fu_360       |    0    |    0    |
|partselect|      tmp_1_fu_371      |    0    |    0    |
|          |      tmp_5_fu_381      |    0    |    0    |
|          |      tmp_6_fu_391      |    0    |    0    |
|          |      tmp_7_fu_401      |    0    |    0    |
|          |      tmp_8_fu_411      |    0    |    0    |
|          |      tmp_9_fu_421      |    0    |    0    |
|          |      tmp_s_fu_431      |    0    |    0    |
|          |      tmp_10_fu_441     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    tmp_3_cast_fu_451   |    0    |    0    |
|bitconcatenate|    tmp_4_cast_fu_474   |    0    |    0    |
|          |   tmp_12_cast_fu_516   |    0    |    0    |
|          |   tmp_13_cast_fu_544   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln18_fu_463    |    0    |    0    |
|          |   sext_ln18_1_fu_497   |    0    |    0    |
|          |   sext_ln18_2_fu_505   |    0    |    0    |
|   sext   |   sext_ln18_3_fu_571   |    0    |    0    |
|          |   sext_ln18_4_fu_579   |    0    |    0    |
|          |   sext_ln18_5_fu_587   |    0    |    0    |
|          |   sext_ln18_6_fu_595   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    71   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln18_reg_715  |    9   |
|     i_2_reg_610     |    7   |
|      i_reg_603      |    7   |
|  icmp_ln14_reg_623  |    1   |
|    tmp_10_reg_699   |   32   |
|    tmp_11_reg_649   |   32   |
|    tmp_1_reg_664    |   32   |
|    tmp_2_reg_634    |   32   |
|  tmp_3_cast_reg_704 |    8   |
|    tmp_3_reg_639    |   32   |
|  tmp_4_cast_reg_710 |    9   |
|    tmp_4_reg_644    |   32   |
|    tmp_5_reg_669    |   32   |
|    tmp_6_reg_674    |   32   |
|    tmp_7_reg_679    |   32   |
|    tmp_8_reg_684    |   32   |
|    tmp_9_reg_689    |   32   |
|    tmp_s_reg_694    |   32   |
|trunc_ln145_1_reg_659|   32   |
|trunc_ln145_s_reg_654|   32   |
|   xor_ln18_reg_627  |    7   |
|  zext_ln18_reg_720  |   10   |
+---------------------+--------+
|        Total        |   506  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   8  |  10  |   80   ||    42   |
| grp_access_fu_144 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_144 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_144 |  p4  |   8  |  10  |   80   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   416  ||  9.2152 ||   168   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   168  |
|  Register |    -   |   506  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   506  |   239  |
+-----------+--------+--------+--------+
