import circt.stage._
import chisel3._
import chisel3.stage._
import java.nio.file.{Files, Path}
import module.bpu.tage.MiniTagePred

/** mill SealCore.runMain Elaborate to run this.
  */
object Elaborate extends App {
  def top = new MiniTagePred() // ä½ çš„é¡¶å±‚æ¨¡å—

  // å¼€å¯ CIRCT + firtool
  val generator = Seq(ChiselGeneratorAnnotation(() => top))

  val firtoolOptions = Seq(
    /** ğŸ‘‰ ç¦æ­¢åœ¨ FIRRTL ä¸­ç”¢ç”Ÿé¡ä¼¼ Verilog logic [x:0] foo; é€™æ¨£åœ¨ module ä¸­åªç”¨æ–¼æœ¬åœ°çš„è®Šé‡
      *
      * âœ¨ æ„åœ–æ˜¯ï¼š é¿å…ç”Ÿæˆâ€œmodule å±€éƒ¨çš„ä¸­é–“è®Šæ•¸â€ï¼Œè€Œæ˜¯å¼·åˆ¶æ‰€æœ‰æ±è¥¿éƒ½å±•é–‹æˆã€Œé€£ç·šï¼ˆwireï¼‰+ è³¦å€¼ã€ï¼Œé€™æ¨£å°éƒ¨åˆ† EDA
      * å·¥å…·æ›´å‹å–„ï¼Œä¹Ÿæ›´å®¹æ˜“è·Ÿè¸ªè¨Šè™Ÿæµã€‚
      *
      * ğŸ¯ å½±éŸ¿ï¼š ä½ æœƒç™¼ç¾æ‰€æœ‰è®Šæ•¸æœƒè®Šæˆ assign foo = ...;ï¼Œè€Œä¸æ˜¯ logic foo; ç„¶å¾Œå–®ç¨è³¦å€¼ã€‚
      */
    FirtoolOption("--lowering-options=disallowLocalVariables"),
    /** ğŸ‘‰ ç¦æ­¢ä½¿ç”¨ SystemVerilog çš„ã€Œæ‰“åŒ…é™£åˆ—ï¼ˆpacked arrayï¼‰ã€
      *
      * ğŸŒ° ç¯„ä¾‹ï¼š
      * {{{
      * logic [3:0][7:0] memory; // packed arrayï¼Œ4 å€‹ 8-bit çš„ word
      * }}}
      *
      * âœ¨ ç‚ºä»€éº¼è¦ç¦ç”¨ï¼Ÿ é€™ç¨®å¯«æ³•é›–ç„¶åœ¨ SystemVerilog è£¡åˆæ³•ï¼Œä½†æœ‰äº›å·¥å…·ï¼ˆç‰¹åˆ¥æ˜¯è€ç‰ˆæœ¬æˆ–ç¡¬æ ¸åˆæˆå·¥å…·ï¼‰æœƒå°é€™ç¨®â€œé™£åˆ—çš„é™£åˆ—â€æ”¯æ´ä¸ä½³ã€‚
      * é€™å€‹é¸é …æœƒæŠŠå®ƒè½‰æ›ç‚ºæ™®é€šçš„ reg [7:0] memory[3:0]; æˆ–å±•é–‹æˆæ‰å¹³åŒ–çš„çµæ§‹ã€‚
      *
      * ğŸ¯ çµæœï¼š ç”¢ç”Ÿçš„ Verilog æ›´åƒ RTL è¨­è¨ˆå¸«æ‰‹å¯«çš„é‚£ç¨®ï¼Œä¹Ÿé¿å…å·¥å…·æŠ±æ€¨ã€‚
      */
    FirtoolOption("--lowering-options=disallowPackedArrays"),
    FirtoolOption("--split-verilog"), // æ‹†åˆ†æˆå¤šå€‹.svæ–‡ä»¶
    FirtoolOption("--preserve-values=all"), // ä¿ç•™ä¸­é—´å˜é‡å
    FirtoolOption("--strip-debug-info=0"), // ä¿ç•™è°ƒè¯•ä¿¡æ¯
    FirtoolOption("--emit-omir"), // ç”ŸæˆJSON
    FirtoolOption("--export-chisel-interface"), // å°å‡ºScala Chisel interface
    FirtoolOption("--export-module-hierarchy"), // å°å‡ºæ¨¡å¡Šå¯¦ä¾‹æ¨¹
    FirtoolOption("-o=build/sv-gen") // æŒ‡å®šè¾“å‡ºç›®å½•
  )

  val annotations = generator ++
    Seq(CIRCTTargetAnnotation(CIRCTTarget.Verilog)) ++
    firtoolOptions

  // ä½¿ç”¨ CIRCT ChiselStage ç”Ÿæˆ
  (new ChiselStage).execute(args, annotations)
}
