<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_hyperram\impl\gwsynthesis\nano4k_hyperram.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_hyperram\src\nano4k_hyperram.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 23 21:55:32 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4465</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2745</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>429</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>14</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystalClock</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>crystalClock_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>crystalClock_ibuf/I</td>
<td>crystalClock</td>
<td>pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>crystalClock_ibuf/I</td>
<td>crystalClock</td>
<td>pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>crystalClock_ibuf/I</td>
<td>crystalClock</td>
<td>pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.000
<td>0.000</td>
<td>9.434</td>
<td>crystalClock_ibuf/I</td>
<td>crystalClock</td>
<td>pll/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>pll/pllvr_inst/CLKOUT</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystalClock</td>
<td>27.000(MHz)</td>
<td>124.585(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>76.971(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>159.000(MHz)</td>
<td style="color: #FF0000;">121.970(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td>88.734(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystalClock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystalClock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-13.268</td>
<td>9</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-9.113</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>7.720</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-9.079</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>7.329</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.811</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>7.061</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.804</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>7.054</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-8.673</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.923</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-8.673</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.923</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-8.522</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.772</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-8.212</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.462</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-8.212</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.462</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-7.660</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.267</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.520</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>6.126</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.105</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>5.355</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-6.714</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>4.964</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-6.714</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>4.964</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-6.678</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>5.285</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-6.433</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>4.683</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-6.433</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>4.683</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-6.237</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>4.487</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-6.128</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>4.378</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.512</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>3.762</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.028</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>3.278</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.566</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>2.816</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.535</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_4_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CE</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.897</td>
<td>3.704</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.453</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>2.703</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.330</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.314</td>
<td>1.634</td>
<td>2.580</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.208</td>
<td>your_instance_name/u_hpram_top/rd_data_d_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>0.940</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.208</td>
<td>your_instance_name/u_hpram_top/rd_data_d_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>0.940</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.208</td>
<td>your_instance_name/u_hpram_top/rd_data_d_16_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>0.940</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.205</td>
<td>your_instance_name/u_hpram_top/rd_data_d_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>0.943</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.205</td>
<td>your_instance_name/u_hpram_top/rd_data_d_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>0.943</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.176</td>
<td>your_instance_name/u_hpram_top/rd_data_d_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.105</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.156</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.027</td>
<td>your_instance_name/u_hpram_top/rd_data_d_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.121</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.024</td>
<td>your_instance_name/u_hpram_top/rd_data_d_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.124</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.024</td>
<td>your_instance_name/u_hpram_top/rd_data_d_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.124</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.024</td>
<td>your_instance_name/u_hpram_top/rd_data_d_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.124</td>
</tr>
<tr>
<td>12</td>
<td>0.087</td>
<td>your_instance_name/u_hpram_top/rd_data_valid_d_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.235</td>
</tr>
<tr>
<td>13</td>
<td>0.087</td>
<td>your_instance_name/u_hpram_top/rd_data_d_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.235</td>
</tr>
<tr>
<td>14</td>
<td>0.129</td>
<td>your_instance_name/u_hpram_top/rd_data_d_22_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.277</td>
</tr>
<tr>
<td>15</td>
<td>0.129</td>
<td>your_instance_name/u_hpram_top/rd_data_d_28_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.277</td>
</tr>
<tr>
<td>16</td>
<td>0.146</td>
<td>your_instance_name/u_hpram_top/rd_data_d_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.294</td>
</tr>
<tr>
<td>17</td>
<td>0.146</td>
<td>your_instance_name/u_hpram_top/rd_data_d_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.294</td>
</tr>
<tr>
<td>18</td>
<td>0.146</td>
<td>your_instance_name/u_hpram_top/rd_data_d_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.294</td>
</tr>
<tr>
<td>19</td>
<td>0.149</td>
<td>your_instance_name/u_hpram_top/rd_data_d_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.297</td>
</tr>
<tr>
<td>20</td>
<td>0.149</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.410</td>
</tr>
<tr>
<td>21</td>
<td>0.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.423</td>
</tr>
<tr>
<td>22</td>
<td>0.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.423</td>
</tr>
<tr>
<td>23</td>
<td>0.166</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.427</td>
</tr>
<tr>
<td>24</td>
<td>0.166</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.427</td>
</tr>
<tr>
<td>25</td>
<td>0.178</td>
<td>your_instance_name/u_hpram_top/rd_data_d_20_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/D</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.118</td>
<td>1.325</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.210</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>1.771</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.311</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.522</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.973</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>0.534</td>
<td>5.063</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.477</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.013</td>
<td>0.582</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.213</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.013</td>
<td>0.845</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.213</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.013</td>
<td>0.845</td>
</tr>
<tr>
<td>4</td>
<td>2.702</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>your_instance_name/u_hpram_top/clkdiv/RESETN</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.134</td>
<td>2.878</td>
</tr>
<tr>
<td>5</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>6</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>7</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>8</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>9</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>10</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>11</td>
<td>2.827</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.805</td>
</tr>
<tr>
<td>12</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>13</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>14</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>15</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>16</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>17</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>18</td>
<td>3.163</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>0.053</td>
<td>2.805</td>
</tr>
<tr>
<td>19</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
<tr>
<td>20</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
<tr>
<td>21</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
<tr>
<td>22</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
<tr>
<td>23</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
<tr>
<td>24</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
<tr>
<td>25</td>
<td>4.058</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>crystalClock:[R]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.805</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td>3</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.817</td>
<td>3.067</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.279</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>60.340</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>61.044</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>51.931</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 51.739%; route: 3.267, 42.324%; tC2Q: 0.458, 5.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.622</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n293_s1/I2</td>
</tr>
<tr>
<td>60.654</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n293_s1/F</td>
</tr>
<tr>
<td>60.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 54.099%; route: 2.906, 39.647%; tC2Q: 0.458, 6.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.759</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n294_s1/I3</td>
</tr>
<tr>
<td>60.385</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n294_s1/F</td>
</tr>
<tr>
<td>60.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 50.406%; route: 3.043, 43.103%; tC2Q: 0.458, 6.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.279</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n296_s3/I2</td>
</tr>
<tr>
<td>60.378</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n296_s3/F</td>
</tr>
<tr>
<td>60.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 57.162%; route: 2.563, 36.341%; tC2Q: 0.458, 6.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.622</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n295_s1/I2</td>
</tr>
<tr>
<td>60.248</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n295_s1/F</td>
</tr>
<tr>
<td>60.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 51.407%; route: 2.906, 41.972%; tC2Q: 0.458, 6.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.622</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s1/I3</td>
</tr>
<tr>
<td>60.248</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s1/F</td>
</tr>
<tr>
<td>60.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 51.407%; route: 2.906, 41.972%; tC2Q: 0.458, 6.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>59.275</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s1/I2</td>
</tr>
<tr>
<td>60.097</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n292_s1/F</td>
</tr>
<tr>
<td>60.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 55.448%; route: 2.559, 37.784%; tC2Q: 0.458, 6.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>58.965</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n291_s1/I3</td>
</tr>
<tr>
<td>59.787</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n291_s1/F</td>
</tr>
<tr>
<td>59.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 58.106%; route: 2.249, 34.802%; tC2Q: 0.458, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_7_s0/Q</td>
</tr>
<tr>
<td>54.607</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/I1</td>
</tr>
<tr>
<td>55.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s9/F</td>
</tr>
<tr>
<td>56.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/I0</td>
</tr>
<tr>
<td>56.931</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s7/F</td>
</tr>
<tr>
<td>57.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/I1</td>
</tr>
<tr>
<td>58.448</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s4/F</td>
</tr>
<tr>
<td>58.965</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n290_s1/I2</td>
</tr>
<tr>
<td>59.787</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n290_s1/F</td>
</tr>
<tr>
<td>59.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 58.106%; route: 2.249, 34.802%; tC2Q: 0.458, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
</tr>
<tr>
<td>55.075</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1902_s0/I1</td>
</tr>
<tr>
<td>56.120</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1902_s0/COUT</td>
</tr>
<tr>
<td>56.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1903_s0/CIN</td>
</tr>
<tr>
<td>56.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1903_s0/COUT</td>
</tr>
<tr>
<td>56.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1904_s0/CIN</td>
</tr>
<tr>
<td>56.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1904_s0/COUT</td>
</tr>
<tr>
<td>56.824</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1945_s1/I0</td>
</tr>
<tr>
<td>57.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1945_s1/F</td>
</tr>
<tr>
<td>57.862</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>58.888</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>59.591</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>51.931</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.217, 51.335%; route: 2.591, 41.352%; tC2Q: 0.458, 7.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
</tr>
<tr>
<td>55.576</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7/I0</td>
</tr>
<tr>
<td>56.202</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7/F</td>
</tr>
<tr>
<td>57.006</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I1</td>
</tr>
<tr>
<td>57.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>58.054</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s5/I1</td>
</tr>
<tr>
<td>59.115</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s5/F</td>
</tr>
<tr>
<td>59.451</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>51.931</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 37.738%; route: 3.356, 54.780%; tC2Q: 0.458, 7.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
</tr>
<tr>
<td>55.576</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7/I0</td>
</tr>
<tr>
<td>56.202</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7/F</td>
</tr>
<tr>
<td>57.006</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I1</td>
</tr>
<tr>
<td>57.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>58.054</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n207_s3/I1</td>
</tr>
<tr>
<td>58.680</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n207_s3/F</td>
</tr>
<tr>
<td>58.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 35.051%; route: 3.020, 56.391%; tC2Q: 0.458, 8.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
</tr>
<tr>
<td>55.075</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1902_s0/I1</td>
</tr>
<tr>
<td>56.120</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1902_s0/COUT</td>
</tr>
<tr>
<td>56.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1903_s0/CIN</td>
</tr>
<tr>
<td>56.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1903_s0/COUT</td>
</tr>
<tr>
<td>56.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1904_s0/CIN</td>
</tr>
<tr>
<td>56.231</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1904_s0/COUT</td>
</tr>
<tr>
<td>57.189</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1926_s3/I2</td>
</tr>
<tr>
<td>58.288</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1926_s3/F</td>
</tr>
<tr>
<td>58.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.255, 45.431%; route: 2.250, 45.335%; tC2Q: 0.458, 9.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
</tr>
<tr>
<td>55.075</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1902_s0/I1</td>
</tr>
<tr>
<td>56.120</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1902_s0/COUT</td>
</tr>
<tr>
<td>56.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1903_s0/CIN</td>
</tr>
<tr>
<td>56.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1903_s0/COUT</td>
</tr>
<tr>
<td>56.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1904_s0/CIN</td>
</tr>
<tr>
<td>56.231</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1904_s0/COUT</td>
</tr>
<tr>
<td>57.189</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1925_s1/I3</td>
</tr>
<tr>
<td>58.288</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1925_s1/F</td>
</tr>
<tr>
<td>58.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.255, 45.431%; route: 2.250, 45.335%; tC2Q: 0.458, 9.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
</tr>
<tr>
<td>55.576</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7/I0</td>
</tr>
<tr>
<td>56.202</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7/F</td>
</tr>
<tr>
<td>57.006</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I1</td>
</tr>
<tr>
<td>57.632</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>57.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/I0</td>
</tr>
<tr>
<td>58.273</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>58.610</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td>51.931</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.877, 35.515%; route: 2.950, 55.813%; tC2Q: 0.458, 8.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
</tr>
<tr>
<td>55.075</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1902_s0/I1</td>
</tr>
<tr>
<td>56.120</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1902_s0/COUT</td>
</tr>
<tr>
<td>56.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1903_s0/CIN</td>
</tr>
<tr>
<td>56.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1903_s0/COUT</td>
</tr>
<tr>
<td>56.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1904_s0/CIN</td>
</tr>
<tr>
<td>56.231</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1904_s0/COUT</td>
</tr>
<tr>
<td>57.185</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1923_s1/I3</td>
</tr>
<tr>
<td>58.007</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1923_s1/F</td>
</tr>
<tr>
<td>58.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 42.242%; route: 2.246, 47.970%; tC2Q: 0.458, 9.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
</tr>
<tr>
<td>55.075</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1902_s0/I1</td>
</tr>
<tr>
<td>56.120</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1902_s0/COUT</td>
</tr>
<tr>
<td>56.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1903_s0/CIN</td>
</tr>
<tr>
<td>56.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1903_s0/COUT</td>
</tr>
<tr>
<td>56.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1904_s0/CIN</td>
</tr>
<tr>
<td>56.231</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1904_s0/COUT</td>
</tr>
<tr>
<td>57.185</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1945_s2/I1</td>
</tr>
<tr>
<td>58.007</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1945_s2/F</td>
</tr>
<tr>
<td>58.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 42.242%; route: 2.246, 47.970%; tC2Q: 0.458, 9.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_1_s0/Q</td>
</tr>
<tr>
<td>55.075</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1902_s0/I1</td>
</tr>
<tr>
<td>56.120</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1902_s0/COUT</td>
</tr>
<tr>
<td>56.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1903_s0/CIN</td>
</tr>
<tr>
<td>56.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1903_s0/COUT</td>
</tr>
<tr>
<td>56.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1904_s0/CIN</td>
</tr>
<tr>
<td>56.231</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1904_s0/COUT</td>
</tr>
<tr>
<td>57.185</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1924_s1/I3</td>
</tr>
<tr>
<td>57.811</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1924_s1/F</td>
</tr>
<tr>
<td>57.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.782, 39.718%; route: 2.246, 50.066%; tC2Q: 0.458, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_0_s0/Q</td>
</tr>
<tr>
<td>55.556</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1875_s8/CIN</td>
</tr>
<tr>
<td>55.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1875_s8/COUT</td>
</tr>
<tr>
<td>55.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1875_s9/CIN</td>
</tr>
<tr>
<td>55.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1875_s9/COUT</td>
</tr>
<tr>
<td>55.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1875_s10/CIN</td>
</tr>
<tr>
<td>55.724</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1875_s10/COUT</td>
</tr>
<tr>
<td>56.671</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I3</td>
</tr>
<tr>
<td>57.703</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>57.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.200, 27.407%; route: 2.720, 62.125%; tC2Q: 0.458, 10.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>54.950</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n281_s10/I3</td>
</tr>
<tr>
<td>55.982</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n281_s10/F</td>
</tr>
<tr>
<td>55.988</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n281_s7/I2</td>
</tr>
<tr>
<td>57.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n281_s7/F</td>
</tr>
<tr>
<td>57.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.645%; route: 1.173, 31.171%; tC2Q: 0.458, 12.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
</tr>
<tr>
<td>55.570</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n228_s1/I0</td>
</tr>
<tr>
<td>56.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n228_s1/F</td>
</tr>
<tr>
<td>56.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 31.484%; route: 1.787, 54.533%; tC2Q: 0.458, 13.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>55.108</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n317_s0/I3</td>
</tr>
<tr>
<td>56.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n317_s0/F</td>
</tr>
<tr>
<td>56.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 36.651%; route: 1.325, 47.072%; tC2Q: 0.458, 16.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>191.232</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>186.951</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>186.697</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.897</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.246, 87.626%; tC2Q: 0.458, 12.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/Q</td>
</tr>
<tr>
<td>54.929</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n221_s0/I0</td>
</tr>
<tr>
<td>56.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n221_s0/F</td>
</tr>
<tr>
<td>56.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 40.654%; route: 1.146, 42.391%; tC2Q: 0.458, 16.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>53.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>55.083</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n551_s0/I3</td>
</tr>
<tr>
<td>55.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n551_s0/F</td>
</tr>
<tr>
<td>55.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.314</td>
<td>50.314</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.314</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.761</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>52.005</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>51.975</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td>51.575</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 31.859%; route: 1.300, 50.377%; tC2Q: 0.458, 17.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_5_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_5_s/I1</td>
</tr>
<tr>
<td>1.453</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_5_s/F</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C16[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_13_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_13_s/I1</td>
</tr>
<tr>
<td>1.453</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_13_s/F</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_16_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_16_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_16_s/I1</td>
</tr>
<tr>
<td>1.453</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_16_s/F</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_1_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_1_s/I1</td>
</tr>
<tr>
<td>1.456</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_1_s/F</td>
</tr>
<tr>
<td>1.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.452%; route: 0.238, 25.196%; tC2Q: 0.333, 35.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_2_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_2_s/I1</td>
</tr>
<tr>
<td>1.456</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_2_s/F</td>
</tr>
<tr>
<td>1.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.452%; route: 0.238, 25.196%; tC2Q: 0.333, 35.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_3_s0/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_3_s/I1</td>
</tr>
<tr>
<td>1.485</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_3_s/F</td>
</tr>
<tr>
<td>1.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.293%; route: 0.266, 27.393%; tC2Q: 0.333, 34.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.669</td>
<td>0.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.822, 71.156%; tC2Q: 0.333, 28.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_15_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_15_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_15_s/I1</td>
</tr>
<tr>
<td>1.634</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_15_s/F</td>
</tr>
<tr>
<td>1.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.617%; route: 0.231, 20.637%; tC2Q: 0.333, 29.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_6_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_6_s/I1</td>
</tr>
<tr>
<td>1.637</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_6_s/F</td>
</tr>
<tr>
<td>1.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.474%; route: 0.234, 20.865%; tC2Q: 0.333, 29.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_10_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_10_s/I1</td>
</tr>
<tr>
<td>1.637</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_10_s/F</td>
</tr>
<tr>
<td>1.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.474%; route: 0.234, 20.865%; tC2Q: 0.333, 29.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_12_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_12_s/I1</td>
</tr>
<tr>
<td>1.637</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_12_s/F</td>
</tr>
<tr>
<td>1.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.474%; route: 0.234, 20.865%; tC2Q: 0.333, 29.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_valid_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_valid_d_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_valid_d_s0/Q</td>
</tr>
<tr>
<td>1.376</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_valid_d_s1/I1</td>
</tr>
<tr>
<td>1.748</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_valid_d_s1/F</td>
</tr>
<tr>
<td>1.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 30.117%; route: 0.530, 42.897%; tC2Q: 0.333, 26.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_24_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_24_s0/Q</td>
</tr>
<tr>
<td>1.376</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_24_s/I1</td>
</tr>
<tr>
<td>1.748</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_24_s/F</td>
</tr>
<tr>
<td>1.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 30.117%; route: 0.530, 42.897%; tC2Q: 0.333, 26.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_22_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_22_s0/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_22_s/I1</td>
</tr>
<tr>
<td>1.790</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_22_s/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.133%; route: 0.572, 44.762%; tC2Q: 0.333, 26.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_28_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_28_s0/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_28_s/I1</td>
</tr>
<tr>
<td>1.790</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_28_s/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.133%; route: 0.572, 44.762%; tC2Q: 0.333, 26.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_0_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_0_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_0_s/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.113%; route: 0.234, 18.123%; tC2Q: 0.333, 25.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_4_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_4_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_4_s/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.113%; route: 0.234, 18.123%; tC2Q: 0.333, 25.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_11_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_11_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_11_s/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.113%; route: 0.234, 18.123%; tC2Q: 0.333, 25.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_14_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_14_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_14_s/I1</td>
</tr>
<tr>
<td>1.810</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_14_s/F</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 55.979%; route: 0.238, 18.318%; tC2Q: 0.333, 25.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.923</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 76.358%; tC2Q: 0.333, 23.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.090, 76.578%; tC2Q: 0.333, 23.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.090, 76.578%; tC2Q: 0.333, 23.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.940</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.094, 76.639%; tC2Q: 0.333, 23.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.940</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.094, 76.639%; tC2Q: 0.333, 23.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/rd_data_d_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>your_instance_name/u_hpram_top/rd_data_d_20_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/rd_data_d_20_s0/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>your_instance_name/u_hpram_top/rd_data_e_20_s/I1</td>
</tr>
<tr>
<td>1.839</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/rd_data_e_20_s/F</td>
</tr>
<tr>
<td>1.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 54.774%; route: 0.266, 20.077%; tC2Q: 0.333, 25.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>38.233</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>187.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>186.167</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>187.528</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>187.987</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>189.291</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>190.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>192.592</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.535</td>
<td>185.535</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.535</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.981</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>187.234</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>187.356</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>187.326</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>187.281</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>39.839</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>41.142</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>41.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>44.443</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.182</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>39.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.430</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>39.545</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>39.515</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>39.470</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.235%; route: 3.783, 74.713%; tC2Q: 0.458, 9.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.642</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>501.975</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>57</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>502.223</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>502.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>502.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 42.680%; tC2Q: 0.333, 57.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.642</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>501.975</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>57</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>502.487</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>502.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>502.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.565%; tC2Q: 0.333, 39.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.642</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>501.975</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>57</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>502.487</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>246</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>502.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>502.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.565%; tC2Q: 0.333, 39.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.697</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>your_instance_name/u_hpram_top/n264_s1/I0</td>
</tr>
<tr>
<td>3.069</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/n264_s1/F</td>
</tr>
<tr>
<td>4.689</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BOTTOMSIDE[1]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv</td>
</tr>
<tr>
<td>1.987</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.134</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 12.926%; route: 2.173, 75.492%; tC2Q: 0.333, 11.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>148.993</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>150.292</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>150.886</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>151.271</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>152.764</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.245</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>124</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>149.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>149.466</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>your_instance_name/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>149.556</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>149.586</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>149.601</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystalClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystalClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT13[A]</td>
<td>crystalClock_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>2.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.123</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>380</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>687</td>
<td>BOTTOMSIDE[1]</td>
<td>your_instance_name/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>your_instance_name/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 13.725%; route: 2.087, 74.392%; tC2Q: 0.333, 11.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_20_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.591</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.736</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.920</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>687</td>
<td>userClock</td>
<td>1.309</td>
<td>0.257</td>
</tr>
<tr>
<td>380</td>
<td>ddr_rsti</td>
<td>-6.210</td>
<td>2.479</td>
</tr>
<tr>
<td>246</td>
<td>control0[0]</td>
<td>-9.113</td>
<td>1.726</td>
</tr>
<tr>
<td>145</td>
<td>rd_ptr[2]</td>
<td>5.107</td>
<td>2.338</td>
</tr>
<tr>
<td>124</td>
<td>memoryClock</td>
<td>-2.780</td>
<td>0.262</td>
</tr>
<tr>
<td>99</td>
<td>initCalibrationComplete</td>
<td>1.309</td>
<td>2.677</td>
</tr>
<tr>
<td>74</td>
<td>rd_ptr[1]</td>
<td>6.457</td>
<td>2.191</td>
</tr>
<tr>
<td>57</td>
<td>rst_ao</td>
<td>0.538</td>
<td>1.998</td>
</tr>
<tr>
<td>55</td>
<td>n20_3</td>
<td>44.286</td>
<td>2.608</td>
</tr>
<tr>
<td>51</td>
<td>data_to_word_counter_15_5</td>
<td>37.122</td>
<td>2.971</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C30</td>
<td>73.61%</td>
</tr>
<tr>
<td>R12C8</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C27</td>
<td>55.56%</td>
</tr>
<tr>
<td>R13C27</td>
<td>55.56%</td>
</tr>
<tr>
<td>R7C18</td>
<td>54.17%</td>
</tr>
<tr>
<td>R14C7</td>
<td>50.00%</td>
</tr>
<tr>
<td>R14C23</td>
<td>48.61%</td>
</tr>
<tr>
<td>R11C11</td>
<td>48.61%</td>
</tr>
<tr>
<td>R12C7</td>
<td>48.61%</td>
</tr>
<tr>
<td>R15C7</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
