{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449868499623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449868499624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 16:14:59 2015 " "Processing started: Fri Dec 11 16:14:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449868499624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449868499624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449868499624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449868500711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Found design unit 1: RAM-arch" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868501888 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868501888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868501888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868501988 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868501988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868501988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convergence_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convergence_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convergence_check-arch " "Found design unit 1: convergence_check-arch" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502057 ""} { "Info" "ISGN_ENTITY_NAME" "1 convergence_check " "Found entity 1: convergence_check" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalization_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalization_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalization_unit-arch " "Found design unit 1: normalization_unit-arch" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502118 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalization_unit " "Found entity 1: normalization_unit" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processing_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_element-arch " "Found design unit 1: processing_element-arch" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502172 ""} { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduction_sum_q11_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduction_sum_q11_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduction_sum_Q11_21-arch " "Found design unit 1: reduction_sum_Q11_21-arch" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502312 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduction_sum_Q11_21 " "Found entity 1: reduction_sum_Q11_21" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameters " "Found design unit 1: parameters" {  } { { "parameters.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/parameters.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica-arch " "Found design unit 1: fastica-arch" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502415 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica " "Found entity 1: fastica" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanh-arch " "Found design unit 1: tanh-arch" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502451 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sech2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sech2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sech2-arch " "Found design unit 1: sech2-arch" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502510 ""} { "Info" "ISGN_ENTITY_NAME" "1 sech2 " "Found entity 1: sech2" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsqrt-arch " "Found design unit 1: rsqrt-arch" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502549 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsqrt " "Found entity 1: rsqrt" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868502549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868502549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fastica " "Elaborating entity \"fastica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449868503474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done fastica.vhd(19) " "VHDL Signal Declaration warning at fastica.vhd(19): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449868503477 "|fastica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_w fastica.vhd(28) " "Verilog HDL or VHDL warning at fastica.vhd(28): object \"valid_w\" assigned a value but never read" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449868503477 "|fastica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_p1 fastica.vhd(29) " "Verilog HDL or VHDL warning at fastica.vhd(29): object \"valid_p1\" assigned a value but never read" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449868503477 "|fastica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_out fastica.vhd(47) " "VHDL Process Statement warning at fastica.vhd(47): signal \"RAM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503479 "|fastica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_out fastica.vhd(48) " "VHDL Process Statement warning at fastica.vhd(48): signal \"RAM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503480 "|fastica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ws0 fastica.vhd(50) " "VHDL Process Statement warning at fastica.vhd(50): signal \"ws0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503480 "|fastica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ws1 fastica.vhd(50) " "VHDL Process Statement warning at fastica.vhd(50): signal \"ws1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503480 "|fastica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element processing_element:PE " "Elaborating entity \"processing_element\" for hierarchy \"processing_element:PE\"" {  } { { "fastica.vhd" "PE" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanh processing_element:PE\|tanh:tanh_t " "Elaborating entity \"tanh\" for hierarchy \"processing_element:PE\|tanh:tanh_t\"" {  } { { "processing_element.vhd" "tanh_t" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sech2 processing_element:PE\|sech2:sech2_t " "Elaborating entity \"sech2\" for hierarchy \"processing_element:PE\|sech2:sech2_t\"" {  } { { "processing_element.vhd" "sech2_t" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalization_unit normalization_unit:NU " "Elaborating entity \"normalization_unit\" for hierarchy \"normalization_unit:NU\"" {  } { { "fastica.vhd" "NU" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsqrt normalization_unit:NU\|rsqrt:reciprocal_square_root " "Elaborating entity \"rsqrt\" for hierarchy \"normalization_unit:NU\|rsqrt:reciprocal_square_root\"" {  } { { "normalization_unit.vhd" "reciprocal_square_root" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convergence_check convergence_check:CC " "Elaborating entity \"convergence_check\" for hierarchy \"convergence_check:CC\"" {  } { { "fastica.vhd" "CC" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dot convergence_check.vhd(37) " "VHDL Process Statement warning at convergence_check.vhd(37): signal \"dot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503875 "|fastica|convergence_check:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dot convergence_check.vhd(38) " "VHDL Process Statement warning at convergence_check.vhd(38): signal \"dot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503875 "|fastica|convergence_check:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dot convergence_check.vhd(40) " "VHDL Process Statement warning at convergence_check.vhd(40): signal \"dot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503875 "|fastica|convergence_check:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abs_dot convergence_check.vhd(43) " "VHDL Process Statement warning at convergence_check.vhd(43): signal \"abs_dot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503875 "|fastica|convergence_check:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abs_dot convergence_check.vhd(44) " "VHDL Process Statement warning at convergence_check.vhd(44): signal \"abs_dot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503875 "|fastica|convergence_check:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abs_dot convergence_check.vhd(46) " "VHDL Process Statement warning at convergence_check.vhd(46): signal \"abs_dot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503876 "|fastica|convergence_check:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abs_dot_2 convergence_check.vhd(49) " "VHDL Process Statement warning at convergence_check.vhd(49): signal \"abs_dot_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449868503876 "|fastica|convergence_check:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:C " "Elaborating entity \"controller\" for hierarchy \"controller:C\"" {  } { { "fastica.vhd" "C" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ws_ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ws_ram\"" {  } { { "fastica.vhd" "ws_ram" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868503971 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:ws_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:ws_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449868515674 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449868515674 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449868515674 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult5\"" {  } { { "normalization_unit.vhd" "Mult5" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult4\"" {  } { { "normalization_unit.vhd" "Mult4" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult1\"" {  } { { "normalization_unit.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|rsqrt:reciprocal_square_root\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|rsqrt:reciprocal_square_root\|Mult0\"" {  } { { "rsqrt.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult0\"" {  } { { "normalization_unit.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult3\"" {  } { { "processing_element.vhd" "Mult3" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult2\"" {  } { { "normalization_unit.vhd" "Mult2" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult3\"" {  } { { "normalization_unit.vhd" "Mult3" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult2\"" {  } { { "processing_element.vhd" "Mult2" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "convergence_check:CC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convergence_check:CC\|Mult0\"" {  } { { "convergence_check.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "convergence_check:CC\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convergence_check:CC\|Mult1\"" {  } { { "convergence_check.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|tanh:tanh_t\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|tanh:tanh_t\|Mult0\"" {  } { { "tanh.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|sech2:sech2_t\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|sech2:sech2_t\|Mult0\"" {  } { { "sech2.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult0\"" {  } { { "processing_element.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult1\"" {  } { { "processing_element.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868515749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449868515749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ws_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:ws_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868516346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ws_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:ws_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516348 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868516348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh41 " "Found entity 1: altsyncram_hh41" {  } { { "db/altsyncram_hh41.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/altsyncram_hh41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868516506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868516506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"normalization_unit:NU\|lpm_mult:Mult5\"" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|lpm_mult:Mult5 " "Instantiated megafunction \"normalization_unit:NU\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 60 " "Parameter \"LPM_WIDTHP\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 60 " "Parameter \"LPM_WIDTHR\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516653 ""}  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868516653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v9t " "Found entity 1: mult_v9t" {  } { { "db/mult_v9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_v9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868516787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868516787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"normalization_unit:NU\|lpm_mult:Mult1\"" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|lpm_mult:Mult1 " "Instantiated megafunction \"normalization_unit:NU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868516847 ""}  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868516847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t9t " "Found entity 1: mult_t9t" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868516986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868516986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0\"" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0 " "Instantiated megafunction \"normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517018 ""}  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868517018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4at " "Found entity 1: mult_4at" {  } { { "db/mult_4at.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_4at.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868517137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868517137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processing_element:PE\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"processing_element:PE\|lpm_mult:Mult3\"" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processing_element:PE\|lpm_mult:Mult3 " "Instantiated megafunction \"processing_element:PE\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517240 ""}  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868517240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"normalization_unit:NU\|lpm_mult:Mult2\"" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|lpm_mult:Mult2 " "Instantiated megafunction \"normalization_unit:NU\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517335 ""}  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868517335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q9t " "Found entity 1: mult_q9t" {  } { { "db/mult_q9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_q9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868517480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868517480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0\"" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0 " "Instantiated megafunction \"processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517591 ""}  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868517591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_s9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449868517781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449868517781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0\"" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0 " "Instantiated megafunction \"processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449868517957 ""}  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449868517957 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1310 " "Ignored 1310 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1310 " "Ignored 1310 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1449868518924 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1449868518924 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449868518997 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449868518998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449868520096 "|fastica|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449868520096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449868520804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449868522144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449868523407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868523407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449868524192 "|fastica|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449868524192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1777 " "Implemented 1777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449868524198 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449868524198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1609 " "Implemented 1609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449868524198 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449868524198 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "68 " "Implemented 68 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1449868524198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449868524198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449868524266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 16:15:24 2015 " "Processing ended: Fri Dec 11 16:15:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449868524266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449868524266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449868524266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449868524266 ""}
