
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/TOP.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Running_txt_cntrl' [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/Running_txt_cntrl.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 40000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'seg_txt' [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/7seg_txt.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'seg_txt' (3#1) [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/7seg_txt.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Running_txt_cntrl' (4#1) [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/Running_txt_cntrl.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sources_1/new/TOP.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/constrs_1/new/nexys_A7_50T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1021.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    15|
|6     |LUT4   |     5|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDRE   |    39|
|10    |FDSE   |     7|
|11    |IBUF   |     2|
|12    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1022.090 ; gain = 0.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1022.090 ; gain = 0.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1031.910 ; gain = 10.137
INFO: [Common 17-1381] The checkpoint 'D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  3 13:41:59 2022...
