// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.Fpsimd;

[TestClass]
public class Arm64InstructionFactoryTests_LDTP_Fpsimd : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDTP"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDTP_q_ldstpair_post_0()
    {
        TestInst(LDTP(Q0, Q1, _[X3], 80), asm => asm.LDTP(Q0, Q1, _[X3], 80), Arm64InstructionId.LDTP_q_ldstpair_post, Arm64Mnemonic.LDTP, "LDTP Q0, Q1, [X3], #80");
        TestInst(LDTP(Q31, Q1, _[X3], 80), asm => asm.LDTP(Q31, Q1, _[X3], 80), Arm64InstructionId.LDTP_q_ldstpair_post, Arm64Mnemonic.LDTP, "LDTP Q31, Q1, [X3], #80");
        TestInst(LDTP(Q0, Q31, _[X3], 80), asm => asm.LDTP(Q0, Q31, _[X3], 80), Arm64InstructionId.LDTP_q_ldstpair_post, Arm64Mnemonic.LDTP, "LDTP Q0, Q31, [X3], #80");
        TestInst(LDTP(Q31, Q31, _[X3], 80), asm => asm.LDTP(Q31, Q31, _[X3], 80), Arm64InstructionId.LDTP_q_ldstpair_post, Arm64Mnemonic.LDTP, "LDTP Q31, Q31, [X3], #80");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDTP"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDTP_q_ldstpair_pre_1()
    {
        TestInst(LDTP(Q0, Q1, _[X3, 5].Pre), asm => asm.LDTP(Q0, Q1, _[X3, 5].Pre), Arm64InstructionId.LDTP_q_ldstpair_pre, Arm64Mnemonic.LDTP, "LDTP Q0, Q1, [X3, #5]!");
        TestInst(LDTP(Q31, Q1, _[X3, 5].Pre), asm => asm.LDTP(Q31, Q1, _[X3, 5].Pre), Arm64InstructionId.LDTP_q_ldstpair_pre, Arm64Mnemonic.LDTP, "LDTP Q31, Q1, [X3, #5]!");
        TestInst(LDTP(Q0, Q31, _[X3, 5].Pre), asm => asm.LDTP(Q0, Q31, _[X3, 5].Pre), Arm64InstructionId.LDTP_q_ldstpair_pre, Arm64Mnemonic.LDTP, "LDTP Q0, Q31, [X3, #5]!");
        TestInst(LDTP(Q31, Q31, _[X3, 5].Pre), asm => asm.LDTP(Q31, Q31, _[X3, 5].Pre), Arm64InstructionId.LDTP_q_ldstpair_pre, Arm64Mnemonic.LDTP, "LDTP Q31, Q31, [X3, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDTP"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDTP_q_ldstpair_off_2()
    {
        TestInst(LDTP(Q0, Q1, _[X3, 5]), asm => asm.LDTP(Q0, Q1, _[X3, 5]), Arm64InstructionId.LDTP_q_ldstpair_off, Arm64Mnemonic.LDTP, "LDTP Q0, Q1, [X3, #5]");
        TestInst(LDTP(Q31, Q1, _[X3, 5]), asm => asm.LDTP(Q31, Q1, _[X3, 5]), Arm64InstructionId.LDTP_q_ldstpair_off, Arm64Mnemonic.LDTP, "LDTP Q31, Q1, [X3, #5]");
        TestInst(LDTP(Q0, Q31, _[X3, 5]), asm => asm.LDTP(Q0, Q31, _[X3, 5]), Arm64InstructionId.LDTP_q_ldstpair_off, Arm64Mnemonic.LDTP, "LDTP Q0, Q31, [X3, #5]");
        TestInst(LDTP(Q31, Q31, _[X3, 5]), asm => asm.LDTP(Q31, Q31, _[X3, 5]), Arm64InstructionId.LDTP_q_ldstpair_off, Arm64Mnemonic.LDTP, "LDTP Q31, Q31, [X3, #5]");
    }
}
