{'FilterCounter': {'CDeps': [[[],
                              [],
                              ['FilterCounter',
                               'FilterMaxValue',
                               'FilterCounter',
                               'FilterMinValue'],
                              [],
                              ['Lead']],
                             [[],
                              [],
                              ['FilterCounter',
                               'FilterMaxValue',
                               'FilterCounter',
                               'FilterMinValue'],
                              [],
                              ['Lag']],
                             [[],
                              [],
                              ['FilterCounter',
                               'FilterMaxValue',
                               'FilterCounter',
                               'FilterMinValue']]],
                   'CLines': [[None, None, '50:C', None, '54:C'],
                              [None, None, '50:C', None, '55:C'],
                              [None, None, '50:C']],
                   'Clocked': True,
                   'DDeps': [['FilterCounter'], ['FilterCounter'], []],
                   'DLines': ['54:D', '55:D', '51:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff490>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff750>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5eff0d0>]},
 'Negative': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['FilterCounter']],
              'DLines': ['65:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5effd10>]},
 'Positive': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['FilterCounter']],
              'DLines': ['64:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5effad0>]}}
