

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13'
================================================================
* Date:           Mon Jan 26 23:24:37 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    240|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     103|    394|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U2881     |mul_24s_24s_48_1_1     |        0|   2|  0|  39|    0|
    |sparsemux_17_6_24_1_1_U2882  |sparsemux_17_6_24_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   2|  0|  82|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln109_5_fu_264_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln109_fu_280_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln110_fu_381_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln112_fu_449_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln112_1_fu_531_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_2_fu_545_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_3_fu_569_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_4_fu_575_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_5_fu_593_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_469_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_258_p2      |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln112_1_fu_505_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_2_fu_511_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln112_fu_491_p2      |      icmp|   0|  0|  14|           7|           2|
    |or_ln112_1_fu_607_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_9_fu_581_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_557_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_306_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_294_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln112_1_fu_537_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_2_fu_599_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_3_fu_613_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln112_fu_517_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_1_fu_525_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_2_fu_551_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_3_fu_563_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_4_fu_587_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_463_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 240|         108|         128|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten111_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_154                                 |   9|          2|    9|         18|
    |indvar_flatten111_fu_158                 |   9|          2|   12|         24|
    |j_fu_150                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   58|        116|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_154                            |   9|   0|    9|          0|
    |indvar_flatten111_fu_158            |  12|   0|   12|          0|
    |j_fu_150                            |   7|   0|    7|          0|
    |select_ln112_3_reg_661              |  24|   0|   24|          0|
    |tmp_35_reg_656                      |  24|   0|   24|          0|
    |zext_ln112_5_reg_646                |  11|   0|   64|         53|
    |zext_ln112_5_reg_646_pp0_iter1_reg  |  11|   0|   64|         53|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 103|   0|  209|        106|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|C_0_address0                                                  |  out|   11|   ap_memory|                                                      C_0|         array|
|C_0_ce0                                                       |  out|    1|   ap_memory|                                                      C_0|         array|
|C_0_we0                                                       |  out|    1|   ap_memory|                                                      C_0|         array|
|C_0_d0                                                        |  out|   24|   ap_memory|                                                      C_0|         array|
|scale_reload                                                  |   in|   24|     ap_none|                                             scale_reload|        scalar|
|scale_8_reload                                                |   in|   24|     ap_none|                                           scale_8_reload|        scalar|
|scale_16_reload                                               |   in|   24|     ap_none|                                          scale_16_reload|        scalar|
|scale_24_reload                                               |   in|   24|     ap_none|                                          scale_24_reload|        scalar|
|scale_32_reload                                               |   in|   24|     ap_none|                                          scale_32_reload|        scalar|
|scale_40_reload                                               |   in|   24|     ap_none|                                          scale_40_reload|        scalar|
|scale_48_reload                                               |   in|   24|     ap_none|                                          scale_48_reload|        scalar|
|scale_56_reload                                               |   in|   24|     ap_none|                                          scale_56_reload|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0  |  out|   11|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0       |  out|    1|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0        |   in|   24|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
+--------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

