
hwlibs/alt_globaltmr.o:     file format elf32-littlearm


Disassembly of section .text.alt_globaltmr_is_running:

00000000 <alt_globaltmr_is_running>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_is_running+0xc>)
   2:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
   6:	f000 0001 	and.w	r0, r0, #1
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_uninit:

00000000 <alt_globaltmr_uninit>:
   0:	4b08      	ldr	r3, [pc, #32]	; (24 <alt_globaltmr_uninit+0x24>)
   2:	2000      	movs	r0, #0
   4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
   8:	f022 020e 	bic.w	r2, r2, #14
   c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  10:	f8c3 0210 	str.w	r0, [r3, #528]	; 0x210
  14:	2201      	movs	r2, #1
  16:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
  1a:	f8c3 0218 	str.w	r0, [r3, #536]	; 0x218
  1e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  22:	4770      	bx	lr
  24:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_init:

00000000 <alt_globaltmr_init>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <alt_globaltmr_init>
   6:	4a04      	ldr	r2, [pc, #16]	; (18 <alt_globaltmr_init+0x18>)
   8:	2000      	movs	r0, #0
   a:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   e:	f043 0301 	orr.w	r3, r3, #1
  12:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  16:	bd08      	pop	{r3, pc}
  18:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_stop:

00000000 <alt_globaltmr_stop>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <alt_globaltmr_stop+0x14>)
   2:	2000      	movs	r0, #0
   4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   8:	f023 0302 	bic.w	r3, r3, #2
   c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_start:

00000000 <alt_globaltmr_start>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <alt_globaltmr_start+0x14>)
   2:	2000      	movs	r0, #0
   4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   8:	f043 0303 	orr.w	r3, r3, #3
   c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_get:

00000000 <alt_globaltmr_get>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b1b0      	cbz	r0, 32 <alt_globaltmr_get+0x32>
   4:	b1a9      	cbz	r1, 32 <alt_globaltmr_get+0x32>
   6:	4c0c      	ldr	r4, [pc, #48]	; (38 <alt_globaltmr_get+0x38>)
   8:	2303      	movs	r3, #3
   a:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
   e:	4616      	mov	r6, r2
  10:	f8d4 5200 	ldr.w	r5, [r4, #512]	; 0x200
  14:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
  18:	4296      	cmp	r6, r2
  1a:	d005      	beq.n	28 <alt_globaltmr_get+0x28>
  1c:	3b01      	subs	r3, #1
  1e:	d2f6      	bcs.n	e <alt_globaltmr_get+0xe>
  20:	6002      	str	r2, [r0, #0]
  22:	2000      	movs	r0, #0
  24:	600d      	str	r5, [r1, #0]
  26:	bd70      	pop	{r4, r5, r6, pc}
  28:	2b00      	cmp	r3, #0
  2a:	d1f9      	bne.n	20 <alt_globaltmr_get+0x20>
  2c:	f04f 30ff 	mov.w	r0, #4294967295
  30:	e7f9      	b.n	26 <alt_globaltmr_get+0x26>
  32:	f06f 0008 	mvn.w	r0, #8
  36:	e7f6      	b.n	26 <alt_globaltmr_get+0x26>
  38:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_get64:

00000000 <alt_globaltmr_get64>:
   0:	4b09      	ldr	r3, [pc, #36]	; (28 <alt_globaltmr_get64+0x28>)
   2:	2003      	movs	r0, #3
   4:	b510      	push	{r4, lr}
   6:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
   a:	460c      	mov	r4, r1
   c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  10:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
  14:	428c      	cmp	r4, r1
  16:	d003      	beq.n	20 <alt_globaltmr_get64+0x20>
  18:	3801      	subs	r0, #1
  1a:	d2f6      	bcs.n	a <alt_globaltmr_get64+0xa>
  1c:	4610      	mov	r0, r2
  1e:	bd10      	pop	{r4, pc}
  20:	2800      	cmp	r0, #0
  22:	d1fb      	bne.n	1c <alt_globaltmr_get64+0x1c>
  24:	4601      	mov	r1, r0
  26:	e7fa      	b.n	1e <alt_globaltmr_get64+0x1e>
  28:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_counter_get_low32:

00000000 <alt_globaltmr_counter_get_low32>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <alt_globaltmr_counter_get_low32+0x8>)
   2:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
   6:	4770      	bx	lr
   8:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_counter_get_hi32:

00000000 <alt_globaltmr_counter_get_hi32>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <alt_globaltmr_counter_get_hi32+0x8>)
   2:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
   6:	4770      	bx	lr
   8:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_comp_get:

00000000 <alt_globaltmr_comp_get>:
   0:	b148      	cbz	r0, 16 <alt_globaltmr_comp_get+0x16>
   2:	b141      	cbz	r1, 16 <alt_globaltmr_comp_get+0x16>
   4:	4b05      	ldr	r3, [pc, #20]	; (1c <alt_globaltmr_comp_get+0x1c>)
   6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
   a:	600a      	str	r2, [r1, #0]
   c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  10:	6003      	str	r3, [r0, #0]
  12:	2000      	movs	r0, #0
  14:	4770      	bx	lr
  16:	f04f 30ff 	mov.w	r0, #4294967295
  1a:	4770      	bx	lr
  1c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_comp_get64:

00000000 <alt_globaltmr_comp_get64>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_comp_get64+0xc>)
   2:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
   6:	f8d3 0210 	ldr.w	r0, [r3, #528]	; 0x210
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_remain_get:

00000000 <alt_globaltmr_remain_get>:
   0:	b510      	push	{r4, lr}
   2:	f7ff fffe 	bl	0 <alt_globaltmr_remain_get>
   6:	4604      	mov	r4, r0
   8:	f7ff fffe 	bl	0 <alt_globaltmr_remain_get>
   c:	1a20      	subs	r0, r4, r0
   e:	bd10      	pop	{r4, pc}

Disassembly of section .text.alt_globaltmr_comp_mode_start:

00000000 <alt_globaltmr_comp_mode_start>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <alt_globaltmr_comp_mode_start+0x14>)
   2:	2000      	movs	r0, #0
   4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   8:	f043 0302 	orr.w	r3, r3, #2
   c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_comp_set:

00000000 <alt_globaltmr_comp_set>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4605      	mov	r5, r0
   4:	4c09      	ldr	r4, [pc, #36]	; (2c <alt_globaltmr_comp_set+0x2c>)
   6:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
   a:	f010 0002 	ands.w	r0, r0, #2
   e:	d003      	beq.n	18 <alt_globaltmr_comp_set+0x18>
  10:	f7ff fffe 	bl	0 <alt_globaltmr_comp_set>
  14:	b948      	cbnz	r0, 2a <alt_globaltmr_comp_set+0x2a>
  16:	2001      	movs	r0, #1
  18:	f8c4 1210 	str.w	r1, [r4, #528]	; 0x210
  1c:	f8c4 5214 	str.w	r5, [r4, #532]	; 0x214
  20:	b118      	cbz	r0, 2a <alt_globaltmr_comp_set+0x2a>
  22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  26:	f7ff bffe 	b.w	0 <alt_globaltmr_comp_set>
  2a:	bd38      	pop	{r3, r4, r5, pc}
  2c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_comp_set64:

00000000 <alt_globaltmr_comp_set64>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4605      	mov	r5, r0
   4:	4c09      	ldr	r4, [pc, #36]	; (2c <alt_globaltmr_comp_set64+0x2c>)
   6:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
   a:	f010 0002 	ands.w	r0, r0, #2
   e:	d003      	beq.n	18 <alt_globaltmr_comp_set64+0x18>
  10:	f7ff fffe 	bl	0 <alt_globaltmr_comp_set64>
  14:	b948      	cbnz	r0, 2a <alt_globaltmr_comp_set64+0x2a>
  16:	2001      	movs	r0, #1
  18:	f8c4 5210 	str.w	r5, [r4, #528]	; 0x210
  1c:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
  20:	b118      	cbz	r0, 2a <alt_globaltmr_comp_set64+0x2a>
  22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  26:	f7ff bffe 	b.w	0 <alt_globaltmr_comp_set64>
  2a:	bd38      	pop	{r3, r4, r5, pc}
  2c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_comp_mode_stop:

00000000 <alt_globaltmr_comp_mode_stop>:
   0:	f7ff bffe 	b.w	0 <alt_globaltmr_comp_mode_stop>

Disassembly of section .text.alt_globaltmr_is_comp_mode:

00000000 <alt_globaltmr_is_comp_mode>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_is_comp_mode+0xc>)
   2:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
   6:	f000 0002 	and.w	r0, r0, #2
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_prescaler_get:

00000000 <alt_globaltmr_prescaler_get>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_prescaler_get+0xc>)
   2:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
   6:	f3c0 2007 	ubfx	r0, r0, #8, #8
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_prescaler_set:

00000000 <alt_globaltmr_prescaler_set>:
   0:	28ff      	cmp	r0, #255	; 0xff
   2:	bf9f      	itttt	ls
   4:	4a06      	ldrls	r2, [pc, #24]	; (20 <alt_globaltmr_prescaler_set+0x20>)
   6:	f8d2 3208 	ldrls.w	r3, [r2, #520]	; 0x208
   a:	f423 437f 	bicls.w	r3, r3, #65280	; 0xff00
   e:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
  12:	bf9a      	itte	ls
  14:	f8c2 0208 	strls.w	r0, [r2, #520]	; 0x208
  18:	2000      	movls	r0, #0
  1a:	f06f 0008 	mvnhi.w	r0, #8
  1e:	4770      	bx	lr
  20:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_autoinc_set:

00000000 <alt_globaltmr_autoinc_set>:
   0:	b510      	push	{r4, lr}
   2:	4601      	mov	r1, r0
   4:	4c08      	ldr	r4, [pc, #32]	; (28 <alt_globaltmr_autoinc_set+0x28>)
   6:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
   a:	f010 0002 	ands.w	r0, r0, #2
   e:	d008      	beq.n	22 <alt_globaltmr_autoinc_set+0x22>
  10:	f7ff fffe 	bl	0 <alt_globaltmr_autoinc_set>
  14:	b938      	cbnz	r0, 26 <alt_globaltmr_autoinc_set+0x26>
  16:	f8c4 1218 	str.w	r1, [r4, #536]	; 0x218
  1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  1e:	f7ff bffe 	b.w	0 <alt_globaltmr_autoinc_set>
  22:	f8c4 1218 	str.w	r1, [r4, #536]	; 0x218
  26:	bd10      	pop	{r4, pc}
  28:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_autoinc_get:

00000000 <alt_globaltmr_autoinc_get>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <alt_globaltmr_autoinc_get+0x8>)
   2:	f8d3 0218 	ldr.w	r0, [r3, #536]	; 0x218
   6:	4770      	bx	lr
   8:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_autoinc_mode_start:

00000000 <alt_globaltmr_autoinc_mode_start>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <alt_globaltmr_autoinc_mode_start+0x14>)
   2:	2000      	movs	r0, #0
   4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   8:	f043 0308 	orr.w	r3, r3, #8
   c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_autoinc_mode_stop:

00000000 <alt_globaltmr_autoinc_mode_stop>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <alt_globaltmr_autoinc_mode_stop+0x14>)
   2:	2000      	movs	r0, #0
   4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   8:	f023 0308 	bic.w	r3, r3, #8
   c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_is_autoinc_mode:

00000000 <alt_globaltmr_is_autoinc_mode>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_is_autoinc_mode+0xc>)
   2:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
   6:	f000 0008 	and.w	r0, r0, #8
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_maxcounter_get:

00000000 <alt_globaltmr_maxcounter_get>:
   0:	f04f 30ff 	mov.w	r0, #4294967295
   4:	4770      	bx	lr

Disassembly of section .text.alt_globaltmr_int_disable:

00000000 <alt_globaltmr_int_disable>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <alt_globaltmr_int_disable+0x14>)
   2:	2000      	movs	r0, #0
   4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
   8:	f023 0304 	bic.w	r3, r3, #4
   c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_int_enable:

00000000 <alt_globaltmr_int_enable>:
   0:	490a      	ldr	r1, [pc, #40]	; (2c <alt_globaltmr_int_enable+0x2c>)
   2:	b508      	push	{r3, lr}
   4:	f8d1 3208 	ldr.w	r3, [r1, #520]	; 0x208
   8:	07db      	lsls	r3, r3, #31
   a:	d507      	bpl.n	1c <alt_globaltmr_int_enable+0x1c>
   c:	f8d1 3208 	ldr.w	r3, [r1, #520]	; 0x208
  10:	2000      	movs	r0, #0
  12:	f043 0304 	orr.w	r3, r3, #4
  16:	f8c1 3208 	str.w	r3, [r1, #520]	; 0x208
  1a:	bd08      	pop	{r3, pc}
  1c:	f7ff fffe 	bl	0 <alt_globaltmr_int_enable>
  20:	2800      	cmp	r0, #0
  22:	d0f3      	beq.n	c <alt_globaltmr_int_enable+0xc>
  24:	f04f 30ff 	mov.w	r0, #4294967295
  28:	e7f7      	b.n	1a <alt_globaltmr_int_enable+0x1a>
  2a:	bf00      	nop
  2c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_int_is_enabled:

00000000 <alt_globaltmr_int_is_enabled>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_int_is_enabled+0xc>)
   2:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
   6:	f000 0004 	and.w	r0, r0, #4
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_int_clear_pending:

00000000 <alt_globaltmr_int_clear_pending>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_int_clear_pending+0xc>)
   2:	2201      	movs	r2, #1
   4:	2000      	movs	r0, #0
   6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_int_is_pending:

00000000 <alt_globaltmr_int_is_pending>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <alt_globaltmr_int_is_pending+0xc>)
   2:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
   6:	f000 0001 	and.w	r0, r0, #1
   a:	4770      	bx	lr
   c:	fffec000 	.word	0xfffec000

Disassembly of section .text.alt_globaltmr_int_if_pending_clear:

00000000 <alt_globaltmr_int_if_pending_clear>:
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <alt_globaltmr_int_if_pending_clear+0x14>)
   2:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
   6:	f010 0001 	ands.w	r0, r0, #1
   a:	bf1c      	itt	ne
   c:	2201      	movne	r2, #1
   e:	f8c3 220c 	strne.w	r2, [r3, #524]	; 0x20c
  12:	4770      	bx	lr
  14:	fffec000 	.word	0xfffec000
