QuestaSim-64 vopt 2022.4 Compiler 2022.10 Oct 18 2022
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 00:28:53 on Jan 21,2024
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L secureip -work xil_defaultlib xil_defaultlib.tb_D_FLIPFLOP xil_defaultlib.glbl -o tb_D_FLIPFLOP_opt 

Top level modules:
	tb_D_FLIPFLOP
	glbl

Analyzing design...
-- Loading module tb_D_FLIPFLOP
-- Loading module glbl
-- Loading module D_FLIPFLOP
-- Loading module unisims_ver.PULLDOWN
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.BUFGCE
-- Loading module unisims_ver.OBUF
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.FDCE
Incremental compilation check found no design-units have changed.
Optimized design name is tb_D_FLIPFLOP_opt
End time: 00:28:53 on Jan 21,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
