

================================================================
== Vivado HLS Report for 'encrypt_aes'
================================================================
* Date:           Wed Dec  4 15:55:01 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.395 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2902|     2902| 29.020 us | 29.020 us |  2902|  2902|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_encrypt_fu_167  |aes_encrypt  |     2803|     2803| 28.030 us | 28.030 us |  2803|  2803|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_aes_input  |       15|       15|         1|          -|          -|    16|    no    |
        |- memset_output     |       15|       15|         1|          -|          -|    16|    no    |
        |- Loop 3            |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 4            |       32|       32|         2|          -|          -|    16|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%plaintext_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %plaintext_V)"   --->   Operation 9 'read' 'plaintext_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%aes_input = alloca [16 x i8], align 16" [p2peda.cpp:28]   --->   Operation 10 'alloca' 'aes_input' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%output = alloca [16 x i8], align 16" [p2peda.cpp:29]   --->   Operation 11 'alloca' 'output' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_ln28 = phi i4 [ 0, %0 ], [ %add_ln28, %meminst ]" [p2peda.cpp:28]   --->   Operation 13 'phi' 'phi_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %phi_ln28, 1" [p2peda.cpp:28]   --->   Operation 14 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %phi_ln28 to i64" [p2peda.cpp:28]   --->   Operation 15 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%aes_input_addr = getelementptr [16 x i8]* %aes_input, i64 0, i64 %zext_ln28" [p2peda.cpp:28]   --->   Operation 16 'getelementptr' 'aes_input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.32ns)   --->   "store i8 0, i8* %aes_input_addr, align 1" [p2peda.cpp:28]   --->   Operation 17 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp eq i4 %phi_ln28, -1" [p2peda.cpp:28]   --->   Operation 18 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_aes_input_str)"   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %meminst87.preheader, label %meminst" [p2peda.cpp:28]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %meminst87" [p2peda.cpp:29]   --->   Operation 22 'br' <Predicate = (icmp_ln28)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i4 [ %add_ln29, %meminst87 ], [ 0, %meminst87.preheader ]" [p2peda.cpp:29]   --->   Operation 23 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %phi_ln29, 1" [p2peda.cpp:29]   --->   Operation 24 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %phi_ln29 to i64" [p2peda.cpp:29]   --->   Operation 25 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output, i64 0, i64 %zext_ln29" [p2peda.cpp:29]   --->   Operation 26 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.32ns)   --->   "store i8 0, i8* %output_addr, align 1" [p2peda.cpp:29]   --->   Operation 27 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %phi_ln29, -1" [p2peda.cpp:29]   --->   Operation 28 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_output_str)"   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %meminst87" [p2peda.cpp:29]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader" [p2peda.cpp:31]   --->   Operation 32 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %i_0, -16" [p2peda.cpp:31]   --->   Operation 34 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 35 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [p2peda.cpp:31]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %1" [p2peda.cpp:31]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i5 %i_0 to i4" [p2peda.cpp:32]   --->   Operation 38 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln32, i3 0)" [p2peda.cpp:32]   --->   Operation 39 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln32 = or i7 %Lo_assign, 7" [p2peda.cpp:32]   --->   Operation 40 'or' 'or_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.48ns)   --->   "%icmp_ln681 = icmp ugt i7 %Lo_assign, %or_ln32" [p2peda.cpp:32]   --->   Operation 41 'icmp' 'icmp_ln681' <Predicate = (!icmp_ln31)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln681 = zext i7 %Lo_assign to i8" [p2peda.cpp:32]   --->   Operation 42 'zext' 'zext_ln681' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln681_1 = zext i7 %or_ln32 to i8" [p2peda.cpp:32]   --->   Operation 43 'zext' 'zext_ln681_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%tmp = call i128 @llvm.part.select.i128(i128 %plaintext_V_read, i32 127, i32 0)" [p2peda.cpp:32]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.87ns)   --->   "%sub_ln681 = sub i8 %zext_ln681, %zext_ln681_1" [p2peda.cpp:32]   --->   Operation 45 'sub' 'sub_ln681' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%xor_ln681 = xor i8 %zext_ln681, 127" [p2peda.cpp:32]   --->   Operation 46 'xor' 'xor_ln681' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.87ns)   --->   "%sub_ln681_1 = sub i8 %zext_ln681_1, %zext_ln681" [p2peda.cpp:32]   --->   Operation 47 'sub' 'sub_ln681_1' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln681_2)   --->   "%select_ln681 = select i1 %icmp_ln681, i8 %sub_ln681, i8 %sub_ln681_1" [p2peda.cpp:32]   --->   Operation 48 'select' 'select_ln681' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_1 = select i1 %icmp_ln681, i128 %tmp, i128 %plaintext_V_read" [p2peda.cpp:32]   --->   Operation 49 'select' 'select_ln681_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_2 = select i1 %icmp_ln681, i8 %xor_ln681, i8 %zext_ln681" [p2peda.cpp:32]   --->   Operation 50 'select' 'select_ln681_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln681_2 = sub i8 127, %select_ln681" [p2peda.cpp:32]   --->   Operation 51 'sub' 'sub_ln681_2' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%zext_ln681_2 = zext i8 %select_ln681_2 to i128" [p2peda.cpp:32]   --->   Operation 52 'zext' 'zext_ln681_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln681 = lshr i128 %select_ln681_1, %zext_ln681_2" [p2peda.cpp:32]   --->   Operation 53 'lshr' 'lshr_ln681' <Predicate = (!icmp_ln31)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @aes_encrypt([16 x i8]* %aes_input, [16 x i8]* %output)" [../../refactored/encrypt.cpp:79->p2peda.cpp:35]   --->   Operation 54 'call' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.47>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln681_3 = zext i8 %sub_ln681_2 to i128" [p2peda.cpp:32]   --->   Operation 55 'zext' 'zext_ln681_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln681_1 = lshr i128 -1, %zext_ln681_3" [p2peda.cpp:32]   --->   Operation 56 'lshr' 'lshr_ln681_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Result_s = and i128 %lshr_ln681, %lshr_ln681_1" [p2peda.cpp:32]   --->   Operation 57 'and' 'p_Result_s' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i128 %p_Result_s to i8" [p2peda.cpp:32]   --->   Operation 58 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %i_0 to i64" [p2peda.cpp:32]   --->   Operation 59 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%aes_input_addr_1 = getelementptr inbounds [16 x i8]* %aes_input, i64 0, i64 %zext_ln32" [p2peda.cpp:32]   --->   Operation 60 'getelementptr' 'aes_input_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.32ns)   --->   "store i8 %trunc_ln32_1, i8* %aes_input_addr_1, align 1" [p2peda.cpp:32]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader" [p2peda.cpp:31]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @aes_encrypt([16 x i8]* %aes_input, [16 x i8]* %output)" [../../refactored/encrypt.cpp:79->p2peda.cpp:35]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [p2peda.cpp:37]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 [ undef, %2 ], [ %p_Result_2, %4 ]"   --->   Operation 65 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ 0, %2 ], [ %i_1, %4 ]"   --->   Operation 66 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp eq i5 %i1_0, -16" [p2peda.cpp:37]   --->   Operation 67 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 68 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i1_0, 1" [p2peda.cpp:37]   --->   Operation 69 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %5, label %4" [p2peda.cpp:37]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i5 %i1_0 to i4" [p2peda.cpp:38]   --->   Operation 71 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %i1_0 to i64" [p2peda.cpp:38]   --->   Operation 72 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr inbounds [16 x i8]* %output, i64 0, i64 %zext_ln38" [p2peda.cpp:38]   --->   Operation 73 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (2.32ns)   --->   "%output_load = load i8* %output_addr_1, align 1" [p2peda.cpp:38]   --->   Operation 74 'load' 'output_load' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "ret i128 %p_Val2_s" [p2peda.cpp:40]   --->   Operation 75 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.39>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%Lo_assign_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln38, i3 0)" [p2peda.cpp:38]   --->   Operation 76 'bitconcatenate' 'Lo_assign_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln38 = or i7 %Lo_assign_1, 7" [p2peda.cpp:38]   --->   Operation 77 'or' 'or_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (2.32ns)   --->   "%output_load = load i8* %output_addr_1, align 1" [p2peda.cpp:38]   --->   Operation 78 'load' 'output_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%tmp_V = zext i8 %output_load to i128" [p2peda.cpp:38]   --->   Operation 79 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.48ns)   --->   "%icmp_ln388 = icmp ugt i7 %Lo_assign_1, %or_ln38" [p2peda.cpp:38]   --->   Operation 80 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i7 %Lo_assign_1 to i8" [p2peda.cpp:38]   --->   Operation 81 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln388_1 = zext i7 %or_ln38 to i8" [p2peda.cpp:38]   --->   Operation 82 'zext' 'zext_ln388_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%xor_ln388 = xor i8 %zext_ln388, 127" [p2peda.cpp:38]   --->   Operation 83 'xor' 'xor_ln388' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388 = select i1 %icmp_ln388, i8 %zext_ln388, i8 %zext_ln388_1" [p2peda.cpp:38]   --->   Operation 84 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388_1 = select i1 %icmp_ln388, i8 %zext_ln388_1, i8 %zext_ln388" [p2peda.cpp:38]   --->   Operation 85 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%select_ln388_2 = select i1 %icmp_ln388, i8 %xor_ln388, i8 %zext_ln388" [p2peda.cpp:38]   --->   Operation 86 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%xor_ln388_1 = xor i8 %select_ln388, 127" [p2peda.cpp:38]   --->   Operation 87 'xor' 'xor_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln388_2 = zext i8 %select_ln388_2 to i128" [p2peda.cpp:38]   --->   Operation 88 'zext' 'zext_ln388_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_3 = zext i8 %select_ln388_1 to i128" [p2peda.cpp:38]   --->   Operation 89 'zext' 'zext_ln388_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_4 = zext i8 %xor_ln388_1 to i128" [p2peda.cpp:38]   --->   Operation 90 'zext' 'zext_ln388_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln388 = shl i128 %tmp_V, %zext_ln388_2" [p2peda.cpp:38]   --->   Operation 91 'shl' 'shl_ln388' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_1 = call i128 @llvm.part.select.i128(i128 %shl_ln388, i32 127, i32 0)" [p2peda.cpp:38]   --->   Operation 92 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%select_ln388_3 = select i1 %icmp_ln388, i128 %tmp_1, i128 %shl_ln388" [p2peda.cpp:38]   --->   Operation 93 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%shl_ln388_1 = shl i128 -1, %zext_ln388_3" [p2peda.cpp:38]   --->   Operation 94 'shl' 'shl_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%lshr_ln388 = lshr i128 -1, %zext_ln388_4" [p2peda.cpp:38]   --->   Operation 95 'lshr' 'lshr_ln388' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln388 = and i128 %shl_ln388_1, %lshr_ln388" [p2peda.cpp:38]   --->   Operation 96 'and' 'and_ln388' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%xor_ln388_2 = xor i128 %and_ln388, -1" [p2peda.cpp:38]   --->   Operation 97 'xor' 'xor_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%and_ln388_1 = and i128 %p_Val2_s, %xor_ln388_2" [p2peda.cpp:38]   --->   Operation 98 'and' 'and_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%and_ln388_2 = and i128 %select_ln388_3, %and_ln388" [p2peda.cpp:38]   --->   Operation 99 'and' 'and_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_2 = or i128 %and_ln388_1, %and_ln388_2" [p2peda.cpp:38]   --->   Operation 100 'or' 'p_Result_2' <Predicate = true> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %3" [p2peda.cpp:37]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ plaintext_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expandedKey]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
plaintext_V_read (read             ) [ 001111000]
aes_input        (alloca           ) [ 001111100]
output           (alloca           ) [ 001111111]
br_ln0           (br               ) [ 011000000]
phi_ln28         (phi              ) [ 001000000]
add_ln28         (add              ) [ 011000000]
zext_ln28        (zext             ) [ 000000000]
aes_input_addr   (getelementptr    ) [ 000000000]
store_ln28       (store            ) [ 000000000]
icmp_ln28        (icmp             ) [ 001000000]
specloopname_ln0 (specloopname     ) [ 000000000]
empty            (speclooptripcount) [ 000000000]
br_ln28          (br               ) [ 011000000]
br_ln29          (br               ) [ 001100000]
phi_ln29         (phi              ) [ 000100000]
add_ln29         (add              ) [ 001100000]
zext_ln29        (zext             ) [ 000000000]
output_addr      (getelementptr    ) [ 000000000]
store_ln29       (store            ) [ 000000000]
icmp_ln29        (icmp             ) [ 000100000]
specloopname_ln0 (specloopname     ) [ 000000000]
empty_24         (speclooptripcount) [ 000000000]
br_ln29          (br               ) [ 001100000]
br_ln31          (br               ) [ 000111000]
i_0              (phi              ) [ 000011000]
icmp_ln31        (icmp             ) [ 000011000]
empty_25         (speclooptripcount) [ 000000000]
i                (add              ) [ 000111000]
br_ln31          (br               ) [ 000000000]
trunc_ln32       (trunc            ) [ 000000000]
Lo_assign        (bitconcatenate   ) [ 000000000]
or_ln32          (or               ) [ 000000000]
icmp_ln681       (icmp             ) [ 000000000]
zext_ln681       (zext             ) [ 000000000]
zext_ln681_1     (zext             ) [ 000000000]
tmp              (partselect       ) [ 000000000]
sub_ln681        (sub              ) [ 000000000]
xor_ln681        (xor              ) [ 000000000]
sub_ln681_1      (sub              ) [ 000000000]
select_ln681     (select           ) [ 000000000]
select_ln681_1   (select           ) [ 000000000]
select_ln681_2   (select           ) [ 000000000]
sub_ln681_2      (sub              ) [ 000001000]
zext_ln681_2     (zext             ) [ 000000000]
lshr_ln681       (lshr             ) [ 000001000]
zext_ln681_3     (zext             ) [ 000000000]
lshr_ln681_1     (lshr             ) [ 000000000]
p_Result_s       (and              ) [ 000000000]
trunc_ln32_1     (trunc            ) [ 000000000]
zext_ln32        (zext             ) [ 000000000]
aes_input_addr_1 (getelementptr    ) [ 000000000]
store_ln32       (store            ) [ 000000000]
br_ln31          (br               ) [ 000111000]
call_ln79        (call             ) [ 000000000]
br_ln37          (br               ) [ 000000111]
p_Val2_s         (phi              ) [ 000000011]
i1_0             (phi              ) [ 000000010]
icmp_ln37        (icmp             ) [ 000000011]
empty_26         (speclooptripcount) [ 000000000]
i_1              (add              ) [ 000000111]
br_ln37          (br               ) [ 000000000]
trunc_ln38       (trunc            ) [ 000000001]
zext_ln38        (zext             ) [ 000000000]
output_addr_1    (getelementptr    ) [ 000000001]
ret_ln40         (ret              ) [ 000000000]
Lo_assign_1      (bitconcatenate   ) [ 000000000]
or_ln38          (or               ) [ 000000000]
output_load      (load             ) [ 000000000]
tmp_V            (zext             ) [ 000000000]
icmp_ln388       (icmp             ) [ 000000000]
zext_ln388       (zext             ) [ 000000000]
zext_ln388_1     (zext             ) [ 000000000]
xor_ln388        (xor              ) [ 000000000]
select_ln388     (select           ) [ 000000000]
select_ln388_1   (select           ) [ 000000000]
select_ln388_2   (select           ) [ 000000000]
xor_ln388_1      (xor              ) [ 000000000]
zext_ln388_2     (zext             ) [ 000000000]
zext_ln388_3     (zext             ) [ 000000000]
zext_ln388_4     (zext             ) [ 000000000]
shl_ln388        (shl              ) [ 000000000]
tmp_1            (partselect       ) [ 000000000]
select_ln388_3   (select           ) [ 000000000]
shl_ln388_1      (shl              ) [ 000000000]
lshr_ln388       (lshr             ) [ 000000000]
and_ln388        (and              ) [ 000000000]
xor_ln388_2      (xor              ) [ 000000000]
and_ln388_1      (and              ) [ 000000000]
and_ln388_2      (and              ) [ 000000000]
p_Result_2       (or               ) [ 000000111]
br_ln37          (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="plaintext_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expandedKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_aes_input_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_output_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="aes_input_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aes_input/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="plaintext_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="aes_input_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aes_input_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 store_ln32/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="output_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/3 output_load/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="aes_input_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aes_input_addr_1/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="110" class="1005" name="phi_ln28_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln28 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="phi_ln28_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln28/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="phi_ln29_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="phi_ln29_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_Val2_s_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="1"/>
<pin id="146" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Val2_s_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="128" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i1_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i1_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_aes_encrypt_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="3" bw="8" slack="0"/>
<pin id="172" dir="0" index="4" bw="8" slack="0"/>
<pin id="173" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln28_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln28_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln28_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln29_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln29_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln29_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln31_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln32_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="Lo_assign_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln32_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln681_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln681/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln681_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln681/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln681_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln681_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="0"/>
<pin id="257" dir="0" index="1" bw="128" slack="3"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="1" slack="0"/>
<pin id="260" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln681_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln681/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln681_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln681/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln681_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln681_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln681_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln681/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln681_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="128" slack="0"/>
<pin id="293" dir="0" index="2" bw="128" slack="3"/>
<pin id="294" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln681_1/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln681_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln681_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sub_ln681_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln681_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln681_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln681_2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="lshr_ln681_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln681/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln681_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln681_3/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="lshr_ln681_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln681_1/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="1"/>
<pin id="332" dir="0" index="1" bw="128" slack="0"/>
<pin id="333" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln32_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="128" slack="0"/>
<pin id="337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln32_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln37_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln38_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln38_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="Lo_assign_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="1"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign_1/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln38_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln388_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln388_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln388_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_1/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="xor_ln388_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln388_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="7" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln388_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln388_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="xor_ln388_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388_1/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln388_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_2/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln388_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_3/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln388_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_4/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln388_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln388/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="128" slack="0"/>
<pin id="453" dir="0" index="1" bw="128" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="0" index="3" bw="1" slack="0"/>
<pin id="456" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln388_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="128" slack="0"/>
<pin id="464" dir="0" index="2" bw="128" slack="0"/>
<pin id="465" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln388_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln388_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lshr_ln388_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln388/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="and_ln388_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="128" slack="0"/>
<pin id="483" dir="0" index="1" bw="128" slack="0"/>
<pin id="484" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln388_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="128" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388_2/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln388_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="128" slack="1"/>
<pin id="495" dir="0" index="1" bw="128" slack="0"/>
<pin id="496" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_1/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="and_ln388_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="128" slack="0"/>
<pin id="501" dir="0" index="1" bw="128" slack="0"/>
<pin id="502" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_2/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_Result_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="128" slack="0"/>
<pin id="507" dir="0" index="1" bw="128" slack="0"/>
<pin id="508" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="511" class="1005" name="plaintext_V_read_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="3"/>
<pin id="513" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="plaintext_V_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln28_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln29_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="541" class="1005" name="sub_ln681_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln681_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="lshr_ln681_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="128" slack="1"/>
<pin id="548" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln681 "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="trunc_ln38_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="564" class="1005" name="output_addr_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="1"/>
<pin id="566" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="p_Result_2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="128" slack="1"/>
<pin id="571" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="181"><net_src comp="114" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="114" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="192"><net_src comp="114" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="125" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="125" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="209"><net_src comp="125" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="136" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="136" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="136" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="227" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="227" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="235" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="247" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="251" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="247" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="251" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="247" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="241" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="264" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="241" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="255" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="241" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="270" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="247" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="282" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="297" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="290" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="343"><net_src comp="132" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="349"><net_src comp="160" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="160" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="160" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="160" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="89" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="366" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="373" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="366" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="373" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="383" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="389" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="393" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="383" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="393" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="389" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="383" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="397" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="389" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="403" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="419" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="411" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="427" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="379" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="433" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="466"><net_src comp="383" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="451" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="445" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="437" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="441" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="469" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="52" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="144" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="461" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="481" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="64" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="520"><net_src comp="177" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="528"><net_src comp="194" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="539"><net_src comp="217" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="544"><net_src comp="305" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="549"><net_src comp="315" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="557"><net_src comp="351" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="562"><net_src comp="357" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="567"><net_src comp="103" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="572"><net_src comp="505" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: encrypt_aes : plaintext_V | {1 }
	Port: encrypt_aes : expandedKey | {4 6 }
	Port: encrypt_aes : sbox | {4 6 }
  - Chain level:
	State 1
	State 2
		add_ln28 : 1
		zext_ln28 : 1
		aes_input_addr : 2
		store_ln28 : 3
		icmp_ln28 : 1
		br_ln28 : 2
	State 3
		add_ln29 : 1
		zext_ln29 : 1
		output_addr : 2
		store_ln29 : 3
		icmp_ln29 : 1
		br_ln29 : 2
	State 4
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		trunc_ln32 : 1
		Lo_assign : 2
		or_ln32 : 3
		icmp_ln681 : 3
		zext_ln681 : 3
		zext_ln681_1 : 3
		sub_ln681 : 4
		xor_ln681 : 4
		sub_ln681_1 : 4
		select_ln681 : 5
		select_ln681_1 : 4
		select_ln681_2 : 4
		sub_ln681_2 : 6
		zext_ln681_2 : 5
		lshr_ln681 : 6
	State 5
		lshr_ln681_1 : 1
		p_Result_s : 2
		trunc_ln32_1 : 2
		aes_input_addr_1 : 1
		store_ln32 : 3
	State 6
	State 7
		icmp_ln37 : 1
		i_1 : 1
		br_ln37 : 2
		trunc_ln38 : 1
		zext_ln38 : 1
		output_addr_1 : 2
		output_load : 3
		ret_ln40 : 1
	State 8
		or_ln38 : 1
		tmp_V : 1
		icmp_ln388 : 1
		zext_ln388 : 1
		zext_ln388_1 : 1
		xor_ln388 : 2
		select_ln388 : 2
		select_ln388_1 : 2
		select_ln388_2 : 2
		xor_ln388_1 : 3
		zext_ln388_2 : 3
		zext_ln388_3 : 3
		zext_ln388_4 : 3
		shl_ln388 : 4
		tmp_1 : 5
		select_ln388_3 : 6
		shl_ln388_1 : 4
		lshr_ln388 : 4
		and_ln388 : 5
		xor_ln388_2 : 5
		and_ln388_1 : 5
		and_ln388_2 : 7
		p_Result_2 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_aes_encrypt_fu_167   |    1    | 66.6733 |   1445  |   2038  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      p_Result_s_fu_330      |    0    |    0    |    0    |   128   |    0    |
|    and   |       and_ln388_fu_481      |    0    |    0    |    0    |   128   |    0    |
|          |      and_ln388_1_fu_493     |    0    |    0    |    0    |   128   |    0    |
|          |      and_ln388_2_fu_499     |    0    |    0    |    0    |   128   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      lshr_ln681_fu_315      |    0    |    0    |    0    |   423   |    0    |
|   lshr   |     lshr_ln681_1_fu_324     |    0    |    0    |    0    |    19   |    0    |
|          |      lshr_ln388_fu_475      |    0    |    0    |    0    |    19   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |     select_ln681_fu_282     |    0    |    0    |    0    |    8    |    0    |
|          |    select_ln681_1_fu_290    |    0    |    0    |    0    |   128   |    0    |
|          |    select_ln681_2_fu_297    |    0    |    0    |    0    |    8    |    0    |
|  select  |     select_ln388_fu_403     |    0    |    0    |    0    |    7    |    0    |
|          |    select_ln388_1_fu_411    |    0    |    0    |    0    |    7    |    0    |
|          |    select_ln388_2_fu_419    |    0    |    0    |    0    |    8    |    0    |
|          |    select_ln388_3_fu_461    |    0    |    0    |    0    |   128   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       xor_ln681_fu_270      |    0    |    0    |    0    |    8    |    0    |
|    xor   |       xor_ln388_fu_397      |    0    |    0    |    0    |    8    |    0    |
|          |      xor_ln388_1_fu_427     |    0    |    0    |    0    |    8    |    0    |
|          |      xor_ln388_2_fu_487     |    0    |    0    |    0    |   128   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |        or_ln32_fu_235       |    0    |    0    |    0    |    0    |    0    |
|    or    |        or_ln38_fu_373       |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_2_fu_505      |    0    |    0    |    0    |   128   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln28_fu_188      |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln29_fu_205      |    0    |    0    |    0    |    9    |    0    |
|   icmp   |       icmp_ln31_fu_211      |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln681_fu_241      |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln37_fu_345      |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln388_fu_383      |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       add_ln28_fu_177       |    0    |    0    |    0    |    13   |    0    |
|    add   |       add_ln29_fu_194       |    0    |    0    |    0    |    13   |    0    |
|          |           i_fu_217          |    0    |    0    |    0    |    15   |    0    |
|          |          i_1_fu_351         |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       sub_ln681_fu_264      |    0    |    0    |    0    |    15   |    0    |
|    sub   |      sub_ln681_1_fu_276     |    0    |    0    |    0    |    15   |    0    |
|          |      sub_ln681_2_fu_305     |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    shl   |       shl_ln388_fu_445      |    0    |    0    |    0    |    19   |    0    |
|          |      shl_ln388_1_fu_469     |    0    |    0    |    0    |    17   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   read   | plaintext_V_read_read_fu_64 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       zext_ln28_fu_183      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln29_fu_200      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln681_fu_247      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln681_1_fu_251     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln681_2_fu_311     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln681_3_fu_321     |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln32_fu_340      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln38_fu_361      |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_fu_379        |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln388_fu_389      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln388_1_fu_393     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln388_2_fu_433     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln388_3_fu_437     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln388_4_fu_441     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      trunc_ln32_fu_223      |    0    |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln32_1_fu_335     |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln38_fu_357      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|       Lo_assign_fu_227      |    0    |    0    |    0    |    0    |    0    |
|          |      Lo_assign_1_fu_366     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_fu_255         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_451        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    1    | 66.6733 |   1445  |   3784  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|aes_input|    0   |   16   |    2   |    0   |
|  output |    0   |   16   |    2   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   32   |    4   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln28_reg_517    |    4   |
|    add_ln29_reg_525    |    4   |
|      i1_0_reg_156      |    5   |
|       i_0_reg_132      |    5   |
|       i_1_reg_554      |    5   |
|        i_reg_536       |    5   |
|   lshr_ln681_reg_546   |   128  |
|  output_addr_1_reg_564 |    4   |
|   p_Result_2_reg_569   |   128  |
|    p_Val2_s_reg_144    |   128  |
|    phi_ln28_reg_110    |    4   |
|    phi_ln29_reg_121    |    4   |
|plaintext_V_read_reg_511|   128  |
|   sub_ln681_2_reg_541  |    8   |
|   trunc_ln38_reg_559   |    4   |
+------------------------+--------+
|          Total         |   564  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_76 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_89 |  p0  |   3  |   4  |   12   ||    15   |
|    i_0_reg_132   |  p0  |   2  |   5  |   10   ||    9    |
| p_Val2_s_reg_144 |  p0  |   2  |  128 |   256  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   302  || 8.89075 ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   66   |  1445  |  3784  |    0   |
|   Memory  |    0   |    -   |   32   |    4   |    0   |
|Multiplexer|    -   |    8   |    -   |   51   |    -   |
|  Register |    -   |    -   |   564  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   75   |  2041  |  3839  |    0   |
+-----------+--------+--------+--------+--------+--------+
