# compile vhdl design source files
vhdl xil_defaultlib  "../../../LA02.srcs/sources_1/new/mymux_beh.vhd"
vhdl xil_defaultlib  "../../../LA02.srcs/sim_1/new/mymux_beh_tb.vhd"

# Do not sort compile order
nosort
