
*** Running vivado
    with args -log MemDeDonnees.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemDeDonnees.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MemDeDonnees.tcl -notrace
Command: synth_design -top MemDeDonnees -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 83237 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.277 ; gain = 83.828 ; free physical = 54906 ; free virtual = 67635
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MemDeDonnees' [/home/omre/4A/projetAutomEtHW/projet/Systeme_info/Systeme_info/PartieHardware/PartieHW/PartieHW.srcs/sources_1/new/MemDeDonnees.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MemDeDonnees' (1#1) [/home/omre/4A/projetAutomEtHW/projet/Systeme_info/Systeme_info/PartieHardware/PartieHW/PartieHW.srcs/sources_1/new/MemDeDonnees.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.902 ; gain = 135.453 ; free physical = 54910 ; free virtual = 67639
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.902 ; gain = 135.453 ; free physical = 54912 ; free virtual = 67641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.902 ; gain = 135.453 ; free physical = 54912 ; free virtual = 67641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/omre/4A/projetAutomEtHW/projet/Systeme_info/Systeme_info/PartieHardware/PartieHW/PartieHW.srcs/constrs_1/new/BancdeRegistres.xdc]
Finished Parsing XDC File [/home/omre/4A/projetAutomEtHW/projet/Systeme_info/Systeme_info/PartieHardware/PartieHW/PartieHW.srcs/constrs_1/new/BancdeRegistres.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1666.918 ; gain = 0.000 ; free physical = 54651 ; free virtual = 67388
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54720 ; free virtual = 67473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54720 ; free virtual = 67473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54721 ; free virtual = 67473
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Memory_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory_reg[156]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54718 ; free virtual = 67460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MemDeDonnees 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54701 ; free virtual = 67447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54579 ; free virtual = 67326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54570 ; free virtual = 67317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    51|
|3     |LUT4  |    30|
|4     |LUT6  |   800|
|5     |MUXF7 |   272|
|6     |MUXF8 |   136|
|7     |FDRE  |  2056|
|8     |IBUF  |    19|
|9     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3373|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54573 ; free virtual = 67319
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1666.918 ; gain = 135.453 ; free physical = 54627 ; free virtual = 67374
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1666.918 ; gain = 495.469 ; free physical = 54639 ; free virtual = 67385
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 427 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MemDeDonnees' is not ideal for floorplanning, since the cellview 'MemDeDonnees' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1666.918 ; gain = 507.094 ; free physical = 54635 ; free virtual = 67381
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/omre/4A/projetAutomEtHW/projet/Systeme_info/Systeme_info/PartieHardware/PartieHW/PartieHW.runs/synth_1/MemDeDonnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MemDeDonnees_utilization_synth.rpt -pb MemDeDonnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1690.930 ; gain = 0.000 ; free physical = 54632 ; free virtual = 67379
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 12:04:15 2022...
