

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_4u_config16_s'
================================================================
* Date:           Sat Apr  2 23:58:00 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 1.290 us | 1.290 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|        33|         32|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %hls_label_83 ]"   --->   Operation 45 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp eq i4 %h_0, -8" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 46 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 48 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %2, label %hls_label_83" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 50 [1/1] (2.18ns)   --->   "%empty_90 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 50 'read' 'empty_90' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i32, i32, i32, i32 } %empty_90, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 51 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i32, i32, i32, i32 } %empty_90, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 52 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i32, i32, i32, i32 } %empty_90, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 53 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i32, i32, i32, i32 } %empty_90, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 54 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 55 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 56 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 56 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 57 [1/1] (2.18ns)   --->   "%empty_91 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 57 'read' 'empty_91' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_0_V_16 = extractvalue { i32, i32, i32, i32 } %empty_91, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 58 'extractvalue' 'tmp_data_0_V_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_1_V_16 = extractvalue { i32, i32, i32, i32 } %empty_91, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 59 'extractvalue' 'tmp_data_1_V_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_2_V_16 = extractvalue { i32, i32, i32, i32 } %empty_91, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 60 'extractvalue' 'tmp_data_2_V_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_3_V_16 = extractvalue { i32, i32, i32, i32 } %empty_91, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 61 'extractvalue' 'tmp_data_3_V_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_16, i32 %tmp_data_1_V_16, i32 %tmp_data_2_V_16, i32 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 62 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_16, i32 %tmp_data_1_V_16, i32 %tmp_data_2_V_16, i32 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 63 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 64 [1/1] (2.18ns)   --->   "%empty_92 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 64 'read' 'empty_92' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_0_V_17 = extractvalue { i32, i32, i32, i32 } %empty_92, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 65 'extractvalue' 'tmp_data_0_V_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_1_V_17 = extractvalue { i32, i32, i32, i32 } %empty_92, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 66 'extractvalue' 'tmp_data_1_V_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_2_V_17 = extractvalue { i32, i32, i32, i32 } %empty_92, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 67 'extractvalue' 'tmp_data_2_V_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_3_V_17 = extractvalue { i32, i32, i32, i32 } %empty_92, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 68 'extractvalue' 'tmp_data_3_V_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_17, i32 %tmp_data_1_V_17, i32 %tmp_data_2_V_17, i32 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 69 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_17, i32 %tmp_data_1_V_17, i32 %tmp_data_2_V_17, i32 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 70 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 71 [1/1] (2.18ns)   --->   "%empty_93 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 71 'read' 'empty_93' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_0_V_18 = extractvalue { i32, i32, i32, i32 } %empty_93, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 72 'extractvalue' 'tmp_data_0_V_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_1_V_18 = extractvalue { i32, i32, i32, i32 } %empty_93, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 73 'extractvalue' 'tmp_data_1_V_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_2_V_18 = extractvalue { i32, i32, i32, i32 } %empty_93, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 74 'extractvalue' 'tmp_data_2_V_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_3_V_18 = extractvalue { i32, i32, i32, i32 } %empty_93, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 75 'extractvalue' 'tmp_data_3_V_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_18, i32 %tmp_data_1_V_18, i32 %tmp_data_2_V_18, i32 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 76 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_18, i32 %tmp_data_1_V_18, i32 %tmp_data_2_V_18, i32 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 77 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 78 [1/1] (2.18ns)   --->   "%empty_94 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 78 'read' 'empty_94' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_0_V_19 = extractvalue { i32, i32, i32, i32 } %empty_94, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 79 'extractvalue' 'tmp_data_0_V_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_1_V_19 = extractvalue { i32, i32, i32, i32 } %empty_94, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 80 'extractvalue' 'tmp_data_1_V_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_2_V_19 = extractvalue { i32, i32, i32, i32 } %empty_94, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 81 'extractvalue' 'tmp_data_2_V_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_3_V_19 = extractvalue { i32, i32, i32, i32 } %empty_94, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 82 'extractvalue' 'tmp_data_3_V_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_19, i32 %tmp_data_1_V_19, i32 %tmp_data_2_V_19, i32 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 83 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 84 [1/1] (2.18ns)   --->   "%empty_95 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 84 'read' 'empty_95' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_0_V_20 = extractvalue { i32, i32, i32, i32 } %empty_95, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 85 'extractvalue' 'tmp_data_0_V_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_1_V_20 = extractvalue { i32, i32, i32, i32 } %empty_95, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 86 'extractvalue' 'tmp_data_1_V_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_2_V_20 = extractvalue { i32, i32, i32, i32 } %empty_95, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 87 'extractvalue' 'tmp_data_2_V_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_3_V_20 = extractvalue { i32, i32, i32, i32 } %empty_95, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 88 'extractvalue' 'tmp_data_3_V_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_19, i32 %tmp_data_1_V_19, i32 %tmp_data_2_V_19, i32 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 89 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 90 [1/1] (2.18ns)   --->   "%empty_96 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 90 'read' 'empty_96' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_0_V_21 = extractvalue { i32, i32, i32, i32 } %empty_96, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 91 'extractvalue' 'tmp_data_0_V_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_1_V_21 = extractvalue { i32, i32, i32, i32 } %empty_96, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 92 'extractvalue' 'tmp_data_1_V_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_2_V_21 = extractvalue { i32, i32, i32, i32 } %empty_96, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 93 'extractvalue' 'tmp_data_2_V_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_3_V_21 = extractvalue { i32, i32, i32, i32 } %empty_96, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 94 'extractvalue' 'tmp_data_3_V_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_20, i32 %tmp_data_1_V_20, i32 %tmp_data_2_V_20, i32 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 95 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 96 [1/1] (2.18ns)   --->   "%empty_97 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 96 'read' 'empty_97' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_0_V_22 = extractvalue { i32, i32, i32, i32 } %empty_97, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 97 'extractvalue' 'tmp_data_0_V_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_1_V_22 = extractvalue { i32, i32, i32, i32 } %empty_97, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 98 'extractvalue' 'tmp_data_1_V_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_2_V_22 = extractvalue { i32, i32, i32, i32 } %empty_97, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 99 'extractvalue' 'tmp_data_2_V_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_3_V_22 = extractvalue { i32, i32, i32, i32 } %empty_97, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 100 'extractvalue' 'tmp_data_3_V_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_20, i32 %tmp_data_1_V_20, i32 %tmp_data_2_V_20, i32 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 101 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 102 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_21, i32 %tmp_data_1_V_21, i32 %tmp_data_2_V_21, i32 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 102 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 103 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_21, i32 %tmp_data_1_V_21, i32 %tmp_data_2_V_21, i32 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 103 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 104 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_22, i32 %tmp_data_1_V_22, i32 %tmp_data_2_V_22, i32 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 104 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 105 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_22, i32 %tmp_data_1_V_22, i32 %tmp_data_2_V_22, i32 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 105 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 106 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 106 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 107 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 107 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_16, i32 %tmp_data_1_V_16, i32 %tmp_data_2_V_16, i32 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 108 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_16, i32 %tmp_data_1_V_16, i32 %tmp_data_2_V_16, i32 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 109 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 110 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_17, i32 %tmp_data_1_V_17, i32 %tmp_data_2_V_17, i32 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 110 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 111 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_17, i32 %tmp_data_1_V_17, i32 %tmp_data_2_V_17, i32 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 111 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 112 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_18, i32 %tmp_data_1_V_18, i32 %tmp_data_2_V_18, i32 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 112 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 113 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_18, i32 %tmp_data_1_V_18, i32 %tmp_data_2_V_18, i32 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 113 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 114 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_19, i32 %tmp_data_1_V_19, i32 %tmp_data_2_V_19, i32 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 114 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 115 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_19, i32 %tmp_data_1_V_19, i32 %tmp_data_2_V_19, i32 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 115 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 116 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_20, i32 %tmp_data_1_V_20, i32 %tmp_data_2_V_20, i32 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 116 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 117 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_20, i32 %tmp_data_1_V_20, i32 %tmp_data_2_V_20, i32 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 117 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_21, i32 %tmp_data_1_V_21, i32 %tmp_data_2_V_21, i32 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 118 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 119 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_21, i32 %tmp_data_1_V_21, i32 %tmp_data_2_V_21, i32 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 119 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 2.18>
ST_33 : Operation 120 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_22, i32 %tmp_data_1_V_22, i32 %tmp_data_2_V_22, i32 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 120 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str88)" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 121 'specregionbegin' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_image_stream.h:55]   --->   Operation 122 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 123 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32 %tmp_data_0_V_22, i32 %tmp_data_1_V_22, i32 %tmp_data_2_V_22, i32 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 123 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_34 : Operation 124 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str88, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:94]   --->   Operation 124 'specregionend' 'empty_98' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 125 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:95]   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:54) [19]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:54) [19]  (0 ns)
	'add' operation ('h', firmware/nnet_utils/nnet_image_stream.h:54) [22]  (1.74 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [27]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [67]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [68]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [32]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [69]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [70]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [37]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [71]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [72]  (2.19 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [42]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [73]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [74]  (2.19 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [47]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [75]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [52]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [57]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [62]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [79]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [80]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [81]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [82]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [83]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [84]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [85]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [86]  (2.19 ns)

 <State 23>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [87]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [88]  (2.19 ns)

 <State 25>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [89]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [90]  (2.19 ns)

 <State 27>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [91]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [92]  (2.19 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [93]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [94]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [95]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [96]  (2.19 ns)

 <State 33>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [97]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [98]  (2.19 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
