0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/Assign_test/Assign_test.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assign_test/Assign_test.srcs/sim_1/new/test_bench.v,1570198805,verilog,,,,test_bench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/Assign_test/Assign_test.srcs/sources_1/new/add_assign.v,1570199835,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/Assign_test/Assign_test.srcs/sim_1/new/test_bench.v,,add_assign,,,,,,,,
