$date
	Wed May 14 01:22:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_comparador_2bits $end
$var wire 1 ! X $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module UUT $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 & X11 $end
$var wire 1 ' X1 $end
$var wire 1 ( X00 $end
$var wire 1 ) X0 $end
$var wire 1 ! X $end
$scope module and0 $end
$var wire 1 ! X $end
$var wire 1 & B $end
$var wire 1 ( A $end
$upscope $end
$scope module not0 $end
$var wire 1 ( X $end
$var wire 1 ) A $end
$upscope $end
$scope module not1 $end
$var wire 1 & X $end
$var wire 1 ' A $end
$upscope $end
$scope module xor0 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 ) X $end
$upscope $end
$scope module xor1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 ' X $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
1,
1+
0*
1)
0(
0'
1&
b11 %
b10 $
b11 #
b10 "
0!
$end
#10
1!
1(
0)
0-
1*
0,
b1 #
b1 %
b1 "
b1 $
#20
0+
1-
0*
1,
b10 #
b10 %
b10 "
b10 $
#30
0!
0(
0&
1)
1'
1+
0-
b1 #
b1 %
#40
