<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › iommu › msm_iommu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>msm_iommu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 and</span>
<span class="cm"> * only version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt)	KBUILD_MODNAME &quot;: &quot; fmt</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/iommu.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/sizes.h&gt;</span>

<span class="cp">#include &lt;mach/iommu_hw-8xxx.h&gt;</span>
<span class="cp">#include &lt;mach/iommu.h&gt;</span>

<span class="cp">#define MRC(reg, processor, op1, crn, crm, op2)				\</span>
<span class="cp">__asm__ __volatile__ (							\</span>
<span class="cp">&quot;   mrc   &quot;   #processor &quot;,&quot; #op1 &quot;, %0,&quot;  #crn &quot;,&quot; #crm &quot;,&quot; #op2 &quot;\n&quot;  \</span>
<span class="cp">: &quot;=r&quot; (reg))</span>

<span class="cp">#define RCP15_PRRR(reg)		MRC(reg, p15, 0, c10, c2, 0)</span>
<span class="cp">#define RCP15_NMRR(reg)		MRC(reg, p15, 0, c10, c2, 1)</span>

<span class="cm">/* bitmap of the page sizes currently supported */</span>
<span class="cp">#define MSM_IOMMU_PGSIZES	(SZ_4K | SZ_64K | SZ_1M | SZ_16M)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">msm_iommu_tex_class</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">msm_iommu_lock</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">msm_priv</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pgtable</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list_attached</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__enable_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">drvdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">pclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">clk_disable</span><span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">pclk</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">fail:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__disable_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">drvdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">)</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">pclk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__flush_iotlb</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">iommu_drvdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span> <span class="o">*</span><span class="n">ctx_drvdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifndef CONFIG_IOMMU_PGTABLES_L2</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fl_table</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dmac_flush_range</span><span class="p">(</span><span class="n">fl_table</span><span class="p">,</span> <span class="n">fl_table</span> <span class="o">+</span> <span class="n">SZ_16K</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_FL_PTE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">fl_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">==</span> <span class="n">FL_TYPE_TABLE</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">void</span> <span class="o">*</span><span class="n">sl_table</span> <span class="o">=</span> <span class="n">__va</span><span class="p">(</span><span class="n">fl_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span>
								<span class="n">FL_BASE_MASK</span><span class="p">);</span>
				<span class="n">dmac_flush_range</span><span class="p">(</span><span class="n">sl_table</span><span class="p">,</span> <span class="n">sl_table</span> <span class="o">+</span> <span class="n">SZ_4K</span><span class="p">);</span>
			<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">ctx_drvdata</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">,</span> <span class="n">attached_elm</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">||</span> <span class="o">!</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">)</span>
			<span class="n">BUG</span><span class="p">();</span>

		<span class="n">iommu_drvdata</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">iommu_drvdata</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">__enable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

		<span class="n">SET_CTX_TLBIALL</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">__disable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">fail:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__reset_context</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">SET_BPRCOSH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_BPRCISH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_BPRCNSH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_BPSHCFG</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_BPMTCFG</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_ACTLR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_SCTLR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_FSRRESTORE</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TTBR0</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TTBR1</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TTBCR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_BFBCR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_PAR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_FAR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_CTX_TLBIALL</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TLBFLPTER</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TLBSLPTER</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TLBLKCR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_PRRR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_NMRR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__program_context</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctx</span><span class="p">,</span> <span class="n">phys_addr_t</span> <span class="n">pgtable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prrr</span><span class="p">,</span> <span class="n">nmrr</span><span class="p">;</span>
	<span class="n">__reset_context</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">);</span>

	<span class="cm">/* Set up HTW mode */</span>
	<span class="cm">/* TLB miss configuration: perform HTW on miss */</span>
	<span class="n">SET_TLBMCFG</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>

	<span class="cm">/* V2P configuration: HTW for access */</span>
	<span class="n">SET_V2PCFG</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>

	<span class="n">SET_TTBCR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_TTBR0_PA</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="p">(</span><span class="n">pgtable</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">));</span>

	<span class="cm">/* Invalidate the TLB for this context */</span>
	<span class="n">SET_CTX_TLBIALL</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Set interrupt number to &quot;secure&quot; interrupt */</span>
	<span class="n">SET_IRPTNDX</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Enable context fault interrupt */</span>
	<span class="n">SET_CFEIE</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Stall access on a context fault and let the handler deal with it */</span>
	<span class="n">SET_CFCFG</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Redirect all cacheable requests to L2 slave port. */</span>
	<span class="n">SET_RCISH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">SET_RCOSH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">SET_RCNSH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Turn on TEX Remap */</span>
	<span class="n">SET_TRE</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Set TEX remap attributes */</span>
	<span class="n">RCP15_PRRR</span><span class="p">(</span><span class="n">prrr</span><span class="p">);</span>
	<span class="n">RCP15_NMRR</span><span class="p">(</span><span class="n">nmrr</span><span class="p">);</span>
	<span class="n">SET_PRRR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="n">prrr</span><span class="p">);</span>
	<span class="n">SET_NMRR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="n">nmrr</span><span class="p">);</span>

	<span class="cm">/* Turn on BFB prefetch */</span>
	<span class="n">SET_BFBDFE</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_IOMMU_PGTABLES_L2</span>
	<span class="cm">/* Configure page tables as inner-cacheable and shareable to reduce</span>
<span class="cm">	 * the TLB miss penalty.</span>
<span class="cm">	 */</span>
	<span class="n">SET_TTBR0_SH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">SET_TTBR1_SH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">SET_TTBR0_NOS</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">SET_TTBR1_NOS</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">SET_TTBR0_IRGNH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* WB, WA */</span>
	<span class="n">SET_TTBR0_IRGNL</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">SET_TTBR1_IRGNH</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* WB, WA */</span>
	<span class="n">SET_TTBR1_IRGNL</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">SET_TTBR0_ORGN</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* WB, WA */</span>
	<span class="n">SET_TTBR1_ORGN</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* WB, WA */</span>
<span class="cp">#endif</span>

	<span class="cm">/* Enable the MMU */</span>
	<span class="n">SET_M</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_iommu_domain_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail_nomem</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">__get_free_pages</span><span class="p">(</span><span class="n">GFP_KERNEL</span><span class="p">,</span>
							  <span class="n">get_order</span><span class="p">(</span><span class="n">SZ_16K</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail_nomem</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">);</span>
	<span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail_nomem:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_iommu_domain_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fl_table</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fl_table</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_FL_PTE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">fl_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">==</span> <span class="n">FL_TYPE_TABLE</span><span class="p">)</span>
				<span class="n">free_page</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">__va</span><span class="p">(((</span><span class="n">fl_table</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;</span>
								<span class="n">FL_BASE_MASK</span><span class="p">)));</span>

		<span class="n">free_pages</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">,</span> <span class="n">get_order</span><span class="p">(</span><span class="n">SZ_16K</span><span class="p">));</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_iommu_attach_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_dev</span> <span class="o">*</span><span class="n">ctx_dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">iommu_drvdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span> <span class="o">*</span><span class="n">ctx_drvdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span> <span class="o">*</span><span class="n">tmp_drvdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iommu_drvdata</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">ctx_drvdata</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ctx_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu_drvdata</span> <span class="o">||</span> <span class="o">!</span><span class="n">ctx_drvdata</span> <span class="o">||</span> <span class="o">!</span><span class="n">ctx_dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">attached_elm</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">tmp_drvdata</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">,</span> <span class="n">attached_elm</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp_drvdata</span> <span class="o">==</span> <span class="n">ctx_drvdata</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__enable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">__program_context</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx_dev</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span>
			  <span class="n">__pa</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">));</span>

	<span class="n">__disable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">attached_elm</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">__flush_iotlb</span><span class="p">(</span><span class="n">domain</span><span class="p">);</span>

<span class="nl">fail:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_iommu_detach_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_dev</span> <span class="o">*</span><span class="n">ctx_dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">iommu_drvdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span> <span class="o">*</span><span class="n">ctx_drvdata</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">iommu_drvdata</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">ctx_drvdata</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ctx_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu_drvdata</span> <span class="o">||</span> <span class="o">!</span><span class="n">ctx_drvdata</span> <span class="o">||</span> <span class="o">!</span><span class="n">ctx_dev</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__flush_iotlb</span><span class="p">(</span><span class="n">domain</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__enable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">__reset_context</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx_dev</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">);</span>
	<span class="n">__disable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
	<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">attached_elm</span><span class="p">);</span>

<span class="nl">fail:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_iommu_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va</span><span class="p">,</span>
			 <span class="n">phys_addr_t</span> <span class="n">pa</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">prot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fl_table</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fl_pte</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fl_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">sl_table</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">sl_pte</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sl_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pgprot</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tex</span><span class="p">,</span> <span class="n">sh</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sh</span> <span class="o">=</span> <span class="p">(</span><span class="n">prot</span> <span class="o">&amp;</span> <span class="n">MSM_IOMMU_ATTR_SH</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">tex</span> <span class="o">=</span> <span class="n">msm_iommu_tex_class</span><span class="p">[</span><span class="n">prot</span> <span class="o">&amp;</span> <span class="n">MSM_IOMMU_CP_MASK</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tex</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">tex</span> <span class="o">&gt;</span> <span class="n">NUM_TEX_CLASS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fl_table</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_16M</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_1M</span> <span class="o">&amp;&amp;</span>
	    <span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_64K</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_4K</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Bad size: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fl_table</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Null page table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_16M</span> <span class="o">||</span> <span class="n">len</span> <span class="o">==</span> <span class="n">SZ_1M</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pgprot</span> <span class="o">=</span> <span class="n">sh</span> <span class="o">?</span> <span class="n">FL_SHARED</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pgprot</span> <span class="o">|=</span> <span class="n">tex</span> <span class="o">&amp;</span> <span class="mh">0x01</span> <span class="o">?</span> <span class="n">FL_BUFFERABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pgprot</span> <span class="o">|=</span> <span class="n">tex</span> <span class="o">&amp;</span> <span class="mh">0x02</span> <span class="o">?</span> <span class="n">FL_CACHEABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pgprot</span> <span class="o">|=</span> <span class="n">tex</span> <span class="o">&amp;</span> <span class="mh">0x04</span> <span class="o">?</span> <span class="n">FL_TEX0</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>	<span class="p">{</span>
		<span class="n">pgprot</span> <span class="o">=</span> <span class="n">sh</span> <span class="o">?</span> <span class="n">SL_SHARED</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pgprot</span> <span class="o">|=</span> <span class="n">tex</span> <span class="o">&amp;</span> <span class="mh">0x01</span> <span class="o">?</span> <span class="n">SL_BUFFERABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pgprot</span> <span class="o">|=</span> <span class="n">tex</span> <span class="o">&amp;</span> <span class="mh">0x02</span> <span class="o">?</span> <span class="n">SL_CACHEABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pgprot</span> <span class="o">|=</span> <span class="n">tex</span> <span class="o">&amp;</span> <span class="mh">0x04</span> <span class="o">?</span> <span class="n">SL_TEX0</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fl_offset</span> <span class="o">=</span> <span class="n">FL_OFFSET</span><span class="p">(</span><span class="n">va</span><span class="p">);</span>	<span class="cm">/* Upper 12 bits */</span>
	<span class="n">fl_pte</span> <span class="o">=</span> <span class="n">fl_table</span> <span class="o">+</span> <span class="n">fl_offset</span><span class="p">;</span>	<span class="cm">/* int pointers, 4 bytes */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_16M</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">fl_pte</span><span class="o">+</span><span class="n">i</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;</span> <span class="mh">0xFF000000</span><span class="p">)</span> <span class="o">|</span> <span class="n">FL_SUPERSECTION</span> <span class="o">|</span>
				  <span class="n">FL_AP_READ</span> <span class="o">|</span> <span class="n">FL_AP_WRITE</span> <span class="o">|</span> <span class="n">FL_TYPE_SECT</span> <span class="o">|</span>
				  <span class="n">FL_SHARED</span> <span class="o">|</span> <span class="n">FL_NG</span> <span class="o">|</span> <span class="n">pgprot</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_1M</span><span class="p">)</span>
		<span class="o">*</span><span class="n">fl_pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;</span> <span class="mh">0xFFF00000</span><span class="p">)</span> <span class="o">|</span> <span class="n">FL_AP_READ</span> <span class="o">|</span> <span class="n">FL_AP_WRITE</span> <span class="o">|</span> <span class="n">FL_NG</span> <span class="o">|</span>
					    <span class="n">FL_TYPE_SECT</span> <span class="o">|</span> <span class="n">FL_SHARED</span> <span class="o">|</span> <span class="n">pgprot</span><span class="p">;</span>

	<span class="cm">/* Need a 2nd level table */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_4K</span> <span class="o">||</span> <span class="n">len</span> <span class="o">==</span> <span class="n">SZ_64K</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">*</span><span class="n">fl_pte</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">sl</span><span class="p">;</span>
		<span class="n">sl</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">__get_free_pages</span><span class="p">(</span><span class="n">GFP_ATOMIC</span><span class="p">,</span>
							<span class="n">get_order</span><span class="p">(</span><span class="n">SZ_4K</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sl</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Could not allocate second level table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">memset</span><span class="p">(</span><span class="n">sl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
		<span class="o">*</span><span class="n">fl_pte</span> <span class="o">=</span> <span class="p">((((</span><span class="kt">int</span><span class="p">)</span><span class="n">__pa</span><span class="p">(</span><span class="n">sl</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">FL_BASE_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="n">FL_TYPE_TABLE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">sl_table</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">__va</span><span class="p">(((</span><span class="o">*</span><span class="n">fl_pte</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">FL_BASE_MASK</span><span class="p">));</span>
	<span class="n">sl_offset</span> <span class="o">=</span> <span class="n">SL_OFFSET</span><span class="p">(</span><span class="n">va</span><span class="p">);</span>
	<span class="n">sl_pte</span> <span class="o">=</span> <span class="n">sl_table</span> <span class="o">+</span> <span class="n">sl_offset</span><span class="p">;</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_4K</span><span class="p">)</span>
		<span class="o">*</span><span class="n">sl_pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;</span> <span class="n">SL_BASE_MASK_SMALL</span><span class="p">)</span> <span class="o">|</span> <span class="n">SL_AP0</span> <span class="o">|</span> <span class="n">SL_AP1</span> <span class="o">|</span> <span class="n">SL_NG</span> <span class="o">|</span>
					  <span class="n">SL_SHARED</span> <span class="o">|</span> <span class="n">SL_TYPE_SMALL</span> <span class="o">|</span> <span class="n">pgprot</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_64K</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">sl_pte</span><span class="o">+</span><span class="n">i</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;</span> <span class="n">SL_BASE_MASK_LARGE</span><span class="p">)</span> <span class="o">|</span> <span class="n">SL_AP0</span> <span class="o">|</span>
			    <span class="n">SL_NG</span> <span class="o">|</span> <span class="n">SL_AP1</span> <span class="o">|</span> <span class="n">SL_SHARED</span> <span class="o">|</span> <span class="n">SL_TYPE_LARGE</span> <span class="o">|</span> <span class="n">pgprot</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__flush_iotlb</span><span class="p">(</span><span class="n">domain</span><span class="p">);</span>
<span class="nl">fail:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">size_t</span> <span class="nf">msm_iommu_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va</span><span class="p">,</span>
			    <span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fl_table</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fl_pte</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fl_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">sl_table</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">sl_pte</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sl_offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">fl_table</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">pgtable</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_16M</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_1M</span> <span class="o">&amp;&amp;</span>
	    <span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_64K</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="n">SZ_4K</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Bad length: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fl_table</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Null page table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fl_offset</span> <span class="o">=</span> <span class="n">FL_OFFSET</span><span class="p">(</span><span class="n">va</span><span class="p">);</span>	<span class="cm">/* Upper 12 bits */</span>
	<span class="n">fl_pte</span> <span class="o">=</span> <span class="n">fl_table</span> <span class="o">+</span> <span class="n">fl_offset</span><span class="p">;</span>	<span class="cm">/* int pointers, 4 bytes */</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">fl_pte</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;First level PTE is 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Unmap supersection */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_16M</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">fl_pte</span><span class="o">+</span><span class="n">i</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_1M</span><span class="p">)</span>
		<span class="o">*</span><span class="n">fl_pte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">sl_table</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">__va</span><span class="p">(((</span><span class="o">*</span><span class="n">fl_pte</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">FL_BASE_MASK</span><span class="p">));</span>
	<span class="n">sl_offset</span> <span class="o">=</span> <span class="n">SL_OFFSET</span><span class="p">(</span><span class="n">va</span><span class="p">);</span>
	<span class="n">sl_pte</span> <span class="o">=</span> <span class="n">sl_table</span> <span class="o">+</span> <span class="n">sl_offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_64K</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">sl_pte</span><span class="o">+</span><span class="n">i</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_4K</span><span class="p">)</span>
		<span class="o">*</span><span class="n">sl_pte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="n">SZ_4K</span> <span class="o">||</span> <span class="n">len</span> <span class="o">==</span> <span class="n">SZ_64K</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">used</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_SL_PTE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sl_table</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
				<span class="n">used</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">used</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">free_page</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sl_table</span><span class="p">);</span>
			<span class="o">*</span><span class="n">fl_pte</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__flush_iotlb</span><span class="p">(</span><span class="n">domain</span><span class="p">);</span>

<span class="nl">fail:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* the IOMMU API requires us to return how many bytes were unmapped */</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">ret</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">phys_addr_t</span> <span class="nf">msm_iommu_iova_to_phys</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">iommu_drvdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span> <span class="o">*</span><span class="n">ctx_drvdata</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">par</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">phys_addr_t</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ctx</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">domain</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">ctx_drvdata</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">list_attached</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">msm_iommu_ctx_drvdata</span><span class="p">,</span> <span class="n">attached_elm</span><span class="p">);</span>
	<span class="n">iommu_drvdata</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">iommu_drvdata</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">ctx</span> <span class="o">=</span> <span class="n">ctx_drvdata</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__enable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="cm">/* Invalidate context TLB */</span>
	<span class="n">SET_CTX_TLBIALL</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_V2PPR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">,</span> <span class="n">va</span> <span class="o">&amp;</span> <span class="n">V2Pxx_VA</span><span class="p">);</span>

	<span class="n">par</span> <span class="o">=</span> <span class="n">GET_PAR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">);</span>

	<span class="cm">/* We are dealing with a supersection */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">GET_NOFAULT_SS</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="p">(</span><span class="n">par</span> <span class="o">&amp;</span> <span class="mh">0xFF000000</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">va</span> <span class="o">&amp;</span> <span class="mh">0x00FFFFFF</span><span class="p">);</span>
	<span class="k">else</span>	<span class="cm">/* Upper 20 bits from PAR, lower 12 from VA */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="p">(</span><span class="n">par</span> <span class="o">&amp;</span> <span class="mh">0xFFFFF000</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">va</span> <span class="o">&amp;</span> <span class="mh">0x00000FFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">GET_FAULT</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">__disable_clocks</span><span class="p">(</span><span class="n">iommu_drvdata</span><span class="p">);</span>
<span class="nl">fail:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_iommu_domain_has_cap</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_ctx_regs</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsr</span> <span class="o">=</span> <span class="n">GET_FSR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">);</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;FAR    = %08x    PAR    = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">GET_FAR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">),</span> <span class="n">GET_PAR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">));</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;FSR    = %08x [%s%s%s%s%s%s%s%s%s%s]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fsr</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;TF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;AFF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;APF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;TLBMF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;HTWDEEF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;HTWSEEF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;MHF &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x10000</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;SL &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x40000000</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;SS &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;MULTI &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;FSYNR0 = %08x    FSYNR1 = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">GET_FSYNR0</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">),</span> <span class="n">GET_FSYNR1</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">));</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;TTBR0  = %08x    TTBR1  = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">GET_TTBR0</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">),</span> <span class="n">GET_TTBR1</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">));</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SCTLR  = %08x    ACTLR  = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">GET_SCTLR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">),</span> <span class="n">GET_ACTLR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">));</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PRRR   = %08x    NMRR   = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">GET_PRRR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">),</span> <span class="n">GET_NMRR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctx</span><span class="p">));</span>
<span class="p">}</span>

<span class="n">irqreturn_t</span> <span class="nf">msm_iommu_fault_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msm_iommu_drvdata</span> <span class="o">*</span><span class="n">drvdata</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drvdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Invalid device ID in context interrupt handler</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unexpected IOMMU page fault!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;base = %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">base</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__enable_clocks</span><span class="p">(</span><span class="n">drvdata</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">drvdata</span><span class="o">-&gt;</span><span class="n">ncb</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fsr</span> <span class="o">=</span> <span class="n">GET_FSR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fsr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Fault occurred in context %d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Interesting registers:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">print_ctx_regs</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">SET_FSR</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x4000000F</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">__disable_clocks</span><span class="p">(</span><span class="n">drvdata</span><span class="p">);</span>
<span class="nl">fail:</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msm_iommu_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">iommu_ops</span> <span class="n">msm_iommu_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">domain_init</span> <span class="o">=</span> <span class="n">msm_iommu_domain_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">domain_destroy</span> <span class="o">=</span> <span class="n">msm_iommu_domain_destroy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">attach_dev</span> <span class="o">=</span> <span class="n">msm_iommu_attach_dev</span><span class="p">,</span>
	<span class="p">.</span><span class="n">detach_dev</span> <span class="o">=</span> <span class="n">msm_iommu_detach_dev</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">msm_iommu_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unmap</span> <span class="o">=</span> <span class="n">msm_iommu_unmap</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iova_to_phys</span> <span class="o">=</span> <span class="n">msm_iommu_iova_to_phys</span><span class="p">,</span>
	<span class="p">.</span><span class="n">domain_has_cap</span> <span class="o">=</span> <span class="n">msm_iommu_domain_has_cap</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pgsize_bitmap</span> <span class="o">=</span> <span class="n">MSM_IOMMU_PGSIZES</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">get_tex_class</span><span class="p">(</span><span class="kt">int</span> <span class="n">icp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ocp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mt</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prrr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nmrr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">c_icp</span><span class="p">,</span> <span class="n">c_ocp</span><span class="p">,</span> <span class="n">c_mt</span><span class="p">,</span> <span class="n">c_nos</span><span class="p">;</span>

	<span class="n">RCP15_PRRR</span><span class="p">(</span><span class="n">prrr</span><span class="p">);</span>
	<span class="n">RCP15_NMRR</span><span class="p">(</span><span class="n">nmrr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_TEX_CLASS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">c_nos</span> <span class="o">=</span> <span class="n">PRRR_NOS</span><span class="p">(</span><span class="n">prrr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">c_mt</span> <span class="o">=</span> <span class="n">PRRR_MT</span><span class="p">(</span><span class="n">prrr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">c_icp</span> <span class="o">=</span> <span class="n">NMRR_ICP</span><span class="p">(</span><span class="n">nmrr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">c_ocp</span> <span class="o">=</span> <span class="n">NMRR_OCP</span><span class="p">(</span><span class="n">nmrr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">icp</span> <span class="o">==</span> <span class="n">c_icp</span> <span class="o">&amp;&amp;</span> <span class="n">ocp</span> <span class="o">==</span> <span class="n">c_ocp</span> <span class="o">&amp;&amp;</span> <span class="n">c_mt</span> <span class="o">==</span> <span class="n">mt</span> <span class="o">&amp;&amp;</span> <span class="n">c_nos</span> <span class="o">==</span> <span class="n">nos</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">setup_iommu_tex_classes</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">msm_iommu_tex_class</span><span class="p">[</span><span class="n">MSM_IOMMU_ATTR_NONCACHED</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">get_tex_class</span><span class="p">(</span><span class="n">CP_NONCACHED</span><span class="p">,</span> <span class="n">CP_NONCACHED</span><span class="p">,</span> <span class="n">MT_NORMAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">msm_iommu_tex_class</span><span class="p">[</span><span class="n">MSM_IOMMU_ATTR_CACHED_WB_WA</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">get_tex_class</span><span class="p">(</span><span class="n">CP_WB_WA</span><span class="p">,</span> <span class="n">CP_WB_WA</span><span class="p">,</span> <span class="n">MT_NORMAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">msm_iommu_tex_class</span><span class="p">[</span><span class="n">MSM_IOMMU_ATTR_CACHED_WB_NWA</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">get_tex_class</span><span class="p">(</span><span class="n">CP_WB_NWA</span><span class="p">,</span> <span class="n">CP_WB_NWA</span><span class="p">,</span> <span class="n">MT_NORMAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">msm_iommu_tex_class</span><span class="p">[</span><span class="n">MSM_IOMMU_ATTR_CACHED_WT</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">get_tex_class</span><span class="p">(</span><span class="n">CP_WT</span><span class="p">,</span> <span class="n">CP_WT</span><span class="p">,</span> <span class="n">MT_NORMAL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">msm_iommu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">setup_iommu_tex_classes</span><span class="p">();</span>
	<span class="n">bus_set_iommu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">platform_bus_type</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msm_iommu_ops</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">msm_iommu_init</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Stepan Moskovchenko &lt;stepanm@codeaurora.org&gt;&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
