/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [41:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [15:0] celloutsig_0_20z;
  wire [28:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_4z & celloutsig_0_3z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & in_data[149]);
  assign celloutsig_0_0z = ~(in_data[1] ^ in_data[22]);
  assign celloutsig_0_1z = ~(in_data[22] ^ celloutsig_0_0z);
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z } / { 1'h1, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_1_6z = { celloutsig_1_5z[10:7], celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } > in_data[149:134];
  assign celloutsig_0_7z = celloutsig_0_2z[3:0] <= celloutsig_0_2z[4:1];
  assign celloutsig_1_10z = ! { celloutsig_1_0z[1], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z[9:4], celloutsig_0_4z, celloutsig_0_3z } || celloutsig_0_2z;
  assign celloutsig_0_13z = { celloutsig_0_10z[5:3], celloutsig_0_0z, celloutsig_0_7z } < { celloutsig_0_9z[10:7], celloutsig_0_11z };
  assign celloutsig_1_7z = in_data[151:146] < { celloutsig_1_0z[1:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = - { celloutsig_1_9z[3:0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_16z = - celloutsig_0_15z[8:2];
  assign celloutsig_0_2z = - { in_data[42:36], celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_0z !== in_data[99:97];
  assign celloutsig_0_3z = { celloutsig_0_2z[5:0], celloutsig_0_0z } !== { celloutsig_0_2z[7:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_12z = | { celloutsig_0_7z, celloutsig_0_2z[6:2] };
  assign celloutsig_1_12z = ~^ { celloutsig_1_9z[3:2], celloutsig_1_1z };
  assign celloutsig_0_4z = ~^ { in_data[32:31], celloutsig_0_3z };
  assign celloutsig_0_24z = ~^ celloutsig_0_16z;
  assign celloutsig_1_1z = ~^ { in_data[140:128], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~^ { in_data[167], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_6z[7:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_9z[9:3], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z[4:3], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z } >>> celloutsig_1_5z[9:5];
  assign celloutsig_1_19z = in_data[189:187] ~^ celloutsig_1_5z[10:8];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } ~^ { celloutsig_0_5z[1:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z[0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z } ~^ { celloutsig_0_2z[7:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_2z[2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } ~^ { celloutsig_0_10z[17:8], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[100:98] ^ in_data[183:181];
  assign celloutsig_1_5z = { in_data[141:135], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } ^ in_data[131:121];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_5z = { in_data[48:46], celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_9z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = celloutsig_0_8z[12:1];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_20z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_20z = celloutsig_0_19z[33:18];
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_3z) | (celloutsig_1_12z & celloutsig_1_4z));
  assign { celloutsig_0_19z[27:2], celloutsig_0_19z[41:28], celloutsig_0_19z[1] } = { celloutsig_0_10z, celloutsig_0_8z[13:0], celloutsig_0_0z } ^ { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_2z[7:2], celloutsig_0_10z[24:11], celloutsig_0_2z[1] };
  assign { out_data[135:128], out_data[98:96], out_data[60:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
