#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec  7 18:01:53 2024
# Process ID: 13344
# Current directory: X:/EC311-Project/test_code/Percy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10860 X:\EC311-Project\test_code\Percy\displayMonday.xpr
# Log file: X:/EC311-Project/test_code/Percy/vivado.log
# Journal file: X:/EC311-Project/test_code/Percy\vivado.jou
# Running On        :ECE-PHO115-22
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700K
# CPU Frequency     :3610 MHz
# CPU Physical cores:12
# CPU Logical cores :20
# Host memory       :16853 MB
# Swap memory       :2550 MB
# Total Virtual     :19403 MB
# Available Virtual :8158 MB
#-----------------------------------------------------------
start_gui
open_project X:/EC311-Project/test_code/Percy/displayMonday.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
close_project
create_project test X:/EC311-Project/test_code/Percy/test -part xc7a100tcsg324-1
add_files -norecurse {X:/EC311-Project/test_code/Percy/vga_top_old.v X:/EC311-Project/test_code/Percy/vga_top.v X:/EC311-Project/test_code/Percy/vga_controller_old.v X:/EC311-Project/test_code/Percy/clk_divider.v X:/EC311-Project/test_code/Percy/clkDiv_tb.v X:/EC311-Project/test_code/Percy/vga_controller.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vga_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vga_top [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
add_files -fileset constrs_1 -norecurse X:/EC311-Project/test_code/Kelsey/constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
export_ip_user_files -of_objects  [get_files X:/EC311-Project/test_code/Percy/vga_top_old.v] -no_script -reset -force -quiet
remove_files  X:/EC311-Project/test_code/Percy/vga_top_old.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {X:/EC311-Project/test_code/Percy/test/test.runs/impl_1/vga_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/EC311-Project/test_code/Percy/test/test.runs/impl_1/vga_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir X:/EC311-Project/test_code/Percy/test/test.srcs/sources_1/new
close [ open X:/EC311-Project/test_code/Percy/test/test.srcs/sources_1/new/letter_selection.v w ]
add_files X:/EC311-Project/test_code/Percy/test/test.srcs/sources_1/new/letter_selection.v
update_compile_order -fileset sources_1
