$comment
	File created using the following command:
		vcd file KronosX.msim.vcd -direction
$end
$date
	Sat May 17 16:47:40 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Z [3] $end
$var wire 1 $ Z [2] $end
$var wire 1 % Z [1] $end
$var wire 1 & Z [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . inst7~0_combout $end
$var wire 1 / inst15~0_combout $end
$var wire 1 0 inst15~combout $end
$var wire 1 1 inst10~0_combout $end
$var wire 1 2 inst6~0_combout $end
$var wire 1 3 inst~combout $end
$var wire 1 4 B~combout [3] $end
$var wire 1 5 B~combout [2] $end
$var wire 1 6 B~combout [1] $end
$var wire 1 7 B~combout [0] $end
$var wire 1 8 A~combout [3] $end
$var wire 1 9 A~combout [2] $end
$var wire 1 : A~combout [1] $end
$var wire 1 ; A~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b111 "
x&
x%
x$
x#
x'
0(
1)
x*
1+
1,
1-
x.
x/
x0
x1
x2
x3
17
16
15
04
1;
0:
09
08
$end
#5642
03
02
#5644
1.
#6043
01
#6313
1/
#6704
10
#9353
0%
#9518
0&
#9599
0$
#11350
1#
#1000000
