// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_pp0_stage0 = 15'd32;
parameter    ap_ST_fsm_state22 = 15'd64;
parameter    ap_ST_fsm_state23 = 15'd128;
parameter    ap_ST_fsm_state24 = 15'd256;
parameter    ap_ST_fsm_state25 = 15'd512;
parameter    ap_ST_fsm_state26 = 15'd1024;
parameter    ap_ST_fsm_state27 = 15'd2048;
parameter    ap_ST_fsm_state28 = 15'd4096;
parameter    ap_ST_fsm_state29 = 15'd8192;
parameter    ap_ST_fsm_state30 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [31:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg[31:0] res_V_V_din;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [863:0] layer_in_V_12;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
wire   [7:0] w2_V_address0;
reg    w2_V_ce0;
wire   [14:0] w2_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
reg   [0:0] and_ln215_14_reg_1019;
reg   [7:0] ir1_0_i_i_i21_reg_174;
reg   [7:0] in_index_reg_185;
reg   [31:0] tmp_V_20620_reg_196;
reg   [31:0] tmp_V_20718_reg_207;
reg   [31:0] tmp_V_20816_reg_218;
reg   [31:0] tmp_V_20914_reg_229;
reg   [31:0] tmp_V_21012_reg_240;
reg   [31:0] tmp_V_21110_reg_251;
reg   [31:0] tmp_V_2128_reg_262;
reg   [31:0] tmp_V_2136_reg_273;
reg   [15:0] phi_mul_reg_284;
reg   [31:0] tmp_V_214_reg_295;
reg   [31:0] tmp_V_213_reg_326;
reg   [31:0] tmp_V_212_reg_357;
reg   [31:0] tmp_V_211_reg_388;
reg   [31:0] tmp_V_210_reg_419;
reg   [31:0] tmp_V_209_reg_450;
reg   [31:0] tmp_V_208_reg_481;
reg   [31:0] tmp_V_207_reg_512;
reg   [31:0] tmp_V_reg_972;
reg   [31:0] tmp_V_205_reg_977;
reg   [31:0] tmp_V_206_reg_982;
reg   [31:0] sX_3_load_reg_987;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln215_fu_601_p2;
reg   [0:0] icmp_ln215_reg_992;
reg   [31:0] sY_3_load_reg_997;
wire   [0:0] icmp_ln215_19_fu_611_p2;
reg   [0:0] icmp_ln215_19_reg_1002;
reg   [31:0] pY_3_load_reg_1007;
reg   [31:0] pX_3_load_reg_1013;
wire   [0:0] and_ln215_14_fu_669_p2;
wire   [14:0] i_fu_675_p2;
reg   [14:0] i_reg_1023;
wire   [863:0] select_ln532_13_fu_741_p3;
reg   [863:0] select_ln532_13_reg_1028;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state12_pp0_stage0_iter6;
wire    ap_block_state13_pp0_stage0_iter7;
wire    ap_block_state14_pp0_stage0_iter8;
wire    ap_block_state15_pp0_stage0_iter9;
wire    ap_block_state16_pp0_stage0_iter10;
wire    ap_block_state17_pp0_stage0_iter11;
wire    ap_block_state18_pp0_stage0_iter12;
wire    ap_block_state19_pp0_stage0_iter13;
wire    ap_block_state20_pp0_stage0_iter14;
wire    ap_block_state21_pp0_stage0_iter15;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] select_ln532_14_fu_749_p3;
reg   [9:0] select_ln532_14_reg_1033;
wire   [9:0] sub_ln532_21_fu_757_p2;
reg   [9:0] sub_ln532_21_reg_1038;
reg   [9:0] sub_ln532_21_reg_1038_pp0_iter1_reg;
reg   [9:0] sub_ln532_21_reg_1038_pp0_iter2_reg;
reg   [9:0] sub_ln532_21_reg_1038_pp0_iter3_reg;
reg   [9:0] sub_ln532_21_reg_1038_pp0_iter4_reg;
reg   [9:0] sub_ln532_21_reg_1038_pp0_iter5_reg;
reg   [9:0] sub_ln532_21_reg_1038_pp0_iter6_reg;
wire   [7:0] ir_fu_768_p2;
reg   [7:0] ir_reg_1048;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] select_ln544_fu_786_p3;
reg   [7:0] select_ln544_reg_1053;
wire   [0:0] icmp_ln514_fu_794_p2;
reg   [0:0] icmp_ln514_reg_1058;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter1_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter2_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter3_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter4_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter5_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter6_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter7_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter8_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter9_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter10_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter11_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter12_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter13_reg;
reg   [0:0] icmp_ln514_reg_1058_pp0_iter14_reg;
reg   [14:0] w2_V_load_reg_1067;
reg   [14:0] w2_V_load_reg_1067_pp0_iter2_reg;
reg   [14:0] w2_V_load_reg_1067_pp0_iter3_reg;
reg   [14:0] w2_V_load_reg_1067_pp0_iter4_reg;
reg   [14:0] w2_V_load_reg_1067_pp0_iter5_reg;
reg   [14:0] w2_V_load_reg_1067_pp0_iter6_reg;
reg   [14:0] w2_V_load_reg_1067_pp0_iter7_reg;
wire   [863:0] grp_fu_803_p2;
reg   [863:0] lshr_ln532_reg_1072;
wire   [31:0] trunc_ln532_fu_822_p1;
reg   [31:0] trunc_ln532_reg_1077;
wire   [30:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554_ap_return;
reg   [30:0] p_0_reg_1082;
wire   [15:0] add_ln521_fu_826_p2;
reg   [15:0] add_ln521_reg_1087;
reg    ap_enable_reg_pp0_iter14;
wire   [2:0] trunc_ln_fu_832_p4;
wire   [0:0] icmp_ln237_fu_881_p2;
reg   [0:0] icmp_ln237_reg_1096;
reg    ap_block_state29;
wire   [31:0] select_ln252_fu_902_p3;
reg   [31:0] select_ln252_reg_1100;
wire   [0:0] icmp_ln241_fu_921_p2;
reg   [0:0] icmp_ln241_reg_1105;
wire   [31:0] select_ln247_fu_942_p3;
reg   [31:0] select_ln247_reg_1109;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter15;
reg    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_start;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_done;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_idle;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_ready;
wire   [95:0] call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_data_V_read;
wire   [863:0] call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_return;
reg   [14:0] i_0_i22_reg_162;
reg    ap_block_state1;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln206_fu_966_p2;
reg   [7:0] ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_in_index_phi_fu_189_p4;
reg   [31:0] ap_phi_mux_tmp_V_20620_phi_fu_200_p4;
reg   [31:0] ap_phi_mux_tmp_V_20718_phi_fu_211_p4;
reg   [31:0] ap_phi_mux_tmp_V_20816_phi_fu_222_p4;
reg   [31:0] ap_phi_mux_tmp_V_20914_phi_fu_233_p4;
reg   [31:0] ap_phi_mux_tmp_V_21012_phi_fu_244_p4;
reg   [31:0] ap_phi_mux_tmp_V_21110_phi_fu_255_p4;
reg   [31:0] ap_phi_mux_tmp_V_2128_phi_fu_266_p4;
reg   [31:0] ap_phi_mux_tmp_V_2136_phi_fu_277_p4;
reg   [15:0] ap_phi_mux_phi_mul_phi_fu_288_p4;
wire   [31:0] acc_0_V_fu_867_p2;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_214_reg_295;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_213_reg_326;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_212_reg_357;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_211_reg_388;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_210_reg_419;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_209_reg_450;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_208_reg_481;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_207_reg_512;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_547_p4;
reg   [31:0] storemerge_i_reg_543;
wire   [63:0] zext_ln532_fu_763_p1;
wire   [31:0] add_ln245_fu_926_p2;
wire   [31:0] add_ln250_fu_886_p2;
wire   [30:0] tmp_20_fu_621_p4;
wire   [30:0] tmp_21_fu_641_p4;
wire   [0:0] icmp_ln215_20_fu_631_p2;
wire   [0:0] icmp_ln215_21_fu_651_p2;
wire   [0:0] and_ln215_13_fu_663_p2;
wire   [0:0] and_ln215_fu_657_p2;
wire   [4:0] empty_223_fu_681_p1;
wire   [9:0] tmp_s_fu_685_p3;
wire   [9:0] empty_224_fu_693_p2;
wire   [0:0] icmp_ln532_fu_699_p2;
wire   [9:0] sub_ln532_fu_715_p2;
wire   [9:0] sub_ln532_20_fu_727_p2;
reg   [863:0] tmp_22_fu_705_p4;
wire   [9:0] sub_ln532_19_fu_721_p2;
wire   [9:0] select_ln532_fu_733_p3;
wire   [7:0] add_ln544_fu_774_p2;
wire   [0:0] icmp_ln544_fu_780_p2;
wire   [863:0] grp_fu_803_p1;
wire   [863:0] zext_ln532_14_fu_808_p1;
wire   [863:0] lshr_ln532_7_fu_811_p2;
wire   [863:0] and_ln532_fu_817_p2;
wire   [2:0] tmp_7_fu_842_p9;
wire  signed [31:0] sext_ln703_fu_864_p1;
wire   [31:0] tmp_7_fu_842_p10;
wire   [31:0] add_ln252_fu_897_p2;
wire   [31:0] add_ln247_fu_937_p2;
reg   [14:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_326;
reg    ap_condition_335;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
#0 layer_in_V_12 = 864'd0;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V #(
    .DataWidth( 15 ),
    .AddressRange( 216 ),
    .AddressWidth( 8 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(trunc_ln532_reg_1077),
    .w_V(w2_V_load_reg_1067_pp0_iter7_reg),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554_ap_return)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_start),
    .ap_done(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_done),
    .ap_idle(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_idle),
    .ap_ready(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_ready),
    .data_V_read(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_data_V_read),
    .output_V_read(layer_in_V_12),
    .ap_return(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_return)
);

myproject_axi_lshr_864ns_10ns_864_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .OP( 1 ),
    .din0_WIDTH( 864 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 864 ))
myproject_axi_lshr_864ns_10ns_864_6_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln532_13_reg_1028),
    .din1(grp_fu_803_p1),
    .ce(1'b1),
    .dout(grp_fu_803_p2)
);

myproject_axi_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
myproject_axi_mux_83_32_1_1_U22(
    .din0(ap_phi_mux_tmp_V_20620_phi_fu_200_p4),
    .din1(ap_phi_mux_tmp_V_20718_phi_fu_211_p4),
    .din2(ap_phi_mux_tmp_V_20816_phi_fu_222_p4),
    .din3(ap_phi_mux_tmp_V_20914_phi_fu_233_p4),
    .din4(ap_phi_mux_tmp_V_21012_phi_fu_244_p4),
    .din5(ap_phi_mux_tmp_V_21110_phi_fu_255_p4),
    .din6(ap_phi_mux_tmp_V_2128_phi_fu_266_p4),
    .din7(ap_phi_mux_tmp_V_2136_phi_fu_277_p4),
    .din8(tmp_7_fu_842_p9),
    .dout(tmp_7_fu_842_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln206_fu_966_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln514_fu_794_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_966_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        i_0_i22_reg_162 <= i_reg_1023;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i22_reg_162 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_185 <= select_ln544_reg_1053;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        in_index_reg_185 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir1_0_i_i_i21_reg_174 <= ir_reg_1048;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        ir1_0_i_i_i21_reg_174 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_326)) begin
        if ((icmp_ln237_fu_881_p2 == 1'd1)) begin
            pX_3 <= 32'd0;
        end else if ((icmp_ln237_fu_881_p2 == 1'd0)) begin
            pX_3 <= add_ln250_fu_886_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_335)) begin
        if ((icmp_ln241_fu_921_p2 == 1'd1)) begin
            pY_3 <= 32'd0;
        end else if ((icmp_ln241_fu_921_p2 == 1'd0)) begin
            pY_3 <= add_ln245_fu_926_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        phi_mul_reg_284 <= add_ln521_reg_1087;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        phi_mul_reg_284 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_1096 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        sX_3 <= select_ln252_reg_1100;
    end else if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29) & (icmp_ln237_fu_881_p2 == 1'd1))) begin
        sX_3 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29) & (icmp_ln241_fu_921_p2 == 1'd1) & (icmp_ln237_fu_881_p2 == 1'd1))) begin
        storemerge_i_reg_543 <= 32'd0;
    end else if (((icmp_ln241_reg_1105 == 1'd0) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln237_reg_1096 == 1'd1))) begin
        storemerge_i_reg_543 <= select_ln247_reg_1109;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_20620_reg_196 <= tmp_V_207_reg_512;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_20620_reg_196 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_20718_reg_207 <= tmp_V_208_reg_481;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_20718_reg_207 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_207_reg_512 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_207_reg_512 <= ap_phi_mux_tmp_V_20620_phi_fu_200_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_207_reg_512 <= ap_phi_reg_pp0_iter14_tmp_V_207_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_20816_reg_218 <= tmp_V_209_reg_450;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_20816_reg_218 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_208_reg_481 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_208_reg_481 <= ap_phi_mux_tmp_V_20718_phi_fu_211_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_208_reg_481 <= ap_phi_reg_pp0_iter14_tmp_V_208_reg_481;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_20914_reg_229 <= tmp_V_210_reg_419;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_20914_reg_229 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_209_reg_450 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_209_reg_450 <= ap_phi_mux_tmp_V_20816_phi_fu_222_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_209_reg_450 <= ap_phi_reg_pp0_iter14_tmp_V_209_reg_450;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_21012_reg_240 <= tmp_V_211_reg_388;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_21012_reg_240 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_210_reg_419 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_210_reg_419 <= ap_phi_mux_tmp_V_20914_phi_fu_233_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_210_reg_419 <= ap_phi_reg_pp0_iter14_tmp_V_210_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_21110_reg_251 <= tmp_V_212_reg_357;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_21110_reg_251 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_211_reg_388 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_211_reg_388 <= ap_phi_mux_tmp_V_21012_phi_fu_244_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_211_reg_388 <= ap_phi_reg_pp0_iter14_tmp_V_211_reg_388;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_2128_reg_262 <= tmp_V_213_reg_326;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_2128_reg_262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_212_reg_357 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_212_reg_357 <= ap_phi_mux_tmp_V_21110_phi_fu_255_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_212_reg_357 <= ap_phi_reg_pp0_iter14_tmp_V_212_reg_357;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        tmp_V_2136_reg_273 <= tmp_V_214_reg_295;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
        tmp_V_2136_reg_273 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_213_reg_326 <= acc_0_V_fu_867_p2;
    end else if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_213_reg_326 <= ap_phi_mux_tmp_V_2128_phi_fu_266_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_213_reg_326 <= ap_phi_reg_pp0_iter14_tmp_V_213_reg_326;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln_fu_832_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_832_p4 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_214_reg_295 <= ap_phi_mux_tmp_V_2136_phi_fu_277_p4;
    end else if (((trunc_ln_fu_832_p4 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_214_reg_295 <= acc_0_V_fu_867_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_214_reg_295 <= ap_phi_reg_pp0_iter14_tmp_V_214_reg_295;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        add_ln521_reg_1087 <= add_ln521_fu_826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln215_14_reg_1019 <= and_ln215_14_fu_669_p2;
        i_reg_1023 <= i_fu_675_p2;
        icmp_ln215_19_reg_1002 <= icmp_ln215_19_fu_611_p2;
        icmp_ln215_reg_992 <= icmp_ln215_fu_601_p2;
        layer_in_V_12 <= call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_return;
        pX_3_load_reg_1013 <= pX_3;
        pY_3_load_reg_1007 <= pY_3;
        sX_3_load_reg_987 <= sX_3;
        sY_3_load_reg_997 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29))) begin
        icmp_ln237_reg_1096 <= icmp_ln237_fu_881_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29) & (icmp_ln237_fu_881_p2 == 1'd1))) begin
        icmp_ln241_reg_1105 <= icmp_ln241_fu_921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln514_reg_1058 <= icmp_ln514_fu_794_p2;
        icmp_ln514_reg_1058_pp0_iter1_reg <= icmp_ln514_reg_1058;
        select_ln532_13_reg_1028 <= select_ln532_13_fu_741_p3;
        select_ln532_14_reg_1033 <= select_ln532_14_fu_749_p3;
        sub_ln532_21_reg_1038[9 : 1] <= sub_ln532_21_fu_757_p2[9 : 1];
        sub_ln532_21_reg_1038_pp0_iter1_reg[9 : 1] <= sub_ln532_21_reg_1038[9 : 1];
        w2_V_load_reg_1067 <= w2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln514_reg_1058_pp0_iter10_reg <= icmp_ln514_reg_1058_pp0_iter9_reg;
        icmp_ln514_reg_1058_pp0_iter11_reg <= icmp_ln514_reg_1058_pp0_iter10_reg;
        icmp_ln514_reg_1058_pp0_iter12_reg <= icmp_ln514_reg_1058_pp0_iter11_reg;
        icmp_ln514_reg_1058_pp0_iter13_reg <= icmp_ln514_reg_1058_pp0_iter12_reg;
        icmp_ln514_reg_1058_pp0_iter14_reg <= icmp_ln514_reg_1058_pp0_iter13_reg;
        icmp_ln514_reg_1058_pp0_iter2_reg <= icmp_ln514_reg_1058_pp0_iter1_reg;
        icmp_ln514_reg_1058_pp0_iter3_reg <= icmp_ln514_reg_1058_pp0_iter2_reg;
        icmp_ln514_reg_1058_pp0_iter4_reg <= icmp_ln514_reg_1058_pp0_iter3_reg;
        icmp_ln514_reg_1058_pp0_iter5_reg <= icmp_ln514_reg_1058_pp0_iter4_reg;
        icmp_ln514_reg_1058_pp0_iter6_reg <= icmp_ln514_reg_1058_pp0_iter5_reg;
        icmp_ln514_reg_1058_pp0_iter7_reg <= icmp_ln514_reg_1058_pp0_iter6_reg;
        icmp_ln514_reg_1058_pp0_iter8_reg <= icmp_ln514_reg_1058_pp0_iter7_reg;
        icmp_ln514_reg_1058_pp0_iter9_reg <= icmp_ln514_reg_1058_pp0_iter8_reg;
        lshr_ln532_reg_1072 <= grp_fu_803_p2;
        p_0_reg_1082 <= grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554_ap_return;
        sub_ln532_21_reg_1038_pp0_iter2_reg[9 : 1] <= sub_ln532_21_reg_1038_pp0_iter1_reg[9 : 1];
        sub_ln532_21_reg_1038_pp0_iter3_reg[9 : 1] <= sub_ln532_21_reg_1038_pp0_iter2_reg[9 : 1];
        sub_ln532_21_reg_1038_pp0_iter4_reg[9 : 1] <= sub_ln532_21_reg_1038_pp0_iter3_reg[9 : 1];
        sub_ln532_21_reg_1038_pp0_iter5_reg[9 : 1] <= sub_ln532_21_reg_1038_pp0_iter4_reg[9 : 1];
        sub_ln532_21_reg_1038_pp0_iter6_reg[9 : 1] <= sub_ln532_21_reg_1038_pp0_iter5_reg[9 : 1];
        trunc_ln532_reg_1077 <= trunc_ln532_fu_822_p1;
        w2_V_load_reg_1067_pp0_iter2_reg <= w2_V_load_reg_1067;
        w2_V_load_reg_1067_pp0_iter3_reg <= w2_V_load_reg_1067_pp0_iter2_reg;
        w2_V_load_reg_1067_pp0_iter4_reg <= w2_V_load_reg_1067_pp0_iter3_reg;
        w2_V_load_reg_1067_pp0_iter5_reg <= w2_V_load_reg_1067_pp0_iter4_reg;
        w2_V_load_reg_1067_pp0_iter6_reg <= w2_V_load_reg_1067_pp0_iter5_reg;
        w2_V_load_reg_1067_pp0_iter7_reg <= w2_V_load_reg_1067_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_1048 <= ir_fu_768_p2;
        select_ln544_reg_1053 <= select_ln544_fu_786_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln237_reg_1096 == 1'd1))) begin
        sY_3 <= ap_phi_mux_storemerge_i_phi_fu_547_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (icmp_ln241_fu_921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29) & (icmp_ln237_fu_881_p2 == 1'd1))) begin
        select_ln247_reg_1109 <= select_ln247_fu_942_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (icmp_ln237_fu_881_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        select_ln252_reg_1100 <= select_ln252_fu_902_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_205_reg_977 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_206_reg_982 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_reg_972 <= data_V_V_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln206_fu_966_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_in_index_phi_fu_189_p4 = select_ln544_reg_1053;
    end else begin
        ap_phi_mux_in_index_phi_fu_189_p4 = in_index_reg_185;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4 = ir_reg_1048;
    end else begin
        ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4 = ir1_0_i_i_i21_reg_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_phi_mul_phi_fu_288_p4 = add_ln521_reg_1087;
    end else begin
        ap_phi_mux_phi_mul_phi_fu_288_p4 = phi_mul_reg_284;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_1105 == 1'd0) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln237_reg_1096 == 1'd1))) begin
        ap_phi_mux_storemerge_i_phi_fu_547_p4 = select_ln247_reg_1109;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_547_p4 = storemerge_i_reg_543;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_20620_phi_fu_200_p4 = tmp_V_207_reg_512;
    end else begin
        ap_phi_mux_tmp_V_20620_phi_fu_200_p4 = tmp_V_20620_reg_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_20718_phi_fu_211_p4 = tmp_V_208_reg_481;
    end else begin
        ap_phi_mux_tmp_V_20718_phi_fu_211_p4 = tmp_V_20718_reg_207;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_20816_phi_fu_222_p4 = tmp_V_209_reg_450;
    end else begin
        ap_phi_mux_tmp_V_20816_phi_fu_222_p4 = tmp_V_20816_reg_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_20914_phi_fu_233_p4 = tmp_V_210_reg_419;
    end else begin
        ap_phi_mux_tmp_V_20914_phi_fu_233_p4 = tmp_V_20914_reg_229;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_21012_phi_fu_244_p4 = tmp_V_211_reg_388;
    end else begin
        ap_phi_mux_tmp_V_21012_phi_fu_244_p4 = tmp_V_21012_reg_240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_21110_phi_fu_255_p4 = tmp_V_212_reg_357;
    end else begin
        ap_phi_mux_tmp_V_21110_phi_fu_255_p4 = tmp_V_21110_reg_251;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_2128_phi_fu_266_p4 = tmp_V_213_reg_326;
    end else begin
        ap_phi_mux_tmp_V_2128_phi_fu_266_p4 = tmp_V_2128_reg_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_1058_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_mux_tmp_V_2136_phi_fu_277_p4 = tmp_V_214_reg_295;
    end else begin
        ap_phi_mux_tmp_V_2136_phi_fu_277_p4 = tmp_V_2136_reg_273;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_start = 1'b1;
    end else begin
        call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln206_fu_966_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state29) & (1'd1 == and_ln215_14_reg_1019)))) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29) & (1'd1 == and_ln215_14_reg_1019))) begin
        res_V_V_din = tmp_V_214_reg_295;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        res_V_V_din = tmp_V_213_reg_326;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        res_V_V_din = tmp_V_212_reg_357;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        res_V_V_din = tmp_V_211_reg_388;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        res_V_V_din = tmp_V_210_reg_419;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        res_V_V_din = tmp_V_209_reg_450;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        res_V_V_din = tmp_V_208_reg_481;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        res_V_V_din = tmp_V_207_reg_512;
    end else begin
        res_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29) & (1'd1 == and_ln215_14_reg_1019)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state27)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == and_ln215_14_fu_669_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln206_fu_966_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_867_p2 = ($signed(sext_ln703_fu_864_p1) + $signed(tmp_7_fu_842_p10));

assign add_ln245_fu_926_p2 = (pY_3_load_reg_1007 + 32'd1);

assign add_ln247_fu_937_p2 = (sY_3_load_reg_997 + 32'd1);

assign add_ln250_fu_886_p2 = (pX_3_load_reg_1013 + 32'd1);

assign add_ln252_fu_897_p2 = (sX_3_load_reg_987 + 32'd1);

assign add_ln521_fu_826_p2 = (16'd304 + ap_phi_mux_phi_mul_phi_fu_288_p4);

assign add_ln544_fu_774_p2 = (ap_phi_mux_in_index_phi_fu_189_p4 + 8'd1);

assign and_ln215_13_fu_663_p2 = (icmp_ln215_21_fu_651_p2 & icmp_ln215_20_fu_631_p2);

assign and_ln215_14_fu_669_p2 = (and_ln215_fu_657_p2 & and_ln215_13_fu_663_p2);

assign and_ln215_fu_657_p2 = (icmp_ln215_fu_601_p2 & icmp_ln215_19_fu_611_p2);

assign and_ln532_fu_817_p2 = (lshr_ln532_reg_1072 & lshr_ln532_7_fu_811_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29 = ((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019));
end

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_326 = (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29));
end

always @ (*) begin
    ap_condition_335 = (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_14_reg_1019)) & (1'b1 == ap_CS_fsm_state29) & (icmp_ln237_fu_881_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter14_tmp_V_207_reg_512 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_208_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_209_reg_450 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_210_reg_419 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_211_reg_388 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_212_reg_357 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_213_reg_326 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_214_reg_295 = 'bx;

assign ap_ready = internal_ap_ready;

assign call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560_data_V_read = {{{tmp_V_206_reg_982}, {tmp_V_205_reg_977}}, {tmp_V_reg_972}};

assign empty_223_fu_681_p1 = ap_phi_mux_in_index_phi_fu_189_p4[4:0];

assign empty_224_fu_693_p2 = (tmp_s_fu_685_p3 | 10'd31);

assign grp_fu_803_p1 = select_ln532_14_reg_1033;

assign i_fu_675_p2 = (i_0_i22_reg_162 + 15'd1);

assign icmp_ln206_fu_966_p2 = ((i_0_i22_reg_162 == 15'd16899) ? 1'b1 : 1'b0);

assign icmp_ln215_19_fu_611_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_20_fu_631_p2 = (($signed(tmp_20_fu_621_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_21_fu_651_p2 = (($signed(tmp_21_fu_641_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_601_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_881_p2 = ((pX_3_load_reg_1013 == 32'd129) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_921_p2 = ((pY_3_load_reg_1007 == 32'd129) ? 1'b1 : 1'b0);

assign icmp_ln514_fu_794_p2 = ((ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4 == 8'd215) ? 1'b1 : 1'b0);

assign icmp_ln532_fu_699_p2 = ((tmp_s_fu_685_p3 > empty_224_fu_693_p2) ? 1'b1 : 1'b0);

assign icmp_ln544_fu_780_p2 = ((add_ln544_fu_774_p2 < 8'd27) ? 1'b1 : 1'b0);

assign ir_fu_768_p2 = (8'd1 + ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4);

assign lshr_ln532_7_fu_811_p2 = 864'd123003155723136208567847447683223664415731869180715065944930703618254955521953492303010368693540149343822709050322214299552689203876695953600699775494388206142090885899729347827083318884583758435450548517566916626912548274908112766882031433928533568160966639615 >> zext_ln532_14_fu_808_p1;

assign select_ln247_fu_942_p3 = ((icmp_ln215_19_reg_1002[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_937_p2);

assign select_ln252_fu_902_p3 = ((icmp_ln215_reg_992[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_897_p2);

assign select_ln532_13_fu_741_p3 = ((icmp_ln532_fu_699_p2[0:0] === 1'b1) ? tmp_22_fu_705_p4 : layer_in_V_12);

assign select_ln532_14_fu_749_p3 = ((icmp_ln532_fu_699_p2[0:0] === 1'b1) ? sub_ln532_19_fu_721_p2 : tmp_s_fu_685_p3);

assign select_ln532_fu_733_p3 = ((icmp_ln532_fu_699_p2[0:0] === 1'b1) ? sub_ln532_fu_715_p2 : sub_ln532_20_fu_727_p2);

assign select_ln544_fu_786_p3 = ((icmp_ln544_fu_780_p2[0:0] === 1'b1) ? add_ln544_fu_774_p2 : 8'd0);

assign sext_ln703_fu_864_p1 = $signed(p_0_reg_1082);

assign start_out = real_start;

assign sub_ln532_19_fu_721_p2 = ($signed(10'd863) - $signed(tmp_s_fu_685_p3));

assign sub_ln532_20_fu_727_p2 = (empty_224_fu_693_p2 - tmp_s_fu_685_p3);

assign sub_ln532_21_fu_757_p2 = ($signed(10'd863) - $signed(select_ln532_fu_733_p3));

assign sub_ln532_fu_715_p2 = (tmp_s_fu_685_p3 - empty_224_fu_693_p2);

assign tmp_20_fu_621_p4 = {{pY_3[31:1]}};

assign tmp_21_fu_641_p4 = {{pX_3[31:1]}};

integer ap_tvar_int_0;

always @ (layer_in_V_12) begin
    for (ap_tvar_int_0 = 864 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 863 - 0) begin
            tmp_22_fu_705_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_22_fu_705_p4[ap_tvar_int_0] = layer_in_V_12[863 - ap_tvar_int_0];
        end
    end
end

assign tmp_7_fu_842_p9 = {{ap_phi_mux_phi_mul_phi_fu_288_p4[15:13]}};

assign tmp_s_fu_685_p3 = {{empty_223_fu_681_p1}, {5'd0}};

assign trunc_ln532_fu_822_p1 = and_ln532_fu_817_p2[31:0];

assign trunc_ln_fu_832_p4 = {{ap_phi_mux_phi_mul_phi_fu_288_p4[15:13]}};

assign w2_V_address0 = zext_ln532_fu_763_p1;

assign zext_ln532_14_fu_808_p1 = sub_ln532_21_reg_1038_pp0_iter6_reg;

assign zext_ln532_fu_763_p1 = ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4;

always @ (posedge ap_clk) begin
    sub_ln532_21_reg_1038[0] <= 1'b0;
    sub_ln532_21_reg_1038_pp0_iter1_reg[0] <= 1'b0;
    sub_ln532_21_reg_1038_pp0_iter2_reg[0] <= 1'b0;
    sub_ln532_21_reg_1038_pp0_iter3_reg[0] <= 1'b0;
    sub_ln532_21_reg_1038_pp0_iter4_reg[0] <= 1'b0;
    sub_ln532_21_reg_1038_pp0_iter5_reg[0] <= 1'b0;
    sub_ln532_21_reg_1038_pp0_iter6_reg[0] <= 1'b0;
end

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s
