<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08622711-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08622711</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13228461</doc-number>
<date>20110909</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>CN</country>
<doc-number>2011 1 0141787</doc-number>
<date>20110530</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>136</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>F</section>
<class>04</class>
<subclass>B</subclass>
<main-group>49</main-group>
<subgroup>00</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>F</section>
<class>04</class>
<subclass>B</subclass>
<main-group>49</main-group>
<subgroup>06</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>417  1</main-classification>
<further-classification>417 441</further-classification>
</classification-national>
<invention-title id="d2e71">Fan control circuit</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>7132809</doc-number>
<kind>B1</kind>
<name>Chang</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>31840013</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>7355359</doc-number>
<kind>B2</kind>
<name>Kuo</name>
<date>20080400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>318268</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>8055124</doc-number>
<kind>B2</kind>
<name>Pan</name>
<date>20111100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>388811</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>8248016</doc-number>
<kind>B2</kind>
<name>Huang</name>
<date>20120800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>318471</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>2010/0145548</doc-number>
<kind>A1</kind>
<name>Ou et al.</name>
<date>20100600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>700300</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>2011/0084632</doc-number>
<kind>A1</kind>
<name>Ou</name>
<date>20110400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>318268</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>2011/0102037</doc-number>
<kind>A1</kind>
<name>Cheng et al.</name>
<date>20110500</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>327161</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>2011/0169467</doc-number>
<kind>A1</kind>
<name>Pan et al.</name>
<date>20110700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>323282</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>2012/0081056</doc-number>
<kind>A1</kind>
<name>Tian et al.</name>
<date>20120400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>318472</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>2012/0139614</doc-number>
<kind>A1</kind>
<name>Hou</name>
<date>20120600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>327427</main-classification></classification-national>
</us-citation>
</us-references-cited>
<number-of-claims>1</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>417 441</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>1</number-of-drawing-sheets>
<number-of-figures>1</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120308400</doc-number>
<kind>A1</kind>
<date>20121206</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Wu</last-name>
<first-name>Kang</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Chen</last-name>
<first-name>Guo-Yi</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Wu</last-name>
<first-name>Kang</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Chen</last-name>
<first-name>Guo-Yi</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Altis Law Group, Inc.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd.</orgname>
<role>03</role>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</assignee>
<assignee>
<addressbook>
<orgname>Hon Hai Precision Industry Co., Ltd.</orgname>
<role>03</role>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Kramer</last-name>
<first-name>Devon</first-name>
<department>3746</department>
</primary-examiner>
<assistant-examiner>
<last-name>Pekarskaya</last-name>
<first-name>Lilya</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A fan control circuit of a computer includes a fan interface connected to a connector of a fan, a fan controller, a NOT gate, and an electronic switch. The fan controller outputs a PWM signal to the fan interface to control the operation of the fan, and includes a GPIO interface to output a voltage control signal to the NOT gate to switch the electronic switch on or off. A signal output of the electronic switch is connected to the fan interface. The voltage control signal is high level at the start up moment of the computer, and thus does not turn on the fan via the electronic switch. After a preset delay period, the voltage control signal is turned low by the fan controller so that the fan interface receives the PWM signal.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="103.55mm" wi="182.03mm" file="US08622711-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="187.45mm" wi="113.45mm" orientation="landscape" file="US08622711-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application is related to a U.S. patent application entitled &#x201c;FAN CONTROL CIRCUIT,&#x201d; with the same assignee as the instant application and with application Ser. No. 13/228,462. The disclosure of the above identified application is incorporated herein by reference.</p>
<heading id="h-0002" level="1">BACKGROUND</heading>
<p id="p-0003" num="0002">1. Technical Field</p>
<p id="p-0004" num="0003">The present disclosure relates to a fan control circuit.</p>
<p id="p-0005" num="0004">2. Description of Related Art</p>
<p id="p-0006" num="0005">A server typically includes multiple fans, which rotate at full speed at the moment of the server being started up. The power consumed by the interior components of the server, such as motherboards, hard disk drives and fans, can be up to a thousand kilowatts at the start up moment, which may cause instability in the power supply to the server, and high power consumption. Delay circuitry has been used to make the fans start operating after a preset delay period, however, many delay circuits include multiple extra components, which results in high cost.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWING</heading>
<p id="p-0007" num="0006">Many aspects of the embodiments can be better understood with reference to the following drawing. The components in the drawing are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present embodiments.</p>
<p id="p-0008" num="0007">The drawing is a block diagram of an exemplary embodiment of a fan control circuit connected to a fan via a fan connector.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0009" num="0008">The disclosure, including the accompanying drawing, is illustrated by way of example and not by way of limitation. It should be noted that references to &#x201c;an&#x201d; or &#x201c;one&#x201d; embodiment in this disclosure are not necessarily to the same embodiment, and such references mean at least one.</p>
<p id="p-0010" num="0009">Referring to the FIGURE, an exemplary embodiment of a fan control circuit <b>100</b> of a computer includes a fan controller <b>90</b>, an electronic switch chip <b>40</b>, a NOT gate <b>50</b>, and a fan interface <b>30</b> for connecting with a connector <b>25</b> of a fan <b>20</b>.</p>
<p id="p-0011" num="0010">The fan controller <b>90</b> includes a rotational speed control pin <b>16</b> which outputs a pulse width modulation (PWM) signal, and a general purpose input/output (GPIO) interface <b>95</b> with a control pin <b>12</b> for outputting a voltage control signal. The rotational speed control pin <b>16</b> is connected to a control pin <b>14</b> of the fan interface <b>30</b> to transmit the PWM signal to the fan interface <b>30</b> to control the operation of the fan <b>20</b>. The control pin <b>12</b> of the GPIO interface <b>95</b> is connected to the input of the NOT gate <b>50</b> for outputting the voltage control signal, which is at a high level at the moment of the computer being started up, and after a delay period, becomes a low level signal under the control of the fan controller <b>90</b>.</p>
<p id="p-0012" num="0011">The electronic switch chip <b>40</b> (e.g. NC7SV125P5X_DS chip) includes an enable terminal OE, a signal input A, and a signal output Y. The enable terminal OE and the signal input A of the electronic switch chip <b>40</b> are connected to the output of the NOT gate <b>50</b>, and the signal output Y is coupled to the rotational speed control pin <b>16</b> of the fan controller <b>90</b>. The electronic switch chip <b>40</b> is turned on when the enable terminal OE of the electronic switch chip <b>40</b> receives a low-level voltage control signal.</p>
<p id="p-0013" num="0012">As the computer starts up, the control pin <b>12</b> of the GPIO interface <b>95</b> outputs a high-level voltage control signal to the input of the NOT gate <b>50</b>. The NOT gate <b>50</b> inverts the signal which is then output to the enable pin OE and the signal input A of the electronic switch chip <b>40</b>. The electronic switch chip <b>40</b> is turned on, and the low-level signal from the signal input A of the electronic switch <b>40</b> is transmitted to the rotational speed control pin <b>16</b> of the fan controller <b>90</b> via the signal output Y of the electronic switch chip <b>40</b>. The governing signal at the rotational speed control pin <b>16</b> and the control pin <b>14</b> of the fan interface <b>30</b> is thereby low, which leaves the fan <b>20</b> turned off.</p>
<p id="p-0014" num="0013">After a preset delay period, the voltage control signal at the control pin <b>12</b> of the GPIO interface <b>95</b> becomes a low-level signal under the control of the fan controller <b>90</b>. The NOT gate <b>50</b> inverts again, and the resulting high-level signal is then sent to the enable terminal OE to turn off the electronic switch chip <b>40</b>. The control pin <b>14</b> of the fan interface <b>30</b> receives a PWM signal from the rotational speed control pin <b>16</b> of the fan controller <b>90</b> to start and control the operation of the fan <b>40</b>.</p>
<p id="p-0015" num="0014">The foregoing description of the exemplary embodiments of the disclosure has been presented only for the purposes of illustration and description and is not intended to be exhaustive or to limit the disclosure to the precise forms disclosed. Many modifications and variations are possible. The embodiments are described in order to explain the principles of the disclosure and their practical application so as to enable others of ordinary skill in the art to utilize the disclosure, with such various modifications as are suited to the particular use contemplated. Alternative embodiments will become apparent to those of ordinary skills in the art to which the present disclosure pertains without departing from its spirit and scope. Accordingly, the scope of the present disclosure is defined by the appended claims rather than by the foregoing description and the exemplary embodiments described therein.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A fan control circuit of a computer, the fan control circuit comprising:
<claim-text>a fan interface connected to a connector of a fan of the computer, and comprising a first control pin;</claim-text>
<claim-text>an electronic switch comprising an enable terminal, a signal input and a signal output, wherein the electronic switch is turned on when the enable terminal receives a low-level signal;</claim-text>
<claim-text>a NOT gate comprising an input and an output, the output connected to the enable terminal and the signal input of the electronic switch; and</claim-text>
<claim-text>a fan controller comprising a general purpose input/output (GPIO) interface and a rotational speed control pin, the rotational speed control pin connected to the signal output of the electronic switch and the first control pin of the fan interface, the GPIO interface comprising a second control pin connected to the input of the NOT gate for outputting a voltage control signal, wherein the voltage control signal is at high level at the moment of the computer being started up, and the output of the NOT gate outputs a low-level signal to the enable terminal of the electronic switch, the electronic switch is turned on, and transmits the low-level signal to the first control pin of the fan interface, thereby the fan is not turned on; after a preset delay period of time after the computer is started up, the voltage control signal at the second control pin of the GPIO interface becomes a low-level signal under the control of the fan controller, and the NOT gate outputs a high-level signal to turn off the electronic switch, the rotational speed control pin of the fan controller outputs a pulse width modulation (PWM) signal to the first control pin of the fan interface to control the operation of the fan. </claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
