// Seed: 3346553229
module module_0 #(
    parameter id_3 = 32'd57,
    parameter id_4 = 32'd23
);
  wire  id_1;
  logic id_2;
  ;
  logic _id_3;
  logic _id_4;
  ;
  wire [id_4 : ~  id_4  ==  id_3] id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    inout logic id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    output tri id_6,
    output wand id_7,
    output supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    output uwire id_16,
    input uwire id_17
);
  wire id_19;
  module_0 modCall_1 ();
  always @(-1) begin : LABEL_0
    id_2 <= id_3 == 1'b0;
  end
endmodule
