// Seed: 561544401
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input uwire id_2
    , id_14,
    input supply1 id_3
    , id_15,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    output tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    output uwire id_11,
    output supply0 id_12
);
  wire id_16 = 1;
  assign module_1.id_3 = 0;
  wire id_17;
  id_18(
      .id_0(id_15), .id_1(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input uwire id_10,
    input wor id_11,
    output tri1 id_12
);
  wire id_14;
  wire id_15;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_4,
      id_4,
      id_4,
      id_5,
      id_7,
      id_5,
      id_1,
      id_10,
      id_1,
      id_7,
      id_7
  );
endmodule
