{
  "id": "FPGA-IC/除法运算",
  "title": "除法运算",
  "description": "* 如果没有时间要求，及cycle数要求，可以按照正常的除法运算方法，比较，减，移位。。。循环的方式，最后得到商和余数",
  "source": "@site/docs/FPGA-IC/除法运算.md",
  "sourceDirName": "FPGA-IC",
  "slug": "/FPGA-IC/除法运算",
  "permalink": "/docs/FPGA-IC/除法运算",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/除法运算.md",
  "tags": [],
  "version": "current",
  "frontMatter": {},
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "门控时钟",
    "permalink": "/docs/FPGA-IC/门控时钟"
  },
  "next": {
    "title": "Reference",
    "permalink": "/docs/FPGA-IC/高级ASIC芯片综合"
  }
}