{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.856228",
   "Default View_TopLeft":"-503,1305",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "comment_0":"Hardware
",
   "comment_1":"I/O
",
   "comment_2":"Reg Breakout
",
   "comment_3":"Processing/sig generation
",
   "comment_4":"Demux output and DAC

",
   "comment_5":"Save to RAM
",
   "commentid":"comment_0|comment_1|comment_2|comment_3|comment_4|comment_5|",
   "fillcolor_comment_4":"",
   "fillcolor_comment_5":"",
   "font_comment_0":"23",
   "font_comment_1":"23",
   "font_comment_2":"23",
   "font_comment_3":"23",
   "font_comment_4":"23",
   "font_comment_5":"23",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -3090 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -3090 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -3090 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -3090 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -3090 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 16 -x 3250 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 16 -x 3250 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -3090 -y 1130 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -3090 -y 1110 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 16 -x 3250 -y 40 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 16 -x 3250 -y 20 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 16 -x 3250 -y 920 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 16 -x 3250 -y 840 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 16 -x 3250 -y 860 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 16 -x 3250 -y 880 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 16 -x 3250 -y 900 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -3090 -y 130 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -3090 -y 150 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 16 -x 3250 -y 940 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 16 -x 3250 -y 60 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 16 -x 3250 -y 120 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 16 -x 3250 -y 80 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 16 -x 3250 -y 140 -defaultsOSRD
preplace inst pll_0 -pg 1 -lvl 1 -x -2950 -y 1110 -defaultsOSRD
preplace inst ps_0 -pg 1 -lvl 2 -x -2570 -y 350 -defaultsOSRD
preplace inst const_0 -pg 1 -lvl 4 -x -1760 -y 990 -defaultsOSRD
preplace inst rst_0 -pg 1 -lvl 2 -x -2570 -y 620 -defaultsOSRD
preplace inst adc_0 -pg 1 -lvl 3 -x -2120 -y 1000 -defaultsOSRD
preplace inst dac_0 -pg 1 -lvl 15 -x 3058 -y 920 -defaultsOSRD
preplace inst cfg_0 -pg 1 -lvl 3 -x -2120 -y 520 -defaultsOSRD
preplace inst slice_0 -pg 1 -lvl 4 -x -1760 -y -80 -defaultsOSRD
preplace inst slice_1 -pg 1 -lvl 4 -x -1760 -y 20 -defaultsOSRD
preplace inst slice_2 -pg 1 -lvl 4 -x -1760 -y 120 -defaultsOSRD
preplace inst slice_3 -pg 1 -lvl 4 -x -1760 -y 220 -defaultsOSRD
preplace inst rate_0 -pg 1 -lvl 5 -x -1390 -y 260 -defaultsOSRD
preplace inst cic_0 -pg 1 -lvl 7 -x -170 -y 990 -defaultsOSRD
preplace inst conv_0 -pg 1 -lvl 12 -x 1811 -y 1070 -defaultsOSRD
preplace inst writer_0 -pg 1 -lvl 13 -x 2161 -y 1120 -defaultsOSRD
preplace inst slice_4 -pg 1 -lvl 4 -x -1760 -y 320 -defaultsOSRD
preplace inst slice_6 -pg 1 -lvl 4 -x -1760 -y 550 -defaultsOSRD
preplace inst phase_0 -pg 1 -lvl 5 -x -1390 -y 440 -defaultsOSRD
preplace inst mult_0 -pg 1 -lvl 12 -x 1811 -y 460 -defaultsOSRD
preplace inst dna_0 -pg 1 -lvl 8 -x 470 -y 820 -defaultsOSRD
preplace inst status_concat_1 -pg 1 -lvl 14 -x 2621 -y 1210 -defaultsOSRD
preplace inst sts_0 -pg 1 -lvl 3 -x -2120 -y 760 -defaultsOSRD
preplace inst ps_0_axi_periph -pg 1 -lvl 2 -x -2570 -y 860 -defaultsOSRD
preplace inst channel_split -pg 1 -lvl 4 -x -1760 -y 1140 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 6 -x -900 -y 1240 -defaultsOSRD
preplace inst ch1_output_dac_mem_split -pg 1 -lvl 8 -x 470 -y 1340 -defaultsOSRD
preplace inst cic_1 -pg 1 -lvl 10 -x 1170 -y 1140 -defaultsOSRD
preplace inst CIC_config_replicator -pg 1 -lvl 6 -x -900 -y 280 -defaultsOSRD
preplace inst axis_combiner_0 -pg 1 -lvl 11 -x 1511 -y 1050 -defaultsOSRD
preplace inst output_combiner -pg 1 -lvl 14 -x 2621 -y 520 -defaultsOSRD
preplace inst dds_stream -pg 1 -lvl 13 -x 2161 -y 460 -defaultsOSRD
preplace inst slice_8 -pg 1 -lvl 4 -x -1760 -y 840 -defaultsOSRD
preplace inst fb_cfg -pg 1 -lvl 5 -x -1390 -y 890 -defaultsOSRD
preplace inst dds_0 -pg 1 -lvl 6 -x -900 -y 460 -defaultsOSRD
preplace inst slice_7 -pg 1 -lvl 4 -x -1760 -y 450 -defaultsOSRD
preplace inst output_binary_conver_0 -pg 1 -lvl 9 -x 819 -y 1270 -defaultsOSRD
preplace inst slice_9 -pg 1 -lvl 4 -x -1760 -y 650 -defaultsOSRD
preplace inst feedback_combined_0 -pg 1 -lvl 7 -x -170 -y 1440 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 NJ 1130
preplace netloc adc_clk_n_i_1 1 0 1 NJ 1110
preplace netloc adc_dat_a_i_1 1 0 3 NJ 130 N 130 -2320
preplace netloc adc_dat_b_i_1 1 0 3 NJ 150 N 150 -2350
preplace netloc adc_0_adc_csn 1 3 13 -1960 720 N 720 N 720 N 720 N 720 N 720 N 720 N 720 N 720 N 720 N 720 N 720 3210
preplace netloc pll_0_clk_out2 1 1 14 N 1100 -2290 910 -1990 930 -1590 960 -1230 900 N 900 N 900 N 900 N 900 N 900 N 900 N 900 N 900 2800
preplace netloc pll_0_clk_out3 1 1 14 N 1120 -2280 920 N 920 -1560 970 -1240 880 N 880 -20 890 N 890 N 890 N 890 N 890 N 890 N 890 2810
preplace netloc pll_0_locked 1 1 14 -2820 1010 -2310 860 -1950 740 N 740 N 740 N 740 N 740 N 740 N 740 N 740 N 740 N 740 N 740 2820
preplace netloc dac_0_dac_clk 1 15 1 3180 840n
preplace netloc dac_0_dac_rst 1 15 1 3190 860n
preplace netloc dac_0_dac_sel 1 15 1 3200 880n
preplace netloc dac_0_dac_wrt 1 15 1 3220 900n
preplace netloc dac_0_dac_dat 1 15 1 3230 940n
preplace netloc cfg_0_cfg_data 1 3 1 -1930 -80n
preplace netloc rst_0_peripheral_aresetn 1 1 13 -2790 1000 -2340 600 -1970 -140 -1550 340 -1250 1020 -650 1090 0 1100 N 1100 960 1040 1330 560 N 560 1980 550 N
preplace netloc slice_2_dout 1 4 1 -1560 120n
preplace netloc slice_0_dout 1 4 8 N -80 N -80 N -80 N -80 N -80 N -80 N -80 1680
preplace netloc slice_3_dout 1 4 9 -1600 160 N 160 N 160 N 160 N 160 N 160 N 160 N 160 1930
preplace netloc slice_4_dout 1 4 1 -1560 320n
preplace netloc slice_6_dout 1 4 8 N 550 N 550 N 550 N 550 N 550 N 550 N 550 1690
preplace netloc dna_0_dna_data 1 8 6 N 820 N 820 N 820 N 820 N 820 2330
preplace netloc writer_0_sts_data 1 13 1 2320 1130n
preplace netloc concat_1_dout 1 2 13 -2280 890 -1940 900 -1600 730 N 730 N 730 N 730 N 730 N 730 N 730 N 730 N 730 N 730 2790
preplace netloc pll_0_clk_out1 1 1 14 -2830 520 -2300 900 -1980 910 -1570 350 -1260 1000 -660 1100 -10 1200 630 1200 980 1230 1350 1140 1700 550 1970 530 2320 430 2840
preplace netloc slice_1_dout 1 4 9 NJ 20 NJ 20 NJ 20 N 20 NJ 20 N 20 NJ 20 NJ 20 1950
preplace netloc const_0_dout 1 1 13 -2800 1080 N 1080 -1950 1060 -1580J 1080 NJ 1080 NJ 1080 N 1080 NJ 1080 940 1050 1320J 1210 NJ 1210 NJ 1210 2310
preplace netloc mult_0_P 1 12 1 1960 460n
preplace netloc slice_8_dout 1 4 1 -1590 840n
preplace netloc dds_0_m_axis_data_tdata 1 6 6 -710 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ
preplace netloc slice_7_dout 1 4 3 -1600J 530 NJ 530 -700
preplace netloc slice_9_dout 1 4 3 NJ 650 NJ 650 -710
preplace netloc ps_0_axi_periph_M01_AXI 1 2 1 -2370 500n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 6 1 -670 960n
preplace netloc ch1_output_dac_mem_split1_M00_AXIS 1 6 1 -660 270n
preplace netloc ps_0_FIXED_IO 1 2 14 N 320 -1950 390 -1580 180 N 180 N 180 N 180 N 180 N 180 N 180 N 180 N 180 N 180 N 180 N
preplace netloc axis_combiner_0_M_AXIS 1 11 1 N 1050
preplace netloc channel_split_M00_AXIS 1 4 2 -1570 1220 NJ
preplace netloc ps_0_DDR 1 2 14 N 300 -1940 380 -1590 170 N 170 N 170 N 170 N 170 N 170 N 170 N 170 N 170 N 170 N 170 3180
preplace netloc phase_0_M_AXIS 1 5 1 -1270 440n
preplace netloc feedback_combined_0_M_AXIS 1 7 1 10 1320n
preplace netloc ps_0_M_AXI_GP0 1 1 2 -2810 220 -2370
preplace netloc ch1_mem_fb_split_M01_AXIS 1 6 1 -690 1250n
preplace netloc axis_combiner_1_M_AXIS 1 14 1 2830 520n
preplace netloc fb_cfg_M_AXIS 1 5 2 NJ 890 -680
preplace netloc ps_0_axi_periph_M00_AXI 1 2 1 -2360 730n
preplace netloc cic_0_M_AXIS_DATA 1 7 4 N 990 NJ 990 N 990 1320
preplace netloc cic_1_M_AXIS_DATA 1 10 1 1340 1040n
preplace netloc conv_0_M_AXIS 1 12 1 1940 1070n
preplace netloc ch1_output_dac_mem_split_M01_AXIS 1 8 6 640 540 N 540 NJ 540 NJ 540 NJ 540 2310J
preplace netloc ch1_output_dac_mem_split1_M01_AXIS 1 6 4 N 290 N 290 N 290 950
preplace netloc adc_0_M_AXIS 1 3 1 -1990 990n
preplace netloc ch1_output_dac_mem_split_M00_AXIS 1 8 1 650 1260n
preplace netloc output_binary_conver_0_M_AXIS 1 9 1 970 1110n
preplace netloc writer_0_M_AXI 1 1 13 -2790 720 -2330 850 -1940 750 N 750 N 750 N 750 N 750 N 750 N 750 N 750 N 750 N 750 2310
preplace netloc phase_1_M_AXIS 1 13 1 2330 460n
preplace netloc rate_0_M_AXIS 1 5 1 N 260
preplace cgraphic comment_3 place top -281 129 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_2 place top -1856 156 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top -2176 149 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top -2628 153 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_5 place top 1885 239 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_4 place top 2320 226 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -3090 -2950 -2570 -2120 -1760 -1390 -900 -170 470 819 1170 1511 1811 2161 2621 3058 3250
pagesize -pg 1 -db -bbox -sgen -3270 -470 3420 1850
",
   "linecolor_comment_4":"",
   "linecolor_comment_5":"",
   "textcolor_comment_4":"",
   "textcolor_comment_5":""
}
{
   """"""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""":"13",
   """""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""":"10"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2",
   "/comment_3":"comment_3",
   "/comment_4":"comment_4",
   "/comment_5":"comment_5"
}