<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="JTAG_UART_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_UART_avalon_jtag_slave_agent" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_UART_avalon_jtag_slave_agent" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="NIOS_II_data_master_agent" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_UART_avalon_jtag_slave_translator" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="NIOS_II_data_master_translator" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi_datapath.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi_dspba_library_package.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi_dspba_library.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPAddSub/FPAddSub.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPDiv/FPDiv.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPMult/FPMult.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/IntToFloat/IntToFloat.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FloatToInt/FloatToInt.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt.vhd"
   type="VHDL"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
   type="HEX"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
   type="HEX"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
   type="HEX"
   library="fpci_multi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_combi.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPCompareFused/FPCompareFused.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPNeg_Abs/FPNeg.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPNeg_Abs/FPAbs.vhd"
   type="VHDL"
   library="fpci_combi" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_custom_instruction_master_multi_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="NIOS_II_custom_instruction_master_multi_xconnect" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="NIOS_II_custom_instruction_master_comb_slave_translator0" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_custom_instruction_master_comb_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="NIOS_II_custom_instruction_master_comb_xconnect" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="NIOS_II_custom_instruction_master_translator" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_RAM.hex"
   type="HEX"
   library="RAM" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_RAM.v"
   type="VERILOG"
   library="RAM" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_PERFORMANCE_COUNTER.v"
   type="VERILOG"
   library="PERFORMANCE_COUNTER" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II.v"
   type="VERILOG"
   library="NIOS_II" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_FPU.v"
   type="VERILOG"
   library="FPU" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_accelerator_inst_reset_bfm" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_accelerator_inst_clk_bfm" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator.v"
   type="VERILOG"
   library="Nios2_accelerator_inst" />
 <file
   path="Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/Nios2_accelerator_tb.v"
   type="VERILOG" />
 <topLevel name="Nios2_accelerator_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="Nios2_accelerator_tb.Nios2_accelerator_inst.RAM"
   modelPath="Nios2_accelerator_tb.Nios2_accelerator_inst.RAM" />
</simPackage>
