<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proj3_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cell_ent_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cell_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="matrix_pack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="matrix_pack.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="matrix_pack.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tlv_gp_ifc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tlv_gp_ifc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tlv_gp_ifc.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tlv_gp_ifc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tlv_gp_ifc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1621325071" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1621325071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621334644" xil_pn:in_ck="-4640928767890627204" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1621334643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../fpga/chips/architecture_gp/arch_gp_ifc.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/chips/architecture_gp/tlv_gp_ifc.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/chips/fpga_xc3s50.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_adc.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_adc_autoincr.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_adc_entity.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_ctrl.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_reg.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/units/clkgen/clkgen.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/units/clkgen/clkgen_config.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/units/math/math_pack.vhd"/>
      <outfile xil_pn:name="../../fpga/cell.vhd"/>
      <outfile xil_pn:name="../../fpga/counter.vhd"/>
      <outfile xil_pn:name="../../fpga/display.vhd"/>
      <outfile xil_pn:name="../../fpga/lumin_board_fsm.vhd"/>
      <outfile xil_pn:name="../../fpga/matrix_pack.vhd"/>
      <outfile xil_pn:name="../../fpga/sim/tb.vhd"/>
      <outfile xil_pn:name="../../fpga/top.vhd"/>
      <outfile xil_pn:name="proj3_config.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1621323615" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5285446605447129827" xil_pn:start_ts="1621323615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1621323615" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7512839497047097243" xil_pn:start_ts="1621323615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1621275101" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2882604288584414896" xil_pn:start_ts="1621275101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621325190" xil_pn:in_ck="-4640928767890627204" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1621325190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../../fpga/chips/architecture_gp/arch_gp_ifc.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/chips/architecture_gp/tlv_gp_ifc.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/chips/fpga_xc3s50.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_adc.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_adc_autoincr.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_adc_entity.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_ctrl.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/ctrls/spi/spi_reg.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/units/clkgen/clkgen.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/units/clkgen/clkgen_config.vhd"/>
      <outfile xil_pn:name="../../../../../fpga/units/math/math_pack.vhd"/>
      <outfile xil_pn:name="../../fpga/cell.vhd"/>
      <outfile xil_pn:name="../../fpga/counter.vhd"/>
      <outfile xil_pn:name="../../fpga/display.vhd"/>
      <outfile xil_pn:name="../../fpga/lumin_board_fsm.vhd"/>
      <outfile xil_pn:name="../../fpga/matrix_pack.vhd"/>
      <outfile xil_pn:name="../../fpga/sim/tb.vhd"/>
      <outfile xil_pn:name="../../fpga/top.vhd"/>
      <outfile xil_pn:name="proj3_config.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1621325194" xil_pn:in_ck="-4640928767890627204" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="508336486624749814" xil_pn:start_ts="1621325190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1621325195" xil_pn:in_ck="-8128047665238267766" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8479508379762184683" xil_pn:start_ts="1621325194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
