// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "07/25/2016 13:12:12"

// 
// Device: Altera 5SGSMD4E3H29I4 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ComputeUnit (
	clk,
	reset,
	io_enable,
	io_done,
	io_scalarOut,
	io_config_enable,
	io_rmux0,
	io_rmux1,
	io_opcode,
	io_opA_isLocal,
	io_opA_local,
	io_opA_remote,
	io_opB_isLocal,
	io_opB_local,
	io_opB_remote,
	io_result);
input 	clk;
input 	reset;
input 	io_enable;
output 	io_done;
output 	[6:0] io_scalarOut;
input 	io_config_enable;
output 	io_rmux0;
output 	io_rmux1;
output 	[6:0] io_opcode;
output 	io_opA_isLocal;
output 	[6:0] io_opA_local;
output 	[6:0] io_opA_remote;
output 	io_opB_isLocal;
output 	[6:0] io_opB_local;
output 	[6:0] io_opB_remote;
output 	[6:0] io_result;

// Design Ports Information
// io_done	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[0]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[1]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[3]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[4]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[5]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_scalarOut[6]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_rmux0	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_rmux1	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[4]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[5]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opcode[6]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_isLocal	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[0]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[1]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[3]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[5]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_local[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[0]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opA_remote[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_isLocal	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[1]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[2]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[5]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_local[6]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[0]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[3]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[4]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[5]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_opB_remote[6]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[0]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[1]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[3]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[4]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_result[6]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_enable	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_config_enable	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IntFU|Mult0~10 ;
wire \IntFU|Mult0~11 ;
wire \IntFU|Mult0~12 ;
wire \IntFU|Mult0~13 ;
wire \IntFU|Mult0~14 ;
wire \IntFU|Mult0~15 ;
wire \IntFU|Mult0~16 ;
wire \IntFU|Mult0~17 ;
wire \IntFU|Mult0~18 ;
wire \IntFU|Mult0~19 ;
wire \IntFU|Mult0~20 ;
wire \IntFU|Mult0~21 ;
wire \IntFU|Mult0~22 ;
wire \IntFU|Mult0~23 ;
wire \IntFU|Mult0~24 ;
wire \IntFU|Mult0~25 ;
wire \IntFU|Mult0~26 ;
wire \IntFU|Mult0~27 ;
wire \IntFU|Mult0~28 ;
wire \IntFU|Mult0~29 ;
wire \IntFU|Mult0~30 ;
wire \IntFU|Mult0~31 ;
wire \IntFU|Mult0~32 ;
wire \IntFU|Mult0~33 ;
wire \IntFU|Mult0~34 ;
wire \IntFU|Mult0~35 ;
wire \IntFU|Mult0~36 ;
wire \IntFU|Mult0~37 ;
wire \IntFU|Mult0~38 ;
wire \IntFU|Mult0~39 ;
wire \IntFU|Mult0~40 ;
wire \IntFU|Mult0~41 ;
wire \IntFU|Mult0~42 ;
wire \IntFU|Mult0~43 ;
wire \IntFU|Mult0~44 ;
wire \IntFU|Mult0~45 ;
wire \IntFU|Mult0~46 ;
wire \IntFU|Mult0~47 ;
wire \IntFU|Mult0~48 ;
wire \IntFU|Mult0~49 ;
wire \IntFU|Mult0~50 ;
wire \IntFU|Mult0~51 ;
wire \IntFU|Mult0~52 ;
wire \IntFU|Mult0~53 ;
wire \IntFU|Mult0~54 ;
wire \IntFU|Mult0~55 ;
wire \IntFU|Mult0~56 ;
wire \IntFU|Mult0~57 ;
wire \IntFU|Mult0~58 ;
wire \IntFU|Mult0~59 ;
wire \IntFU|Mult0~60 ;
wire \IntFU|Mult0~61 ;
wire \IntFU|Mult0~62 ;
wire \IntFU|Mult0~63 ;
wire \IntFU|Mult0~64 ;
wire \IntFU|Mult0~65 ;
wire \IntFU|Mult0~66 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \reset~input_o ;
wire \counterChain|CounterRC|counter|reg_|ff~2_combout ;
wire \io_enable~input_o ;
wire \counterChain|CounterRC|counter|reg_|ff[6]~1_combout ;
wire \counterChain|CounterRC|counter|reg_|ff~3_combout ;
wire \counterChain|CounterRC|counter|reg_|ff~0_combout ;
wire \counterChain|CounterRC_1|counter|reg_|ff~3_combout ;
wire \counterChain|CounterRC_1|counter|reg_|ff[6]~1_combout ;
wire \counterChain|CounterRC_1|counter|reg_|ff~2_combout ;
wire \counterChain|CounterRC_1|counter|reg_|ff~0_combout ;
wire \counterChain|T3~combout ;
wire \io_config_enable~input_o ;
wire \config_pipeStage_0_opB_regRemote~0_combout ;
wire \config_pipeStage_0_opB_regRemote~q ;
wire \remoteMux1|Mux2|io_out[0]~0_combout ;
wire \remoteMux1|Mux2|io_out[1]~1_combout ;
wire \remoteMux1|Mux2|io_out[2]~2_combout ;
wire \IntFU|T6[0]~0_combout ;
wire \IntFU|T6[1]~1_combout ;
wire \IntFU|T6[2]~2_combout ;
wire \IntFU|T6[3]~3_combout ;
wire \IntFU|T6[4]~4_combout ;
wire \IntFU|T6[5]~5_combout ;
wire \IntFU|T6[6]~6_combout ;
wire [6:0] \counterChain|CounterRC|counter|reg_|ff ;
wire [6:0] \counterChain|CounterRC_1|counter|reg_|ff ;
wire [13:0] \IntFU|T15 ;

wire [63:0] \IntFU|Mult0~mac_RESULTA_bus ;

assign \IntFU|T15 [0] = \IntFU|Mult0~mac_RESULTA_bus [0];
assign \IntFU|T15 [1] = \IntFU|Mult0~mac_RESULTA_bus [1];
assign \IntFU|T15 [2] = \IntFU|Mult0~mac_RESULTA_bus [2];
assign \IntFU|T15 [3] = \IntFU|Mult0~mac_RESULTA_bus [3];
assign \IntFU|T15 [4] = \IntFU|Mult0~mac_RESULTA_bus [4];
assign \IntFU|T15 [5] = \IntFU|Mult0~mac_RESULTA_bus [5];
assign \IntFU|T15 [6] = \IntFU|Mult0~mac_RESULTA_bus [6];
assign \IntFU|Mult0~10  = \IntFU|Mult0~mac_RESULTA_bus [7];
assign \IntFU|Mult0~11  = \IntFU|Mult0~mac_RESULTA_bus [8];
assign \IntFU|Mult0~12  = \IntFU|Mult0~mac_RESULTA_bus [9];
assign \IntFU|Mult0~13  = \IntFU|Mult0~mac_RESULTA_bus [10];
assign \IntFU|Mult0~14  = \IntFU|Mult0~mac_RESULTA_bus [11];
assign \IntFU|Mult0~15  = \IntFU|Mult0~mac_RESULTA_bus [12];
assign \IntFU|Mult0~16  = \IntFU|Mult0~mac_RESULTA_bus [13];
assign \IntFU|Mult0~17  = \IntFU|Mult0~mac_RESULTA_bus [14];
assign \IntFU|Mult0~18  = \IntFU|Mult0~mac_RESULTA_bus [15];
assign \IntFU|Mult0~19  = \IntFU|Mult0~mac_RESULTA_bus [16];
assign \IntFU|Mult0~20  = \IntFU|Mult0~mac_RESULTA_bus [17];
assign \IntFU|Mult0~21  = \IntFU|Mult0~mac_RESULTA_bus [18];
assign \IntFU|Mult0~22  = \IntFU|Mult0~mac_RESULTA_bus [19];
assign \IntFU|Mult0~23  = \IntFU|Mult0~mac_RESULTA_bus [20];
assign \IntFU|Mult0~24  = \IntFU|Mult0~mac_RESULTA_bus [21];
assign \IntFU|Mult0~25  = \IntFU|Mult0~mac_RESULTA_bus [22];
assign \IntFU|Mult0~26  = \IntFU|Mult0~mac_RESULTA_bus [23];
assign \IntFU|Mult0~27  = \IntFU|Mult0~mac_RESULTA_bus [24];
assign \IntFU|Mult0~28  = \IntFU|Mult0~mac_RESULTA_bus [25];
assign \IntFU|Mult0~29  = \IntFU|Mult0~mac_RESULTA_bus [26];
assign \IntFU|Mult0~30  = \IntFU|Mult0~mac_RESULTA_bus [27];
assign \IntFU|Mult0~31  = \IntFU|Mult0~mac_RESULTA_bus [28];
assign \IntFU|Mult0~32  = \IntFU|Mult0~mac_RESULTA_bus [29];
assign \IntFU|Mult0~33  = \IntFU|Mult0~mac_RESULTA_bus [30];
assign \IntFU|Mult0~34  = \IntFU|Mult0~mac_RESULTA_bus [31];
assign \IntFU|Mult0~35  = \IntFU|Mult0~mac_RESULTA_bus [32];
assign \IntFU|Mult0~36  = \IntFU|Mult0~mac_RESULTA_bus [33];
assign \IntFU|Mult0~37  = \IntFU|Mult0~mac_RESULTA_bus [34];
assign \IntFU|Mult0~38  = \IntFU|Mult0~mac_RESULTA_bus [35];
assign \IntFU|Mult0~39  = \IntFU|Mult0~mac_RESULTA_bus [36];
assign \IntFU|Mult0~40  = \IntFU|Mult0~mac_RESULTA_bus [37];
assign \IntFU|Mult0~41  = \IntFU|Mult0~mac_RESULTA_bus [38];
assign \IntFU|Mult0~42  = \IntFU|Mult0~mac_RESULTA_bus [39];
assign \IntFU|Mult0~43  = \IntFU|Mult0~mac_RESULTA_bus [40];
assign \IntFU|Mult0~44  = \IntFU|Mult0~mac_RESULTA_bus [41];
assign \IntFU|Mult0~45  = \IntFU|Mult0~mac_RESULTA_bus [42];
assign \IntFU|Mult0~46  = \IntFU|Mult0~mac_RESULTA_bus [43];
assign \IntFU|Mult0~47  = \IntFU|Mult0~mac_RESULTA_bus [44];
assign \IntFU|Mult0~48  = \IntFU|Mult0~mac_RESULTA_bus [45];
assign \IntFU|Mult0~49  = \IntFU|Mult0~mac_RESULTA_bus [46];
assign \IntFU|Mult0~50  = \IntFU|Mult0~mac_RESULTA_bus [47];
assign \IntFU|Mult0~51  = \IntFU|Mult0~mac_RESULTA_bus [48];
assign \IntFU|Mult0~52  = \IntFU|Mult0~mac_RESULTA_bus [49];
assign \IntFU|Mult0~53  = \IntFU|Mult0~mac_RESULTA_bus [50];
assign \IntFU|Mult0~54  = \IntFU|Mult0~mac_RESULTA_bus [51];
assign \IntFU|Mult0~55  = \IntFU|Mult0~mac_RESULTA_bus [52];
assign \IntFU|Mult0~56  = \IntFU|Mult0~mac_RESULTA_bus [53];
assign \IntFU|Mult0~57  = \IntFU|Mult0~mac_RESULTA_bus [54];
assign \IntFU|Mult0~58  = \IntFU|Mult0~mac_RESULTA_bus [55];
assign \IntFU|Mult0~59  = \IntFU|Mult0~mac_RESULTA_bus [56];
assign \IntFU|Mult0~60  = \IntFU|Mult0~mac_RESULTA_bus [57];
assign \IntFU|Mult0~61  = \IntFU|Mult0~mac_RESULTA_bus [58];
assign \IntFU|Mult0~62  = \IntFU|Mult0~mac_RESULTA_bus [59];
assign \IntFU|Mult0~63  = \IntFU|Mult0~mac_RESULTA_bus [60];
assign \IntFU|Mult0~64  = \IntFU|Mult0~mac_RESULTA_bus [61];
assign \IntFU|Mult0~65  = \IntFU|Mult0~mac_RESULTA_bus [62];
assign \IntFU|Mult0~66  = \IntFU|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X126_Y88_N130
stratixv_io_obuf \io_done~output (
	.i(!\counterChain|T3~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_done),
	.obar());
// synopsys translate_off
defparam \io_done~output .bus_hold = "false";
defparam \io_done~output .open_drain_output = "false";
defparam \io_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y88_N58
stratixv_io_obuf \io_scalarOut[0]~output (
	.i(\IntFU|T6[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[0]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[0]~output .bus_hold = "false";
defparam \io_scalarOut[0]~output .open_drain_output = "false";
defparam \io_scalarOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y88_N2
stratixv_io_obuf \io_scalarOut[1]~output (
	.i(\IntFU|T6[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[1]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[1]~output .bus_hold = "false";
defparam \io_scalarOut[1]~output .open_drain_output = "false";
defparam \io_scalarOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y88_N86
stratixv_io_obuf \io_scalarOut[2]~output (
	.i(\IntFU|T6[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[2]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[2]~output .bus_hold = "false";
defparam \io_scalarOut[2]~output .open_drain_output = "false";
defparam \io_scalarOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y88_N30
stratixv_io_obuf \io_scalarOut[3]~output (
	.i(\IntFU|T6[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[3]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[3]~output .bus_hold = "false";
defparam \io_scalarOut[3]~output .open_drain_output = "false";
defparam \io_scalarOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X126_Y88_N46
stratixv_io_obuf \io_scalarOut[4]~output (
	.i(\IntFU|T6[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[4]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[4]~output .bus_hold = "false";
defparam \io_scalarOut[4]~output .open_drain_output = "false";
defparam \io_scalarOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X122_Y88_N102
stratixv_io_obuf \io_scalarOut[5]~output (
	.i(\IntFU|T6[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[5]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[5]~output .bus_hold = "false";
defparam \io_scalarOut[5]~output .open_drain_output = "false";
defparam \io_scalarOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X126_Y88_N74
stratixv_io_obuf \io_scalarOut[6]~output (
	.i(\IntFU|T6[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_scalarOut[6]),
	.obar());
// synopsys translate_off
defparam \io_scalarOut[6]~output .bus_hold = "false";
defparam \io_scalarOut[6]~output .open_drain_output = "false";
defparam \io_scalarOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N74
stratixv_io_obuf \io_rmux0~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_rmux0),
	.obar());
// synopsys translate_off
defparam \io_rmux0~output .bus_hold = "false";
defparam \io_rmux0~output .open_drain_output = "false";
defparam \io_rmux0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X118_Y88_N102
stratixv_io_obuf \io_rmux1~output (
	.i(\config_pipeStage_0_opB_regRemote~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_rmux1),
	.obar());
// synopsys translate_off
defparam \io_rmux1~output .bus_hold = "false";
defparam \io_rmux1~output .open_drain_output = "false";
defparam \io_rmux1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N58
stratixv_io_obuf \io_opcode[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[0]),
	.obar());
// synopsys translate_off
defparam \io_opcode[0]~output .bus_hold = "false";
defparam \io_opcode[0]~output .open_drain_output = "false";
defparam \io_opcode[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X118_Y88_N130
stratixv_io_obuf \io_opcode[1]~output (
	.i(\config_pipeStage_0_opB_regRemote~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[1]),
	.obar());
// synopsys translate_off
defparam \io_opcode[1]~output .bus_hold = "false";
defparam \io_opcode[1]~output .open_drain_output = "false";
defparam \io_opcode[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N86
stratixv_io_obuf \io_opcode[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[2]),
	.obar());
// synopsys translate_off
defparam \io_opcode[2]~output .bus_hold = "false";
defparam \io_opcode[2]~output .open_drain_output = "false";
defparam \io_opcode[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N58
stratixv_io_obuf \io_opcode[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[3]),
	.obar());
// synopsys translate_off
defparam \io_opcode[3]~output .bus_hold = "false";
defparam \io_opcode[3]~output .open_drain_output = "false";
defparam \io_opcode[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N130
stratixv_io_obuf \io_opcode[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[4]),
	.obar());
// synopsys translate_off
defparam \io_opcode[4]~output .bus_hold = "false";
defparam \io_opcode[4]~output .open_drain_output = "false";
defparam \io_opcode[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y88_N102
stratixv_io_obuf \io_opcode[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[5]),
	.obar());
// synopsys translate_off
defparam \io_opcode[5]~output .bus_hold = "false";
defparam \io_opcode[5]~output .open_drain_output = "false";
defparam \io_opcode[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X185_Y2_N39
stratixv_io_obuf \io_opcode[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opcode[6]),
	.obar());
// synopsys translate_off
defparam \io_opcode[6]~output .bus_hold = "false";
defparam \io_opcode[6]~output .open_drain_output = "false";
defparam \io_opcode[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y88_N46
stratixv_io_obuf \io_opA_isLocal~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_isLocal),
	.obar());
// synopsys translate_off
defparam \io_opA_isLocal~output .bus_hold = "false";
defparam \io_opA_isLocal~output .open_drain_output = "false";
defparam \io_opA_isLocal~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N130
stratixv_io_obuf \io_opA_local[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[0]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[0]~output .bus_hold = "false";
defparam \io_opA_local[0]~output .open_drain_output = "false";
defparam \io_opA_local[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y88_N30
stratixv_io_obuf \io_opA_local[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[1]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[1]~output .bus_hold = "false";
defparam \io_opA_local[1]~output .open_drain_output = "false";
defparam \io_opA_local[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y88_N86
stratixv_io_obuf \io_opA_local[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[2]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[2]~output .bus_hold = "false";
defparam \io_opA_local[2]~output .open_drain_output = "false";
defparam \io_opA_local[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X182_Y88_N130
stratixv_io_obuf \io_opA_local[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[3]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[3]~output .bus_hold = "false";
defparam \io_opA_local[3]~output .open_drain_output = "false";
defparam \io_opA_local[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X185_Y86_N39
stratixv_io_obuf \io_opA_local[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[4]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[4]~output .bus_hold = "false";
defparam \io_opA_local[4]~output .open_drain_output = "false";
defparam \io_opA_local[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X185_Y87_N49
stratixv_io_obuf \io_opA_local[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[5]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[5]~output .bus_hold = "false";
defparam \io_opA_local[5]~output .open_drain_output = "false";
defparam \io_opA_local[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y88_N30
stratixv_io_obuf \io_opA_local[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_local[6]),
	.obar());
// synopsys translate_off
defparam \io_opA_local[6]~output .bus_hold = "false";
defparam \io_opA_local[6]~output .open_drain_output = "false";
defparam \io_opA_local[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N102
stratixv_io_obuf \io_opA_remote[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[0]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[0]~output .bus_hold = "false";
defparam \io_opA_remote[0]~output .open_drain_output = "false";
defparam \io_opA_remote[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y88_N46
stratixv_io_obuf \io_opA_remote[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[1]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[1]~output .bus_hold = "false";
defparam \io_opA_remote[1]~output .open_drain_output = "false";
defparam \io_opA_remote[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N74
stratixv_io_obuf \io_opA_remote[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[2]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[2]~output .bus_hold = "false";
defparam \io_opA_remote[2]~output .open_drain_output = "false";
defparam \io_opA_remote[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y88_N130
stratixv_io_obuf \io_opA_remote[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[3]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[3]~output .bus_hold = "false";
defparam \io_opA_remote[3]~output .open_drain_output = "false";
defparam \io_opA_remote[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y88_N58
stratixv_io_obuf \io_opA_remote[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[4]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[4]~output .bus_hold = "false";
defparam \io_opA_remote[4]~output .open_drain_output = "false";
defparam \io_opA_remote[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N86
stratixv_io_obuf \io_opA_remote[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[5]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[5]~output .bus_hold = "false";
defparam \io_opA_remote[5]~output .open_drain_output = "false";
defparam \io_opA_remote[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X181_Y0_N58
stratixv_io_obuf \io_opA_remote[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opA_remote[6]),
	.obar());
// synopsys translate_off
defparam \io_opA_remote[6]~output .bus_hold = "false";
defparam \io_opA_remote[6]~output .open_drain_output = "false";
defparam \io_opA_remote[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y88_N58
stratixv_io_obuf \io_opB_isLocal~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_isLocal),
	.obar());
// synopsys translate_off
defparam \io_opB_isLocal~output .bus_hold = "false";
defparam \io_opB_isLocal~output .open_drain_output = "false";
defparam \io_opB_isLocal~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y88_N74
stratixv_io_obuf \io_opB_local[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[0]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[0]~output .bus_hold = "false";
defparam \io_opB_local[0]~output .open_drain_output = "false";
defparam \io_opB_local[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X118_Y0_N74
stratixv_io_obuf \io_opB_local[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[1]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[1]~output .bus_hold = "false";
defparam \io_opB_local[1]~output .open_drain_output = "false";
defparam \io_opB_local[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N102
stratixv_io_obuf \io_opB_local[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[2]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[2]~output .bus_hold = "false";
defparam \io_opB_local[2]~output .open_drain_output = "false";
defparam \io_opB_local[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y88_N30
stratixv_io_obuf \io_opB_local[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[3]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[3]~output .bus_hold = "false";
defparam \io_opB_local[3]~output .open_drain_output = "false";
defparam \io_opB_local[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y88_N74
stratixv_io_obuf \io_opB_local[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[4]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[4]~output .bus_hold = "false";
defparam \io_opB_local[4]~output .open_drain_output = "false";
defparam \io_opB_local[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N74
stratixv_io_obuf \io_opB_local[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[5]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[5]~output .bus_hold = "false";
defparam \io_opB_local[5]~output .open_drain_output = "false";
defparam \io_opB_local[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y88_N102
stratixv_io_obuf \io_opB_local[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_local[6]),
	.obar());
// synopsys translate_off
defparam \io_opB_local[6]~output .bus_hold = "false";
defparam \io_opB_local[6]~output .open_drain_output = "false";
defparam \io_opB_local[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X118_Y88_N46
stratixv_io_obuf \io_opB_remote[0]~output (
	.i(\config_pipeStage_0_opB_regRemote~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[0]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[0]~output .bus_hold = "false";
defparam \io_opB_remote[0]~output .open_drain_output = "false";
defparam \io_opB_remote[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y88_N46
stratixv_io_obuf \io_opB_remote[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[1]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[1]~output .bus_hold = "false";
defparam \io_opB_remote[1]~output .open_drain_output = "false";
defparam \io_opB_remote[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X153_Y88_N46
stratixv_io_obuf \io_opB_remote[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[2]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[2]~output .bus_hold = "false";
defparam \io_opB_remote[2]~output .open_drain_output = "false";
defparam \io_opB_remote[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y88_N130
stratixv_io_obuf \io_opB_remote[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[3]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[3]~output .bus_hold = "false";
defparam \io_opB_remote[3]~output .open_drain_output = "false";
defparam \io_opB_remote[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N46
stratixv_io_obuf \io_opB_remote[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[4]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[4]~output .bus_hold = "false";
defparam \io_opB_remote[4]~output .open_drain_output = "false";
defparam \io_opB_remote[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N74
stratixv_io_obuf \io_opB_remote[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[5]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[5]~output .bus_hold = "false";
defparam \io_opB_remote[5]~output .open_drain_output = "false";
defparam \io_opB_remote[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y88_N102
stratixv_io_obuf \io_opB_remote[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_opB_remote[6]),
	.obar());
// synopsys translate_off
defparam \io_opB_remote[6]~output .bus_hold = "false";
defparam \io_opB_remote[6]~output .open_drain_output = "false";
defparam \io_opB_remote[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X118_Y88_N74
stratixv_io_obuf \io_result[0]~output (
	.i(\config_pipeStage_0_opB_regRemote~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[0]),
	.obar());
// synopsys translate_off
defparam \io_result[0]~output .bus_hold = "false";
defparam \io_result[0]~output .open_drain_output = "false";
defparam \io_result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X179_Y88_N74
stratixv_io_obuf \io_result[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[1]),
	.obar());
// synopsys translate_off
defparam \io_result[1]~output .bus_hold = "false";
defparam \io_result[1]~output .open_drain_output = "false";
defparam \io_result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y88_N58
stratixv_io_obuf \io_result[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[2]),
	.obar());
// synopsys translate_off
defparam \io_result[2]~output .bus_hold = "false";
defparam \io_result[2]~output .open_drain_output = "false";
defparam \io_result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N130
stratixv_io_obuf \io_result[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[3]),
	.obar());
// synopsys translate_off
defparam \io_result[3]~output .bus_hold = "false";
defparam \io_result[3]~output .open_drain_output = "false";
defparam \io_result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X181_Y88_N30
stratixv_io_obuf \io_result[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[4]),
	.obar());
// synopsys translate_off
defparam \io_result[4]~output .bus_hold = "false";
defparam \io_result[4]~output .open_drain_output = "false";
defparam \io_result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y88_N46
stratixv_io_obuf \io_result[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[5]),
	.obar());
// synopsys translate_off
defparam \io_result[5]~output .bus_hold = "false";
defparam \io_result[5]~output .open_drain_output = "false";
defparam \io_result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y88_N130
stratixv_io_obuf \io_result[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_result[6]),
	.obar());
// synopsys translate_off
defparam \io_result[6]~output .bus_hold = "false";
defparam \io_result[6]~output .open_drain_output = "false";
defparam \io_result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X110_Y0_N45
stratixv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
stratixv_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X122_Y88_N129
stratixv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N12
stratixv_lcell_comb \counterChain|CounterRC|counter|reg_|ff~2 (
// Equation(s):
// \counterChain|CounterRC|counter|reg_|ff~2_combout  = ( !\reset~input_o  & ( (!\counterChain|CounterRC|counter|reg_|ff [2] & !\counterChain|CounterRC|counter|reg_|ff [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datad(!\counterChain|CounterRC|counter|reg_|ff [0]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC|counter|reg_|ff~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff~2 .extended_lut = "off";
defparam \counterChain|CounterRC|counter|reg_|ff~2 .lut_mask = 64'hF000F00000000000;
defparam \counterChain|CounterRC|counter|reg_|ff~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X126_Y88_N101
stratixv_io_ibuf \io_enable~input (
	.i(io_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\io_enable~input_o ));
// synopsys translate_off
defparam \io_enable~input .bus_hold = "false";
defparam \io_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N3
stratixv_lcell_comb \counterChain|CounterRC|counter|reg_|ff[6]~1 (
// Equation(s):
// \counterChain|CounterRC|counter|reg_|ff[6]~1_combout  = (\io_enable~input_o ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\io_enable~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC|counter|reg_|ff[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff[6]~1 .extended_lut = "off";
defparam \counterChain|CounterRC|counter|reg_|ff[6]~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \counterChain|CounterRC|counter|reg_|ff[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N14
dffeas \counterChain|CounterRC|counter|reg_|ff[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterChain|CounterRC|counter|reg_|ff~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterChain|CounterRC|counter|reg_|ff[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterChain|CounterRC|counter|reg_|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff[0] .is_wysiwyg = "true";
defparam \counterChain|CounterRC|counter|reg_|ff[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N51
stratixv_lcell_comb \counterChain|CounterRC|counter|reg_|ff~3 (
// Equation(s):
// \counterChain|CounterRC|counter|reg_|ff~3_combout  = ( \counterChain|CounterRC|counter|reg_|ff [0] & ( (!\reset~input_o  & (!\counterChain|CounterRC|counter|reg_|ff [2] & !\counterChain|CounterRC|counter|reg_|ff [1])) ) ) # ( 
// !\counterChain|CounterRC|counter|reg_|ff [0] & ( (!\reset~input_o  & (!\counterChain|CounterRC|counter|reg_|ff [2] & \counterChain|CounterRC|counter|reg_|ff [1])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datad(!\counterChain|CounterRC|counter|reg_|ff [1]),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC|counter|reg_|ff [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC|counter|reg_|ff~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff~3 .extended_lut = "off";
defparam \counterChain|CounterRC|counter|reg_|ff~3 .lut_mask = 64'h00C000C0C000C000;
defparam \counterChain|CounterRC|counter|reg_|ff~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N52
dffeas \counterChain|CounterRC|counter|reg_|ff[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterChain|CounterRC|counter|reg_|ff~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterChain|CounterRC|counter|reg_|ff[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterChain|CounterRC|counter|reg_|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff[1] .is_wysiwyg = "true";
defparam \counterChain|CounterRC|counter|reg_|ff[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N48
stratixv_lcell_comb \counterChain|CounterRC|counter|reg_|ff~0 (
// Equation(s):
// \counterChain|CounterRC|counter|reg_|ff~0_combout  = ( \counterChain|CounterRC|counter|reg_|ff [0] & ( (!\reset~input_o  & (\counterChain|CounterRC|counter|reg_|ff [1] & !\counterChain|CounterRC|counter|reg_|ff [2])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\counterChain|CounterRC|counter|reg_|ff [1]),
	.datad(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC|counter|reg_|ff [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC|counter|reg_|ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff~0 .extended_lut = "off";
defparam \counterChain|CounterRC|counter|reg_|ff~0 .lut_mask = 64'h000000000C000C00;
defparam \counterChain|CounterRC|counter|reg_|ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N50
dffeas \counterChain|CounterRC|counter|reg_|ff[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterChain|CounterRC|counter|reg_|ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterChain|CounterRC|counter|reg_|ff[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterChain|CounterRC|counter|reg_|ff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counterChain|CounterRC|counter|reg_|ff[2] .is_wysiwyg = "true";
defparam \counterChain|CounterRC|counter|reg_|ff[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N30
stratixv_lcell_comb \counterChain|CounterRC_1|counter|reg_|ff~3 (
// Equation(s):
// \counterChain|CounterRC_1|counter|reg_|ff~3_combout  = ( !\counterChain|CounterRC_1|counter|reg_|ff [2] & ( (!\reset~input_o  & !\counterChain|CounterRC_1|counter|reg_|ff [0]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\counterChain|CounterRC_1|counter|reg_|ff [0]),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC_1|counter|reg_|ff [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC_1|counter|reg_|ff~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff~3 .extended_lut = "off";
defparam \counterChain|CounterRC_1|counter|reg_|ff~3 .lut_mask = 64'hCC00CC0000000000;
defparam \counterChain|CounterRC_1|counter|reg_|ff~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N57
stratixv_lcell_comb \counterChain|CounterRC_1|counter|reg_|ff[6]~1 (
// Equation(s):
// \counterChain|CounterRC_1|counter|reg_|ff[6]~1_combout  = ( \counterChain|CounterRC|counter|reg_|ff [2] & ( (\io_enable~input_o ) # (\reset~input_o ) ) ) # ( !\counterChain|CounterRC|counter|reg_|ff [2] & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\io_enable~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC_1|counter|reg_|ff[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff[6]~1 .extended_lut = "off";
defparam \counterChain|CounterRC_1|counter|reg_|ff[6]~1 .lut_mask = 64'h333333333F3F3F3F;
defparam \counterChain|CounterRC_1|counter|reg_|ff[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N32
dffeas \counterChain|CounterRC_1|counter|reg_|ff[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterChain|CounterRC_1|counter|reg_|ff~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterChain|CounterRC_1|counter|reg_|ff[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterChain|CounterRC_1|counter|reg_|ff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff[0] .is_wysiwyg = "true";
defparam \counterChain|CounterRC_1|counter|reg_|ff[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N33
stratixv_lcell_comb \counterChain|CounterRC_1|counter|reg_|ff~2 (
// Equation(s):
// \counterChain|CounterRC_1|counter|reg_|ff~2_combout  = ( !\reset~input_o  & ( (!\counterChain|CounterRC_1|counter|reg_|ff [2] & (!\counterChain|CounterRC_1|counter|reg_|ff [0] $ (!\counterChain|CounterRC_1|counter|reg_|ff [1]))) ) )

	.dataa(!\counterChain|CounterRC_1|counter|reg_|ff [0]),
	.datab(gnd),
	.datac(!\counterChain|CounterRC_1|counter|reg_|ff [2]),
	.datad(!\counterChain|CounterRC_1|counter|reg_|ff [1]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC_1|counter|reg_|ff~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff~2 .extended_lut = "off";
defparam \counterChain|CounterRC_1|counter|reg_|ff~2 .lut_mask = 64'h50A050A000000000;
defparam \counterChain|CounterRC_1|counter|reg_|ff~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N34
dffeas \counterChain|CounterRC_1|counter|reg_|ff[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterChain|CounterRC_1|counter|reg_|ff~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterChain|CounterRC_1|counter|reg_|ff[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterChain|CounterRC_1|counter|reg_|ff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff[1] .is_wysiwyg = "true";
defparam \counterChain|CounterRC_1|counter|reg_|ff[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N54
stratixv_lcell_comb \counterChain|CounterRC_1|counter|reg_|ff~0 (
// Equation(s):
// \counterChain|CounterRC_1|counter|reg_|ff~0_combout  = (\counterChain|CounterRC_1|counter|reg_|ff [0] & (!\reset~input_o  & (\counterChain|CounterRC_1|counter|reg_|ff [1] & !\counterChain|CounterRC_1|counter|reg_|ff [2])))

	.dataa(!\counterChain|CounterRC_1|counter|reg_|ff [0]),
	.datab(!\reset~input_o ),
	.datac(!\counterChain|CounterRC_1|counter|reg_|ff [1]),
	.datad(!\counterChain|CounterRC_1|counter|reg_|ff [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|CounterRC_1|counter|reg_|ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff~0 .extended_lut = "off";
defparam \counterChain|CounterRC_1|counter|reg_|ff~0 .lut_mask = 64'h0400040004000400;
defparam \counterChain|CounterRC_1|counter|reg_|ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N55
dffeas \counterChain|CounterRC_1|counter|reg_|ff[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\counterChain|CounterRC_1|counter|reg_|ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counterChain|CounterRC_1|counter|reg_|ff[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counterChain|CounterRC_1|counter|reg_|ff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counterChain|CounterRC_1|counter|reg_|ff[2] .is_wysiwyg = "true";
defparam \counterChain|CounterRC_1|counter|reg_|ff[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N15
stratixv_lcell_comb \counterChain|T3 (
// Equation(s):
// \counterChain|T3~combout  = (!\counterChain|CounterRC|counter|reg_|ff [2]) # (!\counterChain|CounterRC_1|counter|reg_|ff [2])

	.dataa(gnd),
	.datab(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datac(!\counterChain|CounterRC_1|counter|reg_|ff [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counterChain|T3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counterChain|T3 .extended_lut = "off";
defparam \counterChain|T3 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \counterChain|T3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X122_Y88_N45
stratixv_io_ibuf \io_config_enable~input (
	.i(io_config_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\io_config_enable~input_o ));
// synopsys translate_off
defparam \io_config_enable~input .bus_hold = "false";
defparam \io_config_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N18
stratixv_lcell_comb \config_pipeStage_0_opB_regRemote~0 (
// Equation(s):
// \config_pipeStage_0_opB_regRemote~0_combout  = ( \reset~input_o  ) # ( !\reset~input_o  & ( (!\io_config_enable~input_o  & \config_pipeStage_0_opB_regRemote~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\io_config_enable~input_o ),
	.datad(!\config_pipeStage_0_opB_regRemote~q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\config_pipeStage_0_opB_regRemote~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \config_pipeStage_0_opB_regRemote~0 .extended_lut = "off";
defparam \config_pipeStage_0_opB_regRemote~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \config_pipeStage_0_opB_regRemote~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X125_Y87_N20
dffeas config_pipeStage_0_opB_regRemote(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\config_pipeStage_0_opB_regRemote~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\config_pipeStage_0_opB_regRemote~q ),
	.prn(vcc));
// synopsys translate_off
defparam config_pipeStage_0_opB_regRemote.is_wysiwyg = "true";
defparam config_pipeStage_0_opB_regRemote.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N27
stratixv_lcell_comb \remoteMux1|Mux2|io_out[0]~0 (
// Equation(s):
// \remoteMux1|Mux2|io_out[0]~0_combout  = ( \counterChain|CounterRC_1|counter|reg_|ff [0] & ( (\counterChain|CounterRC|counter|reg_|ff [0]) # (\config_pipeStage_0_opB_regRemote~q ) ) ) # ( !\counterChain|CounterRC_1|counter|reg_|ff [0] & ( 
// (!\config_pipeStage_0_opB_regRemote~q  & \counterChain|CounterRC|counter|reg_|ff [0]) ) )

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(!\counterChain|CounterRC|counter|reg_|ff [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC_1|counter|reg_|ff [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remoteMux1|Mux2|io_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remoteMux1|Mux2|io_out[0]~0 .extended_lut = "off";
defparam \remoteMux1|Mux2|io_out[0]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \remoteMux1|Mux2|io_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N24
stratixv_lcell_comb \remoteMux1|Mux2|io_out[1]~1 (
// Equation(s):
// \remoteMux1|Mux2|io_out[1]~1_combout  = ( \counterChain|CounterRC_1|counter|reg_|ff [1] & ( (\counterChain|CounterRC|counter|reg_|ff [1]) # (\config_pipeStage_0_opB_regRemote~q ) ) ) # ( !\counterChain|CounterRC_1|counter|reg_|ff [1] & ( 
// (!\config_pipeStage_0_opB_regRemote~q  & \counterChain|CounterRC|counter|reg_|ff [1]) ) )

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(!\counterChain|CounterRC|counter|reg_|ff [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC_1|counter|reg_|ff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remoteMux1|Mux2|io_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remoteMux1|Mux2|io_out[1]~1 .extended_lut = "off";
defparam \remoteMux1|Mux2|io_out[1]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \remoteMux1|Mux2|io_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N0
stratixv_lcell_comb \remoteMux1|Mux2|io_out[2]~2 (
// Equation(s):
// \remoteMux1|Mux2|io_out[2]~2_combout  = (!\config_pipeStage_0_opB_regRemote~q  & (\counterChain|CounterRC|counter|reg_|ff [2])) # (\config_pipeStage_0_opB_regRemote~q  & ((\counterChain|CounterRC_1|counter|reg_|ff [2])))

	.dataa(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datab(!\counterChain|CounterRC_1|counter|reg_|ff [2]),
	.datac(!\config_pipeStage_0_opB_regRemote~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\remoteMux1|Mux2|io_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \remoteMux1|Mux2|io_out[2]~2 .extended_lut = "off";
defparam \remoteMux1|Mux2|io_out[2]~2 .lut_mask = 64'h5353535353535353;
defparam \remoteMux1|Mux2|io_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X126_Y87_N0
stratixv_mac \IntFU|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.complex(gnd),
	.cin(gnd),
	.ax({gnd,gnd,gnd,gnd,\counterChain|CounterRC|counter|reg_|ff [2],\counterChain|CounterRC|counter|reg_|ff [1],\counterChain|CounterRC|counter|reg_|ff [0]}),
	.ay({gnd,gnd,gnd,gnd,\remoteMux1|Mux2|io_out[2]~2_combout ,\remoteMux1|Mux2|io_out[1]~1_combout ,\remoteMux1|Mux2|io_out[0]~0_combout }),
	.az(25'b0000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.cout(),
	.dftout(),
	.resulta(\IntFU|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \IntFU|Mult0~mac .accumulate_clock = "none";
defparam \IntFU|Mult0~mac .ax_clock = "none";
defparam \IntFU|Mult0~mac .ax_width = 7;
defparam \IntFU|Mult0~mac .ay_scan_in_clock = "none";
defparam \IntFU|Mult0~mac .ay_scan_in_width = 7;
defparam \IntFU|Mult0~mac .ay_use_scan_in = "false";
defparam \IntFU|Mult0~mac .az_clock = "none";
defparam \IntFU|Mult0~mac .bx_clock = "none";
defparam \IntFU|Mult0~mac .by_clock = "none";
defparam \IntFU|Mult0~mac .by_use_scan_in = "false";
defparam \IntFU|Mult0~mac .coef_a_0 = 0;
defparam \IntFU|Mult0~mac .coef_a_1 = 0;
defparam \IntFU|Mult0~mac .coef_a_2 = 0;
defparam \IntFU|Mult0~mac .coef_a_3 = 0;
defparam \IntFU|Mult0~mac .coef_a_4 = 0;
defparam \IntFU|Mult0~mac .coef_a_5 = 0;
defparam \IntFU|Mult0~mac .coef_a_6 = 0;
defparam \IntFU|Mult0~mac .coef_a_7 = 0;
defparam \IntFU|Mult0~mac .coef_b_0 = 0;
defparam \IntFU|Mult0~mac .coef_b_1 = 0;
defparam \IntFU|Mult0~mac .coef_b_2 = 0;
defparam \IntFU|Mult0~mac .coef_b_3 = 0;
defparam \IntFU|Mult0~mac .coef_b_4 = 0;
defparam \IntFU|Mult0~mac .coef_b_5 = 0;
defparam \IntFU|Mult0~mac .coef_b_6 = 0;
defparam \IntFU|Mult0~mac .coef_b_7 = 0;
defparam \IntFU|Mult0~mac .coef_sel_a_clock = "none";
defparam \IntFU|Mult0~mac .coef_sel_b_clock = "none";
defparam \IntFU|Mult0~mac .complex_clock = "none";
defparam \IntFU|Mult0~mac .delay_scan_out_ay = "false";
defparam \IntFU|Mult0~mac .delay_scan_out_by = "false";
defparam \IntFU|Mult0~mac .load_const_clock = "none";
defparam \IntFU|Mult0~mac .load_const_value = 0;
defparam \IntFU|Mult0~mac .mode_sub_location = 0;
defparam \IntFU|Mult0~mac .negate_clock = "none";
defparam \IntFU|Mult0~mac .operand_source_max = "input";
defparam \IntFU|Mult0~mac .operand_source_may = "input";
defparam \IntFU|Mult0~mac .operand_source_mbx = "input";
defparam \IntFU|Mult0~mac .operand_source_mby = "input";
defparam \IntFU|Mult0~mac .operation_mode = "m9x9";
defparam \IntFU|Mult0~mac .output_clock = "none";
defparam \IntFU|Mult0~mac .preadder_subtract_a = "false";
defparam \IntFU|Mult0~mac .preadder_subtract_b = "false";
defparam \IntFU|Mult0~mac .result_a_width = 64;
defparam \IntFU|Mult0~mac .signed_max = "false";
defparam \IntFU|Mult0~mac .signed_may = "false";
defparam \IntFU|Mult0~mac .signed_mbx = "false";
defparam \IntFU|Mult0~mac .signed_mby = "false";
defparam \IntFU|Mult0~mac .sub_clock = "none";
defparam \IntFU|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N6
stratixv_lcell_comb \IntFU|T6[0]~0 (
// Equation(s):
// \IntFU|T6[0]~0_combout  = (\config_pipeStage_0_opB_regRemote~q  & \IntFU|T15 [0])

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(!\IntFU|T15 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[0]~0 .extended_lut = "off";
defparam \IntFU|T6[0]~0 .lut_mask = 64'h0505050505050505;
defparam \IntFU|T6[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N42
stratixv_lcell_comb \IntFU|T6[1]~1 (
// Equation(s):
// \IntFU|T6[1]~1_combout  = ( \counterChain|CounterRC|counter|reg_|ff [0] & ( (!\config_pipeStage_0_opB_regRemote~q ) # (\IntFU|T15 [1]) ) ) # ( !\counterChain|CounterRC|counter|reg_|ff [0] & ( (\config_pipeStage_0_opB_regRemote~q  & \IntFU|T15 [1]) ) )

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(!\IntFU|T15 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counterChain|CounterRC|counter|reg_|ff [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[1]~1 .extended_lut = "off";
defparam \IntFU|T6[1]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \IntFU|T6[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N45
stratixv_lcell_comb \IntFU|T6[2]~2 (
// Equation(s):
// \IntFU|T6[2]~2_combout  = ( \IntFU|T15 [2] & ( (\counterChain|CounterRC|counter|reg_|ff [1]) # (\config_pipeStage_0_opB_regRemote~q ) ) ) # ( !\IntFU|T15 [2] & ( (!\config_pipeStage_0_opB_regRemote~q  & \counterChain|CounterRC|counter|reg_|ff [1]) ) )

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counterChain|CounterRC|counter|reg_|ff [1]),
	.datae(gnd),
	.dataf(!\IntFU|T15 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[2]~2 .extended_lut = "off";
defparam \IntFU|T6[2]~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \IntFU|T6[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N21
stratixv_lcell_comb \IntFU|T6[3]~3 (
// Equation(s):
// \IntFU|T6[3]~3_combout  = (!\config_pipeStage_0_opB_regRemote~q  & (\counterChain|CounterRC|counter|reg_|ff [2])) # (\config_pipeStage_0_opB_regRemote~q  & ((\IntFU|T15 [3])))

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(!\counterChain|CounterRC|counter|reg_|ff [2]),
	.datad(!\IntFU|T15 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[3]~3 .extended_lut = "off";
defparam \IntFU|T6[3]~3 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \IntFU|T6[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N9
stratixv_lcell_comb \IntFU|T6[4]~4 (
// Equation(s):
// \IntFU|T6[4]~4_combout  = (\config_pipeStage_0_opB_regRemote~q  & \IntFU|T15 [4])

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IntFU|T15 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[4]~4 .extended_lut = "off";
defparam \IntFU|T6[4]~4 .lut_mask = 64'h0055005500550055;
defparam \IntFU|T6[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N36
stratixv_lcell_comb \IntFU|T6[5]~5 (
// Equation(s):
// \IntFU|T6[5]~5_combout  = (\config_pipeStage_0_opB_regRemote~q  & \IntFU|T15 [5])

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IntFU|T15 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[5]~5 .extended_lut = "off";
defparam \IntFU|T6[5]~5 .lut_mask = 64'h0055005500550055;
defparam \IntFU|T6[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X125_Y87_N39
stratixv_lcell_comb \IntFU|T6[6]~6 (
// Equation(s):
// \IntFU|T6[6]~6_combout  = ( \IntFU|T15 [6] & ( \config_pipeStage_0_opB_regRemote~q  ) )

	.dataa(!\config_pipeStage_0_opB_regRemote~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IntFU|T15 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IntFU|T6[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IntFU|T6[6]~6 .extended_lut = "off";
defparam \IntFU|T6[6]~6 .lut_mask = 64'h0000000055555555;
defparam \IntFU|T6[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X107_Y32_N3
stratixv_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
